-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
-- Date        : Tue Jan  7 20:18:26 2020
-- Host        : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_network_0_0/design_1_network_0_0_sim_netlist.vhdl
-- Design      : design_1_network_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_depthwise_conv2d_fix_2_empty_ram is
  port (
    q00 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    kernel_0_q0 : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_depthwise_conv2d_fix_2_empty_ram : entity is "depthwise_conv2d_fix_2_empty_ram";
end design_1_network_0_0_depthwise_conv2d_fix_2_empty_ram;

architecture STRUCTURE of design_1_network_0_0_depthwise_conv2d_fix_2_empty_ram is
  signal addr0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1S";
begin
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => kernel_0_q0(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0(0)
    );
ram_reg_0_15_0_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(0),
      I1 => p(0),
      I2 => p_0(1),
      O => addr0(0)
    );
ram_reg_0_15_0_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(1),
      I1 => p(1),
      I2 => p_0(1),
      O => addr0(1)
    );
ram_reg_0_15_0_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(2),
      I1 => p(2),
      I2 => p_0(1),
      O => addr0(2)
    );
ram_reg_0_15_0_0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(3),
      I1 => p(3),
      I2 => p_0(1),
      O => addr0(3)
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => kernel_0_q0(10),
      O => q00(10),
      WCLK => ap_clk,
      WE => p_0(0)
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => kernel_0_q0(11),
      O => q00(11),
      WCLK => ap_clk,
      WE => p_0(0)
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => kernel_0_q0(12),
      O => q00(12),
      WCLK => ap_clk,
      WE => p_0(0)
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => kernel_0_q0(13),
      O => q00(13),
      WCLK => ap_clk,
      WE => p_0(0)
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => kernel_0_q0(14),
      O => q00(14),
      WCLK => ap_clk,
      WE => p_0(0)
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => kernel_0_q0(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0(0)
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => kernel_0_q0(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0(0)
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => kernel_0_q0(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0(0)
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => kernel_0_q0(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0(0)
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => kernel_0_q0(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0(0)
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => kernel_0_q0(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0(0)
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => kernel_0_q0(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0(0)
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => kernel_0_q0(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => p_0(0)
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => kernel_0_q0(9),
      O => q00(9),
      WCLK => ap_clk,
      WE => p_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_depthwise_conv2d_fix_2_empty_ram_20 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    kernel_0_q0 : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_depthwise_conv2d_fix_2_empty_ram_20 : entity is "depthwise_conv2d_fix_2_empty_ram";
end design_1_network_0_0_depthwise_conv2d_fix_2_empty_ram_20;

architecture STRUCTURE of design_1_network_0_0_depthwise_conv2d_fix_2_empty_ram_20 is
  signal addr0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1S";
begin
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => kernel_0_q0(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p(0)
    );
\ram_reg_0_15_0_0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => p(1),
      I2 => p_0(0),
      O => addr0(0)
    );
\ram_reg_0_15_0_0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => p(1),
      I2 => p_0(1),
      O => addr0(1)
    );
\ram_reg_0_15_0_0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => p(1),
      I2 => p_0(2),
      O => addr0(2)
    );
\ram_reg_0_15_0_0_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => p(1),
      I2 => p_0(3),
      O => addr0(3)
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => kernel_0_q0(10),
      O => q00(10),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => kernel_0_q0(11),
      O => q00(11),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => kernel_0_q0(12),
      O => q00(12),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => kernel_0_q0(13),
      O => q00(13),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => kernel_0_q0(14),
      O => q00(14),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => kernel_0_q0(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => kernel_0_q0(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => kernel_0_q0(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => kernel_0_q0(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => kernel_0_q0(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => kernel_0_q0(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => kernel_0_q0(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => kernel_0_q0(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => kernel_0_q0(9),
      O => q00(9),
      WCLK => ap_clk,
      WE => p(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_max_pooling2d_fix16 is
  port (
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_max_pooling2d_fix16_fu_517_input_r_address0 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[16]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buffer_fu_60_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    grp_max_pooling2d_fix16_fu_517_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC;
    ram_reg_0_2 : in STD_LOGIC;
    ram_reg_0_3 : in STD_LOGIC;
    ram_reg_0_4 : in STD_LOGIC;
    ram_reg_0_5 : in STD_LOGIC;
    ram_reg_0_6 : in STD_LOGIC;
    ram_reg_0_7 : in STD_LOGIC;
    ram_reg_0_8 : in STD_LOGIC;
    ram_reg_0_9 : in STD_LOGIC;
    ram_reg_0_10 : in STD_LOGIC;
    ram_reg_0_11 : in STD_LOGIC;
    input_r_address0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ram_reg_0_i_30__0_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    MemBank_B_address011_out : in STD_LOGIC;
    ram_reg_0_12 : in STD_LOGIC;
    ram_reg_0_13 : in STD_LOGIC;
    ram_reg_0_14 : in STD_LOGIC;
    ram_reg_0_15 : in STD_LOGIC;
    ram_reg_0_16 : in STD_LOGIC;
    ram_reg_0_17 : in STD_LOGIC;
    ram_reg_0_18 : in STD_LOGIC;
    ram_reg_0_19 : in STD_LOGIC;
    ram_reg_0_20 : in STD_LOGIC;
    ram_reg_0_21 : in STD_LOGIC;
    ram_reg_0_22 : in STD_LOGIC;
    ram_reg_0_23 : in STD_LOGIC;
    ram_reg_0_24 : in STD_LOGIC;
    ram_reg_0_25 : in STD_LOGIC;
    ram_reg_0_26 : in STD_LOGIC;
    ram_reg_0_27 : in STD_LOGIC;
    ram_reg_0_28 : in STD_LOGIC;
    ram_reg_0_29 : in STD_LOGIC;
    ram_reg_0_30 : in STD_LOGIC;
    ram_reg_0_31 : in STD_LOGIC;
    ram_reg_0_32 : in STD_LOGIC;
    ram_reg_0_33 : in STD_LOGIC;
    ram_reg_0_34 : in STD_LOGIC;
    ram_reg_0_35 : in STD_LOGIC;
    ram_reg_0_36 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_0_37 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_max_pooling2d_fix16 : entity is "max_pooling2d_fix16";
end design_1_network_0_0_max_pooling2d_fix16;

architecture STRUCTURE of design_1_network_0_0_max_pooling2d_fix16 is
  signal A : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln31_fu_373_p2_i_2_n_10 : STD_LOGIC;
  signal add_ln31_fu_373_p2_i_2_n_11 : STD_LOGIC;
  signal add_ln31_fu_373_p2_i_2_n_12 : STD_LOGIC;
  signal add_ln31_fu_373_p2_i_2_n_6 : STD_LOGIC;
  signal add_ln31_fu_373_p2_i_2_n_7 : STD_LOGIC;
  signal add_ln31_fu_373_p2_i_2_n_8 : STD_LOGIC;
  signal add_ln31_fu_373_p2_i_2_n_9 : STD_LOGIC;
  signal add_ln31_fu_373_p2_i_3_n_10 : STD_LOGIC;
  signal add_ln31_fu_373_p2_i_3_n_11 : STD_LOGIC;
  signal add_ln31_fu_373_p2_i_3_n_12 : STD_LOGIC;
  signal add_ln31_fu_373_p2_i_3_n_5 : STD_LOGIC;
  signal add_ln31_fu_373_p2_i_3_n_6 : STD_LOGIC;
  signal add_ln31_fu_373_p2_i_3_n_7 : STD_LOGIC;
  signal add_ln31_fu_373_p2_i_3_n_8 : STD_LOGIC;
  signal add_ln31_fu_373_p2_i_3_n_9 : STD_LOGIC;
  signal add_ln31_fu_373_p2_i_4_n_5 : STD_LOGIC;
  signal add_ln31_fu_373_p2_i_5_n_5 : STD_LOGIC;
  signal add_ln31_fu_373_p2_i_6_n_5 : STD_LOGIC;
  signal add_ln31_fu_373_p2_i_7_n_5 : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_1__5_n_5\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal ap_NS_fsm11_out : STD_LOGIC;
  signal ap_NS_fsm12_out : STD_LOGIC;
  signal buffer_fu_60 : STD_LOGIC;
  signal empty_50_reg_488 : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \empty_50_reg_488[3]_i_1_n_5\ : STD_LOGIC;
  signal \empty_50_reg_488[4]_i_1_n_5\ : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_517_ap_ready : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_517_input_width : STD_LOGIC_VECTOR ( 4 to 4 );
  signal grp_max_pooling2d_fix16_fu_517_output_r_address0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal icmp_ln16_fu_264_p2 : STD_LOGIC;
  signal icmp_ln18_fu_306_p2 : STD_LOGIC;
  signal in_h_0_reg_1770 : STD_LOGIC;
  signal \in_h_0_reg_177[0]_i_1_n_5\ : STD_LOGIC;
  signal \in_h_0_reg_177[1]_i_1_n_5\ : STD_LOGIC;
  signal \in_h_0_reg_177_reg_n_5_[0]\ : STD_LOGIC;
  signal \in_h_0_reg_177_reg_n_5_[1]\ : STD_LOGIC;
  signal in_h_reg_555 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \in_h_reg_555[0]_i_1_n_5\ : STD_LOGIC;
  signal \in_h_reg_555[1]_i_1_n_5\ : STD_LOGIC;
  signal in_w_0_reg_1880 : STD_LOGIC;
  signal \in_w_0_reg_188[0]_i_1_n_5\ : STD_LOGIC;
  signal \in_w_0_reg_188[1]_i_1_n_5\ : STD_LOGIC;
  signal \in_w_0_reg_188_reg_n_5_[0]\ : STD_LOGIC;
  signal \in_w_0_reg_188_reg_n_5_[1]\ : STD_LOGIC;
  signal in_w_reg_573 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \in_w_reg_573[0]_i_1_n_5\ : STD_LOGIC;
  signal \in_w_reg_573[1]_i_1_n_5\ : STD_LOGIC;
  signal next_mul5_fu_243_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal next_mul5_reg_493 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \next_mul5_reg_493[3]_i_2_n_5\ : STD_LOGIC;
  signal \next_mul5_reg_493[3]_i_3_n_5\ : STD_LOGIC;
  signal \next_mul5_reg_493[3]_i_4_n_5\ : STD_LOGIC;
  signal \next_mul5_reg_493[3]_i_5_n_5\ : STD_LOGIC;
  signal \next_mul5_reg_493_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \next_mul5_reg_493_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \next_mul5_reg_493_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \next_mul5_reg_493_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \next_mul5_reg_493_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \next_mul5_reg_493_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \next_mul5_reg_493_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal next_mul_fu_248_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal next_mul_reg_498 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \next_mul_reg_498[4]_i_2_n_5\ : STD_LOGIC;
  signal \next_mul_reg_498[4]_i_3_n_5\ : STD_LOGIC;
  signal \next_mul_reg_498[4]_i_4_n_5\ : STD_LOGIC;
  signal \next_mul_reg_498[4]_i_5_n_5\ : STD_LOGIC;
  signal \next_mul_reg_498_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \next_mul_reg_498_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \next_mul_reg_498_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \next_mul_reg_498_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \next_mul_reg_498_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \next_mul_reg_498_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \next_mul_reg_498_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal out_d_0_reg_120 : STD_LOGIC;
  signal \out_d_0_reg_120_reg_n_5_[0]\ : STD_LOGIC;
  signal \out_d_0_reg_120_reg_n_5_[1]\ : STD_LOGIC;
  signal \out_d_0_reg_120_reg_n_5_[2]\ : STD_LOGIC;
  signal \out_d_0_reg_120_reg_n_5_[3]\ : STD_LOGIC;
  signal \out_d_0_reg_120_reg_n_5_[4]\ : STD_LOGIC;
  signal out_d_fu_258_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_d_reg_506 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_h_0_reg_1550 : STD_LOGIC;
  signal \out_h_0_reg_155[3]_i_3_n_5\ : STD_LOGIC;
  signal out_h_fu_269_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_h_reg_514 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_w_0_reg_1660 : STD_LOGIC;
  signal out_w_fu_311_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_w_reg_532 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal phi_mul4_reg_143 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal phi_mul_reg_131 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \ram_reg_0_i_101__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_104__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_106_n_5 : STD_LOGIC;
  signal ram_reg_0_i_106_n_6 : STD_LOGIC;
  signal ram_reg_0_i_106_n_7 : STD_LOGIC;
  signal ram_reg_0_i_106_n_8 : STD_LOGIC;
  signal \ram_reg_0_i_128__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_128__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_i_128__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_128__0_n_8\ : STD_LOGIC;
  signal ram_reg_0_i_138_n_5 : STD_LOGIC;
  signal ram_reg_0_i_138_n_6 : STD_LOGIC;
  signal ram_reg_0_i_138_n_7 : STD_LOGIC;
  signal ram_reg_0_i_138_n_8 : STD_LOGIC;
  signal ram_reg_0_i_158_n_5 : STD_LOGIC;
  signal ram_reg_0_i_159_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_160__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_161__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_162__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_163__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_164__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_200_n_5 : STD_LOGIC;
  signal ram_reg_0_i_201_n_5 : STD_LOGIC;
  signal ram_reg_0_i_202_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_30__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_32__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_34__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_36__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_38__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_40__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_42__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_44__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_46__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_48__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_50__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_52__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_69__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_70_n_8 : STD_LOGIC;
  signal \ram_reg_0_i_73__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_75__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_78__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_81__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_84__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_87__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_91__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_94__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_97__0_n_5\ : STD_LOGIC;
  signal shl_ln23_1_fu_321_p3 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal shl_ln_fu_279_p3 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal tmp1_reg_560_reg_i_10_n_5 : STD_LOGIC;
  signal tmp1_reg_560_reg_i_11_n_5 : STD_LOGIC;
  signal tmp1_reg_560_reg_i_12_n_5 : STD_LOGIC;
  signal tmp1_reg_560_reg_i_13_n_5 : STD_LOGIC;
  signal tmp1_reg_560_reg_i_14_n_5 : STD_LOGIC;
  signal tmp1_reg_560_reg_i_15_n_5 : STD_LOGIC;
  signal tmp1_reg_560_reg_i_5_n_5 : STD_LOGIC;
  signal tmp1_reg_560_reg_i_5_n_6 : STD_LOGIC;
  signal tmp1_reg_560_reg_i_5_n_7 : STD_LOGIC;
  signal tmp1_reg_560_reg_i_5_n_8 : STD_LOGIC;
  signal tmp1_reg_560_reg_i_6_n_5 : STD_LOGIC;
  signal tmp1_reg_560_reg_i_6_n_6 : STD_LOGIC;
  signal tmp1_reg_560_reg_i_6_n_7 : STD_LOGIC;
  signal tmp1_reg_560_reg_i_6_n_8 : STD_LOGIC;
  signal tmp1_reg_560_reg_i_7_n_5 : STD_LOGIC;
  signal tmp1_reg_560_reg_i_8_n_5 : STD_LOGIC;
  signal tmp1_reg_560_reg_i_9_n_5 : STD_LOGIC;
  signal tmp1_reg_560_reg_n_100 : STD_LOGIC;
  signal tmp1_reg_560_reg_n_101 : STD_LOGIC;
  signal tmp1_reg_560_reg_n_102 : STD_LOGIC;
  signal tmp1_reg_560_reg_n_103 : STD_LOGIC;
  signal tmp1_reg_560_reg_n_104 : STD_LOGIC;
  signal tmp1_reg_560_reg_n_105 : STD_LOGIC;
  signal tmp1_reg_560_reg_n_106 : STD_LOGIC;
  signal tmp1_reg_560_reg_n_107 : STD_LOGIC;
  signal tmp1_reg_560_reg_n_108 : STD_LOGIC;
  signal tmp1_reg_560_reg_n_109 : STD_LOGIC;
  signal tmp1_reg_560_reg_n_110 : STD_LOGIC;
  signal tmp1_reg_560_reg_n_97 : STD_LOGIC;
  signal tmp1_reg_560_reg_n_98 : STD_LOGIC;
  signal tmp1_reg_560_reg_n_99 : STD_LOGIC;
  signal trunc_ln20_reg_547 : STD_LOGIC;
  signal \trunc_ln20_reg_547[0]_i_1_n_5\ : STD_LOGIC;
  signal trunc_ln22_reg_565 : STD_LOGIC;
  signal \trunc_ln22_reg_565[0]_i_1_n_5\ : STD_LOGIC;
  signal zext_ln23_2_reg_519 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal zext_ln23_4_reg_542 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal NLW_add_ln31_fu_373_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln31_fu_373_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln31_fu_373_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln31_fu_373_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln31_fu_373_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln31_fu_373_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln31_fu_373_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln31_fu_373_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln31_fu_373_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln31_fu_373_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_add_ln31_fu_373_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln31_fu_373_p2_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_next_mul5_reg_493_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_next_mul_reg_498_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_next_mul_reg_498_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_i_70_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_i_70_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp1_reg_560_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp1_reg_560_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp1_reg_560_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp1_reg_560_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp1_reg_560_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp1_reg_560_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp1_reg_560_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp1_reg_560_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp1_reg_560_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp1_reg_560_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_tmp1_reg_560_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp1_reg_560_reg_i_4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp1_reg_560_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \ap_CS_fsm[17]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \ap_CS_fsm[18]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__9\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__5\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1__1\ : label is "soft_lutpair83";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute SOFT_HLUTNM of \empty_50_reg_488[3]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \empty_50_reg_488[4]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \in_h_reg_555[1]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \in_w_reg_573[1]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \next_mul_reg_498[1]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \out_d_reg_506[0]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \out_d_reg_506[1]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \out_d_reg_506[2]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \out_d_reg_506[3]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \out_d_reg_506[4]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \out_h_0_reg_155[3]_i_3\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \out_h_reg_514[0]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \out_h_reg_514[1]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \out_h_reg_514[2]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \out_h_reg_514[3]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \out_w_reg_532[0]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \out_w_reg_532[1]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \out_w_reg_532[2]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \out_w_reg_532[3]_i_1\ : label is "soft_lutpair88";
  attribute HLUTNM : string;
  attribute HLUTNM of \ram_reg_0_i_160__0\ : label is "lutpair0";
  attribute HLUTNM of \ram_reg_0_i_164__0\ : label is "lutpair0";
  attribute SOFT_HLUTNM of \trunc_ln20_reg_547[0]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \trunc_ln22_reg_565[0]_i_1\ : label is "soft_lutpair92";
begin
  E(0) <= \^e\(0);
  \ap_CS_fsm_reg[5]_0\(1 downto 0) <= \^ap_cs_fsm_reg[5]_0\(1 downto 0);
add_ln31_fu_373_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7) => add_ln31_fu_373_p2_i_2_n_9,
      A(6) => add_ln31_fu_373_p2_i_2_n_10,
      A(5) => add_ln31_fu_373_p2_i_2_n_11,
      A(4) => add_ln31_fu_373_p2_i_2_n_12,
      A(3) => add_ln31_fu_373_p2_i_3_n_9,
      A(2) => add_ln31_fu_373_p2_i_3_n_10,
      A(1) => add_ln31_fu_373_p2_i_3_n_11,
      A(0) => add_ln31_fu_373_p2_i_3_n_12,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln31_fu_373_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 4) => B"00000000000000",
      B(3) => grp_max_pooling2d_fix16_fu_517_input_width(4),
      B(2 downto 1) => B"11",
      B(0) => Q(4),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln31_fu_373_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 4) => B"00000000000000000000000000000000000000000000",
      C(3 downto 0) => shl_ln23_1_fu_321_p3(4 downto 1),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln31_fu_373_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln31_fu_373_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_NS_fsm12_out,
      CEC => in_h_0_reg_1770,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => out_w_0_reg_1660,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln31_fu_373_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_add_ln31_fu_373_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_add_ln31_fu_373_p2_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => grp_max_pooling2d_fix16_fu_517_output_r_address0(11 downto 0),
      PATTERNBDETECT => NLW_add_ln31_fu_373_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln31_fu_373_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_add_ln31_fu_373_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln31_fu_373_p2_UNDERFLOW_UNCONNECTED
    );
add_ln31_fu_373_p2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => icmp_ln18_fu_306_p2,
      O => in_h_0_reg_1770
    );
add_ln31_fu_373_p2_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln31_fu_373_p2_i_3_n_5,
      CO(3) => NLW_add_ln31_fu_373_p2_i_2_CO_UNCONNECTED(3),
      CO(2) => add_ln31_fu_373_p2_i_2_n_6,
      CO(1) => add_ln31_fu_373_p2_i_2_n_7,
      CO(0) => add_ln31_fu_373_p2_i_2_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => add_ln31_fu_373_p2_i_2_n_9,
      O(2) => add_ln31_fu_373_p2_i_2_n_10,
      O(1) => add_ln31_fu_373_p2_i_2_n_11,
      O(0) => add_ln31_fu_373_p2_i_2_n_12,
      S(3 downto 0) => phi_mul4_reg_143(7 downto 4)
    );
add_ln31_fu_373_p2_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln31_fu_373_p2_i_3_n_5,
      CO(2) => add_ln31_fu_373_p2_i_3_n_6,
      CO(1) => add_ln31_fu_373_p2_i_3_n_7,
      CO(0) => add_ln31_fu_373_p2_i_3_n_8,
      CYINIT => '0',
      DI(3 downto 0) => shl_ln_fu_279_p3(4 downto 1),
      O(3) => add_ln31_fu_373_p2_i_3_n_9,
      O(2) => add_ln31_fu_373_p2_i_3_n_10,
      O(1) => add_ln31_fu_373_p2_i_3_n_11,
      O(0) => add_ln31_fu_373_p2_i_3_n_12,
      S(3) => add_ln31_fu_373_p2_i_4_n_5,
      S(2) => add_ln31_fu_373_p2_i_5_n_5,
      S(1) => add_ln31_fu_373_p2_i_6_n_5,
      S(0) => add_ln31_fu_373_p2_i_7_n_5
    );
add_ln31_fu_373_p2_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln_fu_279_p3(4),
      I1 => phi_mul4_reg_143(3),
      O => add_ln31_fu_373_p2_i_4_n_5
    );
add_ln31_fu_373_p2_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln_fu_279_p3(3),
      I1 => phi_mul4_reg_143(2),
      O => add_ln31_fu_373_p2_i_5_n_5
    );
add_ln31_fu_373_p2_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln_fu_279_p3(2),
      I1 => phi_mul4_reg_143(1),
      O => add_ln31_fu_373_p2_i_6_n_5
    );
add_ln31_fu_373_p2_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln_fu_279_p3(1),
      I1 => phi_mul4_reg_143(0),
      O => add_ln31_fu_373_p2_i_7_n_5
    );
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_max_pooling2d_fix16_fu_517_ap_start_reg,
      I2 => grp_max_pooling2d_fix16_fu_517_ap_ready,
      I3 => ap_CS_fsm_state2,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_517_ap_ready,
      I1 => grp_max_pooling2d_fix16_fu_517_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4500"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_517_ap_ready,
      I1 => grp_max_pooling2d_fix16_fu_517_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(4),
      I4 => Q(3),
      O => D(2)
    );
\ap_CS_fsm[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_517_ap_ready,
      I1 => grp_max_pooling2d_fix16_fu_517_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(4),
      O => D(3)
    );
\ap_CS_fsm[1]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => icmp_ln16_fu_264_p2,
      I1 => ap_CS_fsm_state3,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => grp_max_pooling2d_fix16_fu_517_ap_start_reg,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => icmp_ln18_fu_306_p2,
      I1 => ap_CS_fsm_state4,
      I2 => grp_max_pooling2d_fix16_fu_517_ap_ready,
      I3 => ap_CS_fsm_state2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8008"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_h_0_reg_155[3]_i_3_n_5\,
      I2 => empty_50_reg_488(3),
      I3 => \out_d_0_reg_120_reg_n_5_[3]\,
      O => grp_max_pooling2d_fix16_fu_517_ap_ready
    );
\ap_CS_fsm[3]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44F44444"
    )
        port map (
      I0 => icmp_ln16_fu_264_p2,
      I1 => ap_CS_fsm_state3,
      I2 => \^ap_cs_fsm_reg[5]_0\(0),
      I3 => \in_h_0_reg_177_reg_n_5_[0]\,
      I4 => \in_h_0_reg_177_reg_n_5_[1]\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44F44444"
    )
        port map (
      I0 => icmp_ln18_fu_306_p2,
      I1 => ap_CS_fsm_state4,
      I2 => \^ap_cs_fsm_reg[5]_0\(1),
      I3 => \in_w_0_reg_188_reg_n_5_[0]\,
      I4 => \in_w_0_reg_188_reg_n_5_[1]\,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000000000009000"
    )
        port map (
      I0 => shl_ln23_1_fu_321_p3(4),
      I1 => empty_50_reg_488(4),
      I2 => shl_ln23_1_fu_321_p3(2),
      I3 => shl_ln23_1_fu_321_p3(3),
      I4 => empty_50_reg_488(3),
      I5 => shl_ln23_1_fu_321_p3(1),
      O => icmp_ln18_fu_306_p2
    );
\ap_CS_fsm[5]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8A"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => \in_h_0_reg_177_reg_n_5_[0]\,
      I2 => \in_h_0_reg_177_reg_n_5_[1]\,
      I3 => ap_CS_fsm_state7,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[6]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \in_w_0_reg_188_reg_n_5_[1]\,
      I1 => \in_w_0_reg_188_reg_n_5_[0]\,
      I2 => \^ap_cs_fsm_reg[5]_0\(1),
      O => \ap_CS_fsm[6]_i_1__5_n_5\
    );
\ap_CS_fsm[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4500"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_517_ap_ready,
      I1 => grp_max_pooling2d_fix16_fu_517_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(1),
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => SR(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => \^ap_cs_fsm_reg[5]_0\(0),
      R => SR(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => \^ap_cs_fsm_reg[5]_0\(1),
      R => SR(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[6]_i_1__5_n_5\,
      Q => ap_CS_fsm_state7,
      R => SR(0)
    );
\buffer_fu_60[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => trunc_ln22_reg_565,
      I2 => trunc_ln20_reg_547,
      I3 => CO(0),
      O => buffer_fu_60
    );
\buffer_fu_60_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_fu_60,
      D => q0(0),
      Q => \buffer_fu_60_reg[15]_0\(0),
      R => '0'
    );
\buffer_fu_60_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_fu_60,
      D => q0(10),
      Q => \buffer_fu_60_reg[15]_0\(10),
      R => '0'
    );
\buffer_fu_60_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_fu_60,
      D => q0(11),
      Q => \buffer_fu_60_reg[15]_0\(11),
      R => '0'
    );
\buffer_fu_60_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_fu_60,
      D => q0(12),
      Q => \buffer_fu_60_reg[15]_0\(12),
      R => '0'
    );
\buffer_fu_60_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_fu_60,
      D => q0(13),
      Q => \buffer_fu_60_reg[15]_0\(13),
      R => '0'
    );
\buffer_fu_60_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_fu_60,
      D => q0(14),
      Q => \buffer_fu_60_reg[15]_0\(14),
      R => '0'
    );
\buffer_fu_60_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_fu_60,
      D => q0(15),
      Q => \buffer_fu_60_reg[15]_0\(15),
      R => '0'
    );
\buffer_fu_60_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_fu_60,
      D => q0(1),
      Q => \buffer_fu_60_reg[15]_0\(1),
      R => '0'
    );
\buffer_fu_60_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_fu_60,
      D => q0(2),
      Q => \buffer_fu_60_reg[15]_0\(2),
      R => '0'
    );
\buffer_fu_60_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_fu_60,
      D => q0(3),
      Q => \buffer_fu_60_reg[15]_0\(3),
      R => '0'
    );
\buffer_fu_60_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_fu_60,
      D => q0(4),
      Q => \buffer_fu_60_reg[15]_0\(4),
      R => '0'
    );
\buffer_fu_60_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_fu_60,
      D => q0(5),
      Q => \buffer_fu_60_reg[15]_0\(5),
      R => '0'
    );
\buffer_fu_60_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_fu_60,
      D => q0(6),
      Q => \buffer_fu_60_reg[15]_0\(6),
      R => '0'
    );
\buffer_fu_60_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_fu_60,
      D => q0(7),
      Q => \buffer_fu_60_reg[15]_0\(7),
      R => '0'
    );
\buffer_fu_60_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_fu_60,
      D => q0(8),
      Q => \buffer_fu_60_reg[15]_0\(8),
      R => '0'
    );
\buffer_fu_60_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_fu_60,
      D => q0(9),
      Q => \buffer_fu_60_reg[15]_0\(9),
      R => '0'
    );
\empty_50_reg_488[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(4),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_max_pooling2d_fix16_fu_517_ap_start_reg,
      I3 => empty_50_reg_488(3),
      O => \empty_50_reg_488[3]_i_1_n_5\
    );
\empty_50_reg_488[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => Q(4),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_max_pooling2d_fix16_fu_517_ap_start_reg,
      I3 => empty_50_reg_488(4),
      O => \empty_50_reg_488[4]_i_1_n_5\
    );
\empty_50_reg_488_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_50_reg_488[3]_i_1_n_5\,
      Q => empty_50_reg_488(3),
      R => '0'
    );
\empty_50_reg_488_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_50_reg_488[4]_i_1_n_5\,
      Q => empty_50_reg_488(4),
      R => '0'
    );
grp_max_pooling2d_fix16_fu_517_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => grp_max_pooling2d_fix16_fu_517_ap_ready,
      I3 => grp_max_pooling2d_fix16_fu_517_ap_start_reg,
      O => \ap_CS_fsm_reg[16]\
    );
\in_h_0_reg_177[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00000AACAAAAA"
    )
        port map (
      I0 => \in_h_0_reg_177_reg_n_5_[0]\,
      I1 => in_h_reg_555(0),
      I2 => \^ap_cs_fsm_reg[5]_0\(1),
      I3 => \in_w_0_reg_188_reg_n_5_[0]\,
      I4 => \in_w_0_reg_188_reg_n_5_[1]\,
      I5 => in_h_0_reg_1770,
      O => \in_h_0_reg_177[0]_i_1_n_5\
    );
\in_h_0_reg_177[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00000AACAAAAA"
    )
        port map (
      I0 => \in_h_0_reg_177_reg_n_5_[1]\,
      I1 => in_h_reg_555(1),
      I2 => \^ap_cs_fsm_reg[5]_0\(1),
      I3 => \in_w_0_reg_188_reg_n_5_[0]\,
      I4 => \in_w_0_reg_188_reg_n_5_[1]\,
      I5 => in_h_0_reg_1770,
      O => \in_h_0_reg_177[1]_i_1_n_5\
    );
\in_h_0_reg_177_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \in_h_0_reg_177[0]_i_1_n_5\,
      Q => \in_h_0_reg_177_reg_n_5_[0]\,
      R => '0'
    );
\in_h_0_reg_177_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \in_h_0_reg_177[1]_i_1_n_5\,
      Q => \in_h_0_reg_177_reg_n_5_[1]\,
      R => '0'
    );
\in_h_reg_555[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \in_h_0_reg_177_reg_n_5_[0]\,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => in_h_reg_555(0),
      O => \in_h_reg_555[0]_i_1_n_5\
    );
\in_h_reg_555[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \in_h_0_reg_177_reg_n_5_[0]\,
      I1 => \in_h_0_reg_177_reg_n_5_[1]\,
      I2 => \^ap_cs_fsm_reg[5]_0\(0),
      I3 => in_h_reg_555(1),
      O => \in_h_reg_555[1]_i_1_n_5\
    );
\in_h_reg_555_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \in_h_reg_555[0]_i_1_n_5\,
      Q => in_h_reg_555(0),
      R => '0'
    );
\in_h_reg_555_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \in_h_reg_555[1]_i_1_n_5\,
      Q => in_h_reg_555(1),
      R => '0'
    );
\in_w_0_reg_188[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E200E2E2E2E2"
    )
        port map (
      I0 => \in_w_0_reg_188_reg_n_5_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => in_w_reg_573(0),
      I3 => \in_h_0_reg_177_reg_n_5_[1]\,
      I4 => \in_h_0_reg_177_reg_n_5_[0]\,
      I5 => \^ap_cs_fsm_reg[5]_0\(0),
      O => \in_w_0_reg_188[0]_i_1_n_5\
    );
\in_w_0_reg_188[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E200E2E2E2E2"
    )
        port map (
      I0 => \in_w_0_reg_188_reg_n_5_[1]\,
      I1 => ap_CS_fsm_state7,
      I2 => in_w_reg_573(1),
      I3 => \in_h_0_reg_177_reg_n_5_[1]\,
      I4 => \in_h_0_reg_177_reg_n_5_[0]\,
      I5 => \^ap_cs_fsm_reg[5]_0\(0),
      O => \in_w_0_reg_188[1]_i_1_n_5\
    );
\in_w_0_reg_188_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \in_w_0_reg_188[0]_i_1_n_5\,
      Q => \in_w_0_reg_188_reg_n_5_[0]\,
      R => '0'
    );
\in_w_0_reg_188_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \in_w_0_reg_188[1]_i_1_n_5\,
      Q => \in_w_0_reg_188_reg_n_5_[1]\,
      R => '0'
    );
\in_w_reg_573[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \in_w_0_reg_188_reg_n_5_[0]\,
      I1 => \^ap_cs_fsm_reg[5]_0\(1),
      I2 => in_w_reg_573(0),
      O => \in_w_reg_573[0]_i_1_n_5\
    );
\in_w_reg_573[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \in_w_0_reg_188_reg_n_5_[0]\,
      I1 => \in_w_0_reg_188_reg_n_5_[1]\,
      I2 => \^ap_cs_fsm_reg[5]_0\(1),
      I3 => in_w_reg_573(1),
      O => \in_w_reg_573[1]_i_1_n_5\
    );
\in_w_reg_573_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \in_w_reg_573[0]_i_1_n_5\,
      Q => in_w_reg_573(0),
      R => '0'
    );
\in_w_reg_573_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \in_w_reg_573[1]_i_1_n_5\,
      Q => in_w_reg_573(1),
      R => '0'
    );
\next_mul5_reg_493[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul4_reg_143(3),
      I1 => empty_50_reg_488(4),
      O => \next_mul5_reg_493[3]_i_2_n_5\
    );
\next_mul5_reg_493[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul4_reg_143(2),
      O => \next_mul5_reg_493[3]_i_3_n_5\
    );
\next_mul5_reg_493[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul4_reg_143(1),
      O => \next_mul5_reg_493[3]_i_4_n_5\
    );
\next_mul5_reg_493[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul4_reg_143(0),
      I1 => empty_50_reg_488(3),
      O => \next_mul5_reg_493[3]_i_5_n_5\
    );
\next_mul5_reg_493_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul5_fu_243_p2(0),
      Q => next_mul5_reg_493(0),
      R => '0'
    );
\next_mul5_reg_493_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul5_fu_243_p2(1),
      Q => next_mul5_reg_493(1),
      R => '0'
    );
\next_mul5_reg_493_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul5_fu_243_p2(2),
      Q => next_mul5_reg_493(2),
      R => '0'
    );
\next_mul5_reg_493_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul5_fu_243_p2(3),
      Q => next_mul5_reg_493(3),
      R => '0'
    );
\next_mul5_reg_493_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \next_mul5_reg_493_reg[3]_i_1_n_5\,
      CO(2) => \next_mul5_reg_493_reg[3]_i_1_n_6\,
      CO(1) => \next_mul5_reg_493_reg[3]_i_1_n_7\,
      CO(0) => \next_mul5_reg_493_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul4_reg_143(3 downto 0),
      O(3 downto 0) => next_mul5_fu_243_p2(3 downto 0),
      S(3) => \next_mul5_reg_493[3]_i_2_n_5\,
      S(2) => \next_mul5_reg_493[3]_i_3_n_5\,
      S(1) => \next_mul5_reg_493[3]_i_4_n_5\,
      S(0) => \next_mul5_reg_493[3]_i_5_n_5\
    );
\next_mul5_reg_493_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul5_fu_243_p2(4),
      Q => next_mul5_reg_493(4),
      R => '0'
    );
\next_mul5_reg_493_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul5_fu_243_p2(5),
      Q => next_mul5_reg_493(5),
      R => '0'
    );
\next_mul5_reg_493_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul5_fu_243_p2(6),
      Q => next_mul5_reg_493(6),
      R => '0'
    );
\next_mul5_reg_493_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul5_fu_243_p2(7),
      Q => next_mul5_reg_493(7),
      R => '0'
    );
\next_mul5_reg_493_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mul5_reg_493_reg[3]_i_1_n_5\,
      CO(3) => \NLW_next_mul5_reg_493_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \next_mul5_reg_493_reg[7]_i_1_n_6\,
      CO(1) => \next_mul5_reg_493_reg[7]_i_1_n_7\,
      CO(0) => \next_mul5_reg_493_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => phi_mul4_reg_143(6 downto 4),
      O(3 downto 0) => next_mul5_fu_243_p2(7 downto 4),
      S(3 downto 0) => phi_mul4_reg_143(7 downto 4)
    );
\next_mul_reg_498[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_131(1),
      I1 => empty_50_reg_488(3),
      O => next_mul_fu_248_p2(1)
    );
\next_mul_reg_498[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_131(4),
      I1 => empty_50_reg_488(4),
      O => \next_mul_reg_498[4]_i_2_n_5\
    );
\next_mul_reg_498[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_131(3),
      O => \next_mul_reg_498[4]_i_3_n_5\
    );
\next_mul_reg_498[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_131(2),
      O => \next_mul_reg_498[4]_i_4_n_5\
    );
\next_mul_reg_498[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_131(1),
      I1 => empty_50_reg_488(3),
      O => \next_mul_reg_498[4]_i_5_n_5\
    );
\next_mul_reg_498_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_248_p2(1),
      Q => next_mul_reg_498(1),
      R => '0'
    );
\next_mul_reg_498_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_248_p2(2),
      Q => next_mul_reg_498(2),
      R => '0'
    );
\next_mul_reg_498_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_248_p2(3),
      Q => next_mul_reg_498(3),
      R => '0'
    );
\next_mul_reg_498_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_248_p2(4),
      Q => next_mul_reg_498(4),
      R => '0'
    );
\next_mul_reg_498_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \next_mul_reg_498_reg[4]_i_1_n_5\,
      CO(2) => \next_mul_reg_498_reg[4]_i_1_n_6\,
      CO(1) => \next_mul_reg_498_reg[4]_i_1_n_7\,
      CO(0) => \next_mul_reg_498_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul_reg_131(4 downto 1),
      O(3 downto 1) => next_mul_fu_248_p2(4 downto 2),
      O(0) => \NLW_next_mul_reg_498_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => \next_mul_reg_498[4]_i_2_n_5\,
      S(2) => \next_mul_reg_498[4]_i_3_n_5\,
      S(1) => \next_mul_reg_498[4]_i_4_n_5\,
      S(0) => \next_mul_reg_498[4]_i_5_n_5\
    );
\next_mul_reg_498_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_248_p2(5),
      Q => next_mul_reg_498(5),
      R => '0'
    );
\next_mul_reg_498_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_248_p2(6),
      Q => next_mul_reg_498(6),
      R => '0'
    );
\next_mul_reg_498_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_248_p2(7),
      Q => next_mul_reg_498(7),
      R => '0'
    );
\next_mul_reg_498_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_248_p2(8),
      Q => next_mul_reg_498(8),
      R => '0'
    );
\next_mul_reg_498_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mul_reg_498_reg[4]_i_1_n_5\,
      CO(3) => \NLW_next_mul_reg_498_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \next_mul_reg_498_reg[8]_i_1_n_6\,
      CO(1) => \next_mul_reg_498_reg[8]_i_1_n_7\,
      CO(0) => \next_mul_reg_498_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => phi_mul_reg_131(7 downto 5),
      O(3 downto 0) => next_mul_fu_248_p2(8 downto 5),
      S(3 downto 0) => phi_mul_reg_131(8 downto 5)
    );
\out_d_0_reg_120[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => icmp_ln16_fu_264_p2,
      I1 => ap_CS_fsm_state3,
      I2 => grp_max_pooling2d_fix16_fu_517_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      O => out_d_0_reg_120
    );
\out_d_0_reg_120[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln16_fu_264_p2,
      I1 => ap_CS_fsm_state3,
      O => ap_NS_fsm11_out
    );
\out_d_0_reg_120_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => out_d_reg_506(0),
      Q => \out_d_0_reg_120_reg_n_5_[0]\,
      R => out_d_0_reg_120
    );
\out_d_0_reg_120_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => out_d_reg_506(1),
      Q => \out_d_0_reg_120_reg_n_5_[1]\,
      R => out_d_0_reg_120
    );
\out_d_0_reg_120_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => out_d_reg_506(2),
      Q => \out_d_0_reg_120_reg_n_5_[2]\,
      R => out_d_0_reg_120
    );
\out_d_0_reg_120_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => out_d_reg_506(3),
      Q => \out_d_0_reg_120_reg_n_5_[3]\,
      R => out_d_0_reg_120
    );
\out_d_0_reg_120_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => out_d_reg_506(4),
      Q => \out_d_0_reg_120_reg_n_5_[4]\,
      R => out_d_0_reg_120
    );
\out_d_reg_506[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_d_0_reg_120_reg_n_5_[0]\,
      O => out_d_fu_258_p2(0)
    );
\out_d_reg_506[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_d_0_reg_120_reg_n_5_[0]\,
      I1 => \out_d_0_reg_120_reg_n_5_[1]\,
      O => out_d_fu_258_p2(1)
    );
\out_d_reg_506[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \out_d_0_reg_120_reg_n_5_[0]\,
      I1 => \out_d_0_reg_120_reg_n_5_[1]\,
      I2 => \out_d_0_reg_120_reg_n_5_[2]\,
      O => out_d_fu_258_p2(2)
    );
\out_d_reg_506[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \out_d_0_reg_120_reg_n_5_[1]\,
      I1 => \out_d_0_reg_120_reg_n_5_[0]\,
      I2 => \out_d_0_reg_120_reg_n_5_[2]\,
      I3 => \out_d_0_reg_120_reg_n_5_[3]\,
      O => out_d_fu_258_p2(3)
    );
\out_d_reg_506[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \out_d_0_reg_120_reg_n_5_[2]\,
      I1 => \out_d_0_reg_120_reg_n_5_[0]\,
      I2 => \out_d_0_reg_120_reg_n_5_[1]\,
      I3 => \out_d_0_reg_120_reg_n_5_[3]\,
      I4 => \out_d_0_reg_120_reg_n_5_[4]\,
      O => out_d_fu_258_p2(4)
    );
\out_d_reg_506_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_258_p2(0),
      Q => out_d_reg_506(0),
      R => '0'
    );
\out_d_reg_506_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_258_p2(1),
      Q => out_d_reg_506(1),
      R => '0'
    );
\out_d_reg_506_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_258_p2(2),
      Q => out_d_reg_506(2),
      R => '0'
    );
\out_d_reg_506_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_258_p2(3),
      Q => out_d_reg_506(3),
      R => '0'
    );
\out_d_reg_506_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_258_p2(4),
      Q => out_d_reg_506(4),
      R => '0'
    );
\out_h_0_reg_155[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AA2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_h_0_reg_155[3]_i_3_n_5\,
      I2 => empty_50_reg_488(3),
      I3 => \out_d_0_reg_120_reg_n_5_[3]\,
      O => out_h_0_reg_1550
    );
\out_h_0_reg_155[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln18_fu_306_p2,
      I1 => ap_CS_fsm_state4,
      O => ap_NS_fsm10_out
    );
\out_h_0_reg_155[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000009"
    )
        port map (
      I0 => \out_d_0_reg_120_reg_n_5_[4]\,
      I1 => empty_50_reg_488(4),
      I2 => \out_d_0_reg_120_reg_n_5_[0]\,
      I3 => \out_d_0_reg_120_reg_n_5_[1]\,
      I4 => \out_d_0_reg_120_reg_n_5_[2]\,
      O => \out_h_0_reg_155[3]_i_3_n_5\
    );
\out_h_0_reg_155_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_h_reg_514(0),
      Q => shl_ln_fu_279_p3(1),
      R => out_h_0_reg_1550
    );
\out_h_0_reg_155_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_h_reg_514(1),
      Q => shl_ln_fu_279_p3(2),
      R => out_h_0_reg_1550
    );
\out_h_0_reg_155_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_h_reg_514(2),
      Q => shl_ln_fu_279_p3(3),
      R => out_h_0_reg_1550
    );
\out_h_0_reg_155_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_h_reg_514(3),
      Q => shl_ln_fu_279_p3(4),
      R => out_h_0_reg_1550
    );
\out_h_reg_514[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_279_p3(1),
      O => out_h_fu_269_p2(0)
    );
\out_h_reg_514[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln_fu_279_p3(1),
      I1 => shl_ln_fu_279_p3(2),
      O => out_h_fu_269_p2(1)
    );
\out_h_reg_514[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => shl_ln_fu_279_p3(1),
      I1 => shl_ln_fu_279_p3(2),
      I2 => shl_ln_fu_279_p3(3),
      O => out_h_fu_269_p2(2)
    );
\out_h_reg_514[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => shl_ln_fu_279_p3(2),
      I1 => shl_ln_fu_279_p3(1),
      I2 => shl_ln_fu_279_p3(3),
      I3 => shl_ln_fu_279_p3(4),
      O => out_h_fu_269_p2(3)
    );
\out_h_reg_514_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_h_fu_269_p2(0),
      Q => out_h_reg_514(0),
      R => '0'
    );
\out_h_reg_514_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_h_fu_269_p2(1),
      Q => out_h_reg_514(1),
      R => '0'
    );
\out_h_reg_514_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_h_fu_269_p2(2),
      Q => out_h_reg_514(2),
      R => '0'
    );
\out_h_reg_514_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_h_fu_269_p2(3),
      Q => out_h_reg_514(3),
      R => '0'
    );
\out_w_0_reg_166[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => \in_h_0_reg_177_reg_n_5_[0]\,
      I2 => \in_h_0_reg_177_reg_n_5_[1]\,
      O => \^e\(0)
    );
\out_w_0_reg_166_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => out_w_reg_532(0),
      Q => shl_ln23_1_fu_321_p3(1),
      R => out_w_0_reg_1660
    );
\out_w_0_reg_166_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => out_w_reg_532(1),
      Q => shl_ln23_1_fu_321_p3(2),
      R => out_w_0_reg_1660
    );
\out_w_0_reg_166_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => out_w_reg_532(2),
      Q => shl_ln23_1_fu_321_p3(3),
      R => out_w_0_reg_1660
    );
\out_w_0_reg_166_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => out_w_reg_532(3),
      Q => shl_ln23_1_fu_321_p3(4),
      R => out_w_0_reg_1660
    );
\out_w_reg_532[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln23_1_fu_321_p3(1),
      O => out_w_fu_311_p2(0)
    );
\out_w_reg_532[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln23_1_fu_321_p3(1),
      I1 => shl_ln23_1_fu_321_p3(2),
      O => out_w_fu_311_p2(1)
    );
\out_w_reg_532[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => shl_ln23_1_fu_321_p3(1),
      I1 => shl_ln23_1_fu_321_p3(2),
      I2 => shl_ln23_1_fu_321_p3(3),
      O => out_w_fu_311_p2(2)
    );
\out_w_reg_532[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => shl_ln23_1_fu_321_p3(2),
      I1 => shl_ln23_1_fu_321_p3(1),
      I2 => shl_ln23_1_fu_321_p3(3),
      I3 => shl_ln23_1_fu_321_p3(4),
      O => out_w_fu_311_p2(3)
    );
\out_w_reg_532_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => out_w_fu_311_p2(0),
      Q => out_w_reg_532(0),
      R => '0'
    );
\out_w_reg_532_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => out_w_fu_311_p2(1),
      Q => out_w_reg_532(1),
      R => '0'
    );
\out_w_reg_532_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => out_w_fu_311_p2(2),
      Q => out_w_reg_532(2),
      R => '0'
    );
\out_w_reg_532_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => out_w_fu_311_p2(3),
      Q => out_w_reg_532(3),
      R => '0'
    );
\phi_mul4_reg_143_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => next_mul5_reg_493(0),
      Q => phi_mul4_reg_143(0),
      R => out_d_0_reg_120
    );
\phi_mul4_reg_143_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => next_mul5_reg_493(1),
      Q => phi_mul4_reg_143(1),
      R => out_d_0_reg_120
    );
\phi_mul4_reg_143_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => next_mul5_reg_493(2),
      Q => phi_mul4_reg_143(2),
      R => out_d_0_reg_120
    );
\phi_mul4_reg_143_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => next_mul5_reg_493(3),
      Q => phi_mul4_reg_143(3),
      R => out_d_0_reg_120
    );
\phi_mul4_reg_143_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => next_mul5_reg_493(4),
      Q => phi_mul4_reg_143(4),
      R => out_d_0_reg_120
    );
\phi_mul4_reg_143_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => next_mul5_reg_493(5),
      Q => phi_mul4_reg_143(5),
      R => out_d_0_reg_120
    );
\phi_mul4_reg_143_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => next_mul5_reg_493(6),
      Q => phi_mul4_reg_143(6),
      R => out_d_0_reg_120
    );
\phi_mul4_reg_143_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => next_mul5_reg_493(7),
      Q => phi_mul4_reg_143(7),
      R => out_d_0_reg_120
    );
\phi_mul_reg_131_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => next_mul_reg_498(1),
      Q => phi_mul_reg_131(1),
      R => out_d_0_reg_120
    );
\phi_mul_reg_131_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => next_mul_reg_498(2),
      Q => phi_mul_reg_131(2),
      R => out_d_0_reg_120
    );
\phi_mul_reg_131_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => next_mul_reg_498(3),
      Q => phi_mul_reg_131(3),
      R => out_d_0_reg_120
    );
\phi_mul_reg_131_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => next_mul_reg_498(4),
      Q => phi_mul_reg_131(4),
      R => out_d_0_reg_120
    );
\phi_mul_reg_131_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => next_mul_reg_498(5),
      Q => phi_mul_reg_131(5),
      R => out_d_0_reg_120
    );
\phi_mul_reg_131_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => next_mul_reg_498(6),
      Q => phi_mul_reg_131(6),
      R => out_d_0_reg_120
    );
\phi_mul_reg_131_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => next_mul_reg_498(7),
      Q => phi_mul_reg_131(7),
      R => out_d_0_reg_120
    );
\phi_mul_reg_131_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => next_mul_reg_498(8),
      Q => phi_mul_reg_131(8),
      R => out_d_0_reg_120
    );
\ram_reg_0_i_101__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => Q(5),
      I1 => input_r_address0(1),
      I2 => Q(2),
      I3 => \ram_reg_0_i_30__0_0\(1),
      I4 => MemBank_B_address011_out,
      I5 => grp_max_pooling2d_fix16_fu_517_output_r_address0(1),
      O => \ram_reg_0_i_101__0_n_5\
    );
\ram_reg_0_i_104__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => Q(5),
      I1 => input_r_address0(0),
      I2 => Q(2),
      I3 => \ram_reg_0_i_30__0_0\(0),
      I4 => MemBank_B_address011_out,
      I5 => grp_max_pooling2d_fix16_fu_517_output_r_address0(0),
      O => \ram_reg_0_i_104__0_n_5\
    );
ram_reg_0_i_106: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_106_n_5,
      CO(2) => ram_reg_0_i_106_n_6,
      CO(1) => ram_reg_0_i_106_n_7,
      CO(0) => ram_reg_0_i_106_n_8,
      CYINIT => '0',
      DI(3) => ram_reg_0_i_158_n_5,
      DI(2) => ram_reg_0_i_159_n_5,
      DI(1) => \ram_reg_0_i_160__0_n_5\,
      DI(0) => '0',
      O(3 downto 0) => grp_max_pooling2d_fix16_fu_517_input_r_address0(3 downto 0),
      S(3) => \ram_reg_0_i_161__0_n_5\,
      S(2) => \ram_reg_0_i_162__0_n_5\,
      S(1) => \ram_reg_0_i_163__0_n_5\,
      S(0) => \ram_reg_0_i_164__0_n_5\
    );
\ram_reg_0_i_10__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_0_i_42__0_n_5\,
      I1 => ram_reg_0_5,
      O => ADDRARDADDR(5),
      S => ram_reg_0
    );
\ram_reg_0_i_11__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_0_i_44__0_n_5\,
      I1 => ram_reg_0_4,
      O => ADDRARDADDR(4),
      S => ram_reg_0
    );
\ram_reg_0_i_128__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_138_n_5,
      CO(3) => \ram_reg_0_i_128__0_n_5\,
      CO(2) => \ram_reg_0_i_128__0_n_6\,
      CO(1) => \ram_reg_0_i_128__0_n_7\,
      CO(0) => \ram_reg_0_i_128__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_max_pooling2d_fix16_fu_517_input_r_address0(11 downto 8),
      S(3) => tmp1_reg_560_reg_n_99,
      S(2) => tmp1_reg_560_reg_n_100,
      S(1) => tmp1_reg_560_reg_n_101,
      S(0) => tmp1_reg_560_reg_n_102
    );
\ram_reg_0_i_12__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_0_i_46__0_n_5\,
      I1 => ram_reg_0_3,
      O => ADDRARDADDR(3),
      S => ram_reg_0
    );
ram_reg_0_i_138: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_106_n_5,
      CO(3) => ram_reg_0_i_138_n_5,
      CO(2) => ram_reg_0_i_138_n_6,
      CO(1) => ram_reg_0_i_138_n_7,
      CO(0) => ram_reg_0_i_138_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => tmp1_reg_560_reg_n_105,
      DI(0) => ram_reg_0_i_200_n_5,
      O(3 downto 0) => grp_max_pooling2d_fix16_fu_517_input_r_address0(7 downto 4),
      S(3) => tmp1_reg_560_reg_n_103,
      S(2) => tmp1_reg_560_reg_n_104,
      S(1) => ram_reg_0_i_201_n_5,
      S(0) => ram_reg_0_i_202_n_5
    );
\ram_reg_0_i_13__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_0_i_48__0_n_5\,
      I1 => ram_reg_0_0,
      O => ADDRARDADDR(2),
      S => ram_reg_0
    );
\ram_reg_0_i_14__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_0_i_50__0_n_5\,
      I1 => ram_reg_0_2,
      O => ADDRARDADDR(1),
      S => ram_reg_0
    );
ram_reg_0_i_158: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln23_4_reg_542(2),
      I1 => tmp1_reg_560_reg_n_108,
      O => ram_reg_0_i_158_n_5
    );
ram_reg_0_i_159: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \in_w_0_reg_188_reg_n_5_[1]\,
      I1 => zext_ln23_4_reg_542(1),
      I2 => tmp1_reg_560_reg_n_109,
      O => ram_reg_0_i_159_n_5
    );
\ram_reg_0_i_15__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_0_i_52__0_n_5\,
      I1 => ram_reg_0_1,
      O => ADDRARDADDR(0),
      S => ram_reg_0
    );
\ram_reg_0_i_160__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \in_w_0_reg_188_reg_n_5_[0]\,
      I1 => tmp1_reg_560_reg_n_110,
      O => \ram_reg_0_i_160__0_n_5\
    );
\ram_reg_0_i_161__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => tmp1_reg_560_reg_n_108,
      I1 => zext_ln23_4_reg_542(2),
      I2 => zext_ln23_4_reg_542(3),
      I3 => tmp1_reg_560_reg_n_107,
      O => \ram_reg_0_i_161__0_n_5\
    );
\ram_reg_0_i_162__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => tmp1_reg_560_reg_n_109,
      I1 => zext_ln23_4_reg_542(1),
      I2 => \in_w_0_reg_188_reg_n_5_[1]\,
      I3 => zext_ln23_4_reg_542(2),
      I4 => tmp1_reg_560_reg_n_108,
      O => \ram_reg_0_i_162__0_n_5\
    );
\ram_reg_0_i_163__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ram_reg_0_i_160__0_n_5\,
      I1 => zext_ln23_4_reg_542(1),
      I2 => \in_w_0_reg_188_reg_n_5_[1]\,
      I3 => tmp1_reg_560_reg_n_109,
      O => \ram_reg_0_i_163__0_n_5\
    );
\ram_reg_0_i_164__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in_w_0_reg_188_reg_n_5_[0]\,
      I1 => tmp1_reg_560_reg_n_110,
      O => \ram_reg_0_i_164__0_n_5\
    );
ram_reg_0_i_200: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln23_4_reg_542(3),
      I1 => tmp1_reg_560_reg_n_107,
      O => ram_reg_0_i_200_n_5
    );
ram_reg_0_i_201: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tmp1_reg_560_reg_n_106,
      I1 => zext_ln23_4_reg_542(4),
      I2 => tmp1_reg_560_reg_n_105,
      O => ram_reg_0_i_201_n_5
    );
ram_reg_0_i_202: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => tmp1_reg_560_reg_n_107,
      I1 => zext_ln23_4_reg_542(3),
      I2 => zext_ln23_4_reg_542(4),
      I3 => tmp1_reg_560_reg_n_106,
      O => ram_reg_0_i_202_n_5
    );
\ram_reg_0_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D000D000D000D"
    )
        port map (
      I0 => ram_reg_0_12,
      I1 => \ram_reg_0_i_69__0_n_5\,
      I2 => ram_reg_0_37,
      I3 => ram_reg_0_35,
      I4 => ram_reg_0_36(1),
      I5 => Q(6),
      O => \ram_reg_0_i_30__0_n_5\
    );
\ram_reg_0_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D000D000D000D"
    )
        port map (
      I0 => ram_reg_0_12,
      I1 => \ram_reg_0_i_73__0_n_5\,
      I2 => ram_reg_0_34,
      I3 => ram_reg_0_35,
      I4 => ram_reg_0_36(0),
      I5 => Q(6),
      O => \ram_reg_0_i_32__0_n_5\
    );
\ram_reg_0_i_34__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000DDD"
    )
        port map (
      I0 => ram_reg_0_12,
      I1 => \ram_reg_0_i_75__0_n_5\,
      I2 => ram_reg_0_13,
      I3 => ram_reg_0_32,
      I4 => ram_reg_0_33,
      O => \ram_reg_0_i_34__0_n_5\
    );
\ram_reg_0_i_36__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000DDD"
    )
        port map (
      I0 => ram_reg_0_12,
      I1 => \ram_reg_0_i_78__0_n_5\,
      I2 => ram_reg_0_13,
      I3 => ram_reg_0_30,
      I4 => ram_reg_0_31,
      O => \ram_reg_0_i_36__0_n_5\
    );
\ram_reg_0_i_38__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000DDD"
    )
        port map (
      I0 => ram_reg_0_12,
      I1 => \ram_reg_0_i_81__0_n_5\,
      I2 => ram_reg_0_13,
      I3 => ram_reg_0_28,
      I4 => ram_reg_0_29,
      O => \ram_reg_0_i_38__0_n_5\
    );
\ram_reg_0_i_40__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000DDD"
    )
        port map (
      I0 => ram_reg_0_12,
      I1 => \ram_reg_0_i_84__0_n_5\,
      I2 => ram_reg_0_13,
      I3 => ram_reg_0_26,
      I4 => ram_reg_0_27,
      O => \ram_reg_0_i_40__0_n_5\
    );
\ram_reg_0_i_42__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000DDD"
    )
        port map (
      I0 => ram_reg_0_12,
      I1 => \ram_reg_0_i_87__0_n_5\,
      I2 => ram_reg_0_13,
      I3 => ram_reg_0_24,
      I4 => ram_reg_0_25,
      O => \ram_reg_0_i_42__0_n_5\
    );
\ram_reg_0_i_44__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000DDD"
    )
        port map (
      I0 => ram_reg_0_12,
      I1 => \ram_reg_0_i_91__0_n_5\,
      I2 => ram_reg_0_13,
      I3 => ram_reg_0_22,
      I4 => ram_reg_0_23,
      O => \ram_reg_0_i_44__0_n_5\
    );
\ram_reg_0_i_46__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000DDD"
    )
        port map (
      I0 => ram_reg_0_12,
      I1 => \ram_reg_0_i_94__0_n_5\,
      I2 => ram_reg_0_13,
      I3 => ram_reg_0_20,
      I4 => ram_reg_0_21,
      O => \ram_reg_0_i_46__0_n_5\
    );
\ram_reg_0_i_48__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000DDD"
    )
        port map (
      I0 => ram_reg_0_12,
      I1 => \ram_reg_0_i_97__0_n_5\,
      I2 => ram_reg_0_13,
      I3 => ram_reg_0_14,
      I4 => ram_reg_0_15,
      O => \ram_reg_0_i_48__0_n_5\
    );
\ram_reg_0_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_0_i_30__0_n_5\,
      I1 => ram_reg_0_11,
      O => ADDRARDADDR(11),
      S => ram_reg_0
    );
\ram_reg_0_i_50__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000DDD"
    )
        port map (
      I0 => ram_reg_0_12,
      I1 => \ram_reg_0_i_101__0_n_5\,
      I2 => ram_reg_0_13,
      I3 => ram_reg_0_18,
      I4 => ram_reg_0_19,
      O => \ram_reg_0_i_50__0_n_5\
    );
\ram_reg_0_i_52__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000DDD"
    )
        port map (
      I0 => ram_reg_0_12,
      I1 => \ram_reg_0_i_104__0_n_5\,
      I2 => ram_reg_0_13,
      I3 => ram_reg_0_16,
      I4 => ram_reg_0_17,
      O => \ram_reg_0_i_52__0_n_5\
    );
\ram_reg_0_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_0_i_32__0_n_5\,
      I1 => ram_reg_0_10,
      O => ADDRARDADDR(10),
      S => ram_reg_0
    );
\ram_reg_0_i_69__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEC200000EC20"
    )
        port map (
      I0 => Q(2),
      I1 => Q(5),
      I2 => \ram_reg_0_i_30__0_0\(11),
      I3 => input_r_address0(11),
      I4 => MemBank_B_address011_out,
      I5 => grp_max_pooling2d_fix16_fu_517_output_r_address0(11),
      O => \ram_reg_0_i_69__0_n_5\
    );
\ram_reg_0_i_6__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_0_i_34__0_n_5\,
      I1 => ram_reg_0_9,
      O => ADDRARDADDR(9),
      S => ram_reg_0
    );
ram_reg_0_i_70: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_128__0_n_5\,
      CO(3 downto 1) => NLW_ram_reg_0_i_70_CO_UNCONNECTED(3 downto 1),
      CO(0) => ram_reg_0_i_70_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => NLW_ram_reg_0_i_70_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => grp_max_pooling2d_fix16_fu_517_input_r_address0(13 downto 12),
      S(3 downto 2) => B"00",
      S(1) => tmp1_reg_560_reg_n_97,
      S(0) => tmp1_reg_560_reg_n_98
    );
\ram_reg_0_i_73__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => Q(5),
      I1 => input_r_address0(10),
      I2 => Q(2),
      I3 => \ram_reg_0_i_30__0_0\(10),
      I4 => MemBank_B_address011_out,
      I5 => grp_max_pooling2d_fix16_fu_517_output_r_address0(10),
      O => \ram_reg_0_i_73__0_n_5\
    );
\ram_reg_0_i_75__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => Q(5),
      I1 => input_r_address0(9),
      I2 => Q(2),
      I3 => \ram_reg_0_i_30__0_0\(9),
      I4 => MemBank_B_address011_out,
      I5 => grp_max_pooling2d_fix16_fu_517_output_r_address0(9),
      O => \ram_reg_0_i_75__0_n_5\
    );
\ram_reg_0_i_78__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => Q(5),
      I1 => input_r_address0(8),
      I2 => Q(2),
      I3 => \ram_reg_0_i_30__0_0\(8),
      I4 => MemBank_B_address011_out,
      I5 => grp_max_pooling2d_fix16_fu_517_output_r_address0(8),
      O => \ram_reg_0_i_78__0_n_5\
    );
\ram_reg_0_i_7__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_0_i_36__0_n_5\,
      I1 => ram_reg_0_8,
      O => ADDRARDADDR(8),
      S => ram_reg_0
    );
\ram_reg_0_i_81__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => Q(5),
      I1 => input_r_address0(7),
      I2 => Q(2),
      I3 => \ram_reg_0_i_30__0_0\(7),
      I4 => MemBank_B_address011_out,
      I5 => grp_max_pooling2d_fix16_fu_517_output_r_address0(7),
      O => \ram_reg_0_i_81__0_n_5\
    );
\ram_reg_0_i_84__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => Q(5),
      I1 => input_r_address0(6),
      I2 => Q(2),
      I3 => \ram_reg_0_i_30__0_0\(6),
      I4 => MemBank_B_address011_out,
      I5 => grp_max_pooling2d_fix16_fu_517_output_r_address0(6),
      O => \ram_reg_0_i_84__0_n_5\
    );
\ram_reg_0_i_87__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => Q(5),
      I1 => input_r_address0(5),
      I2 => Q(2),
      I3 => \ram_reg_0_i_30__0_0\(5),
      I4 => MemBank_B_address011_out,
      I5 => grp_max_pooling2d_fix16_fu_517_output_r_address0(5),
      O => \ram_reg_0_i_87__0_n_5\
    );
\ram_reg_0_i_8__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_0_i_38__0_n_5\,
      I1 => ram_reg_0_7,
      O => ADDRARDADDR(7),
      S => ram_reg_0
    );
\ram_reg_0_i_91__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => Q(5),
      I1 => input_r_address0(4),
      I2 => Q(2),
      I3 => \ram_reg_0_i_30__0_0\(4),
      I4 => MemBank_B_address011_out,
      I5 => grp_max_pooling2d_fix16_fu_517_output_r_address0(4),
      O => \ram_reg_0_i_91__0_n_5\
    );
\ram_reg_0_i_94__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => Q(5),
      I1 => input_r_address0(3),
      I2 => Q(2),
      I3 => \ram_reg_0_i_30__0_0\(3),
      I4 => MemBank_B_address011_out,
      I5 => grp_max_pooling2d_fix16_fu_517_output_r_address0(3),
      O => \ram_reg_0_i_94__0_n_5\
    );
\ram_reg_0_i_97__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => Q(5),
      I1 => input_r_address0(2),
      I2 => Q(2),
      I3 => \ram_reg_0_i_30__0_0\(2),
      I4 => MemBank_B_address011_out,
      I5 => grp_max_pooling2d_fix16_fu_517_output_r_address0(2),
      O => \ram_reg_0_i_97__0_n_5\
    );
\ram_reg_0_i_9__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_0_i_40__0_n_5\,
      I1 => ram_reg_0_6,
      O => ADDRARDADDR(6),
      S => ram_reg_0
    );
tmp1_reg_560_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 9) => B"000000000000000000000",
      A(8 downto 0) => A(8 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp1_reg_560_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 5) => B"0000000000000",
      B(4) => grp_max_pooling2d_fix16_fu_517_input_width(4),
      B(3 downto 2) => B"11",
      B(1) => Q(4),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp1_reg_560_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp1_reg_560_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp1_reg_560_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_NS_fsm12_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => in_w_0_reg_1880,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp1_reg_560_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp1_reg_560_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_tmp1_reg_560_reg_P_UNCONNECTED(47 downto 14),
      P(13) => tmp1_reg_560_reg_n_97,
      P(12) => tmp1_reg_560_reg_n_98,
      P(11) => tmp1_reg_560_reg_n_99,
      P(10) => tmp1_reg_560_reg_n_100,
      P(9) => tmp1_reg_560_reg_n_101,
      P(8) => tmp1_reg_560_reg_n_102,
      P(7) => tmp1_reg_560_reg_n_103,
      P(6) => tmp1_reg_560_reg_n_104,
      P(5) => tmp1_reg_560_reg_n_105,
      P(4) => tmp1_reg_560_reg_n_106,
      P(3) => tmp1_reg_560_reg_n_107,
      P(2) => tmp1_reg_560_reg_n_108,
      P(1) => tmp1_reg_560_reg_n_109,
      P(0) => tmp1_reg_560_reg_n_110,
      PATTERNBDETECT => NLW_tmp1_reg_560_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp1_reg_560_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp1_reg_560_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp1_reg_560_reg_UNDERFLOW_UNCONNECTED
    );
tmp1_reg_560_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_max_pooling2d_fix16_fu_517_ap_start_reg,
      O => ap_NS_fsm12_out
    );
tmp1_reg_560_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln23_2_reg_519(2),
      I1 => phi_mul_reg_131(2),
      O => tmp1_reg_560_reg_i_10_n_5
    );
tmp1_reg_560_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \in_h_0_reg_177_reg_n_5_[1]\,
      I1 => zext_ln23_2_reg_519(1),
      I2 => phi_mul_reg_131(1),
      O => tmp1_reg_560_reg_i_11_n_5
    );
tmp1_reg_560_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phi_mul_reg_131(2),
      I1 => zext_ln23_2_reg_519(2),
      I2 => zext_ln23_2_reg_519(3),
      I3 => phi_mul_reg_131(3),
      O => tmp1_reg_560_reg_i_12_n_5
    );
tmp1_reg_560_reg_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => phi_mul_reg_131(1),
      I1 => zext_ln23_2_reg_519(1),
      I2 => \in_h_0_reg_177_reg_n_5_[1]\,
      I3 => zext_ln23_2_reg_519(2),
      I4 => phi_mul_reg_131(2),
      O => tmp1_reg_560_reg_i_13_n_5
    );
tmp1_reg_560_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => '0',
      I1 => zext_ln23_2_reg_519(1),
      I2 => \in_h_0_reg_177_reg_n_5_[1]\,
      I3 => phi_mul_reg_131(1),
      O => tmp1_reg_560_reg_i_14_n_5
    );
tmp1_reg_560_reg_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in_h_0_reg_177_reg_n_5_[0]\,
      O => tmp1_reg_560_reg_i_15_n_5
    );
tmp1_reg_560_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => \in_h_0_reg_177_reg_n_5_[0]\,
      I2 => \in_h_0_reg_177_reg_n_5_[1]\,
      O => in_w_0_reg_1880
    );
tmp1_reg_560_reg_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      O => grp_max_pooling2d_fix16_fu_517_input_width(4)
    );
tmp1_reg_560_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => tmp1_reg_560_reg_i_5_n_5,
      CO(3 downto 0) => NLW_tmp1_reg_560_reg_i_4_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_tmp1_reg_560_reg_i_4_O_UNCONNECTED(3 downto 1),
      O(0) => A(8),
      S(3 downto 1) => B"000",
      S(0) => phi_mul_reg_131(8)
    );
tmp1_reg_560_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => tmp1_reg_560_reg_i_6_n_5,
      CO(3) => tmp1_reg_560_reg_i_5_n_5,
      CO(2) => tmp1_reg_560_reg_i_5_n_6,
      CO(1) => tmp1_reg_560_reg_i_5_n_7,
      CO(0) => tmp1_reg_560_reg_i_5_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => phi_mul_reg_131(5),
      DI(0) => tmp1_reg_560_reg_i_7_n_5,
      O(3 downto 0) => A(7 downto 4),
      S(3 downto 2) => phi_mul_reg_131(7 downto 6),
      S(1) => tmp1_reg_560_reg_i_8_n_5,
      S(0) => tmp1_reg_560_reg_i_9_n_5
    );
tmp1_reg_560_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp1_reg_560_reg_i_6_n_5,
      CO(2) => tmp1_reg_560_reg_i_6_n_6,
      CO(1) => tmp1_reg_560_reg_i_6_n_7,
      CO(0) => tmp1_reg_560_reg_i_6_n_8,
      CYINIT => '0',
      DI(3) => tmp1_reg_560_reg_i_10_n_5,
      DI(2) => tmp1_reg_560_reg_i_11_n_5,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => A(3 downto 0),
      S(3) => tmp1_reg_560_reg_i_12_n_5,
      S(2) => tmp1_reg_560_reg_i_13_n_5,
      S(1) => tmp1_reg_560_reg_i_14_n_5,
      S(0) => tmp1_reg_560_reg_i_15_n_5
    );
tmp1_reg_560_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln23_2_reg_519(3),
      I1 => phi_mul_reg_131(3),
      O => tmp1_reg_560_reg_i_7_n_5
    );
tmp1_reg_560_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => phi_mul_reg_131(4),
      I1 => zext_ln23_2_reg_519(4),
      I2 => phi_mul_reg_131(5),
      O => tmp1_reg_560_reg_i_8_n_5
    );
tmp1_reg_560_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phi_mul_reg_131(3),
      I1 => zext_ln23_2_reg_519(3),
      I2 => zext_ln23_2_reg_519(4),
      I3 => phi_mul_reg_131(4),
      O => tmp1_reg_560_reg_i_9_n_5
    );
\trunc_ln20_reg_547[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in_h_0_reg_177_reg_n_5_[0]\,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => trunc_ln20_reg_547,
      O => \trunc_ln20_reg_547[0]_i_1_n_5\
    );
\trunc_ln20_reg_547_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln20_reg_547[0]_i_1_n_5\,
      Q => trunc_ln20_reg_547,
      R => '0'
    );
\trunc_ln22_reg_565[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in_w_0_reg_188_reg_n_5_[0]\,
      I1 => \^ap_cs_fsm_reg[5]_0\(1),
      I2 => trunc_ln22_reg_565,
      O => \trunc_ln22_reg_565[0]_i_1_n_5\
    );
\trunc_ln22_reg_565_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln22_reg_565[0]_i_1_n_5\,
      Q => trunc_ln22_reg_565,
      R => '0'
    );
\zext_ln23_2_reg_519[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => icmp_ln16_fu_264_p2,
      O => out_w_0_reg_1660
    );
\zext_ln23_2_reg_519[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000000000009000"
    )
        port map (
      I0 => shl_ln_fu_279_p3(4),
      I1 => empty_50_reg_488(4),
      I2 => shl_ln_fu_279_p3(2),
      I3 => shl_ln_fu_279_p3(3),
      I4 => empty_50_reg_488(3),
      I5 => shl_ln_fu_279_p3(1),
      O => icmp_ln16_fu_264_p2
    );
\zext_ln23_2_reg_519_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1660,
      D => shl_ln_fu_279_p3(1),
      Q => zext_ln23_2_reg_519(1),
      R => '0'
    );
\zext_ln23_2_reg_519_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1660,
      D => shl_ln_fu_279_p3(2),
      Q => zext_ln23_2_reg_519(2),
      R => '0'
    );
\zext_ln23_2_reg_519_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1660,
      D => shl_ln_fu_279_p3(3),
      Q => zext_ln23_2_reg_519(3),
      R => '0'
    );
\zext_ln23_2_reg_519_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1660,
      D => shl_ln_fu_279_p3(4),
      Q => zext_ln23_2_reg_519(4),
      R => '0'
    );
\zext_ln23_4_reg_542_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_h_0_reg_1770,
      D => shl_ln23_1_fu_321_p3(1),
      Q => zext_ln23_4_reg_542(1),
      R => '0'
    );
\zext_ln23_4_reg_542_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_h_0_reg_1770,
      D => shl_ln23_1_fu_321_p3(2),
      Q => zext_ln23_4_reg_542(2),
      R => '0'
    );
\zext_ln23_4_reg_542_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_h_0_reg_1770,
      D => shl_ln23_1_fu_321_p3(3),
      Q => zext_ln23_4_reg_542(3),
      R => '0'
    );
\zext_ln23_4_reg_542_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_h_0_reg_1770,
      D => shl_ln23_1_fu_321_p3(4),
      Q => zext_ln23_4_reg_542(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_AXILiteS_s_axi is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done : out STD_LOGIC;
    clear : out STD_LOGIC;
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 4 downto 0 );
    interrupt : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    input_data_last_V_tm_fu_626_p1 : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    output_data_TREADY : in STD_LOGIC;
    int_ap_ready_reg_0 : in STD_LOGIC;
    int_ap_ready_reg_1 : in STD_LOGIC;
    output_data_data_V_1_ack_in : in STD_LOGIC;
    int_ap_ready_reg_2 : in STD_LOGIC;
    int_ap_ready_reg_3 : in STD_LOGIC;
    int_ap_ready_reg_4 : in STD_LOGIC;
    int_ap_ready_i_5_0 : in STD_LOGIC;
    int_ap_ready_i_5_1 : in STD_LOGIC;
    int_ap_ready_i_5_2 : in STD_LOGIC;
    int_ap_ready_i_5_3 : in STD_LOGIC;
    int_ap_ready_i_5_4 : in STD_LOGIC;
    int_ap_ready_i_5_5 : in STD_LOGIC;
    int_ap_ready_i_5_6 : in STD_LOGIC;
    int_ap_ready_i_5_7 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_AXILiteS_s_axi : entity is "network_AXILiteS_s_axi";
end design_1_network_0_0_network_AXILiteS_s_axi;

architecture STRUCTURE of design_1_network_0_0_network_AXILiteS_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_5\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_5\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^ap_done\ : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal \^ap_rst_n_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_start : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal int_ap_done_i_1_n_5 : STD_LOGIC;
  signal int_ap_done_i_2_n_5 : STD_LOGIC;
  signal int_ap_ready_i_12_n_5 : STD_LOGIC;
  signal int_ap_ready_i_2_n_5 : STD_LOGIC;
  signal int_ap_ready_i_5_n_5 : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_5 : STD_LOGIC;
  signal int_auto_restart_i_1_n_5 : STD_LOGIC;
  signal int_gie_i_1_n_5 : STD_LOGIC;
  signal int_gie_reg_n_5 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_5\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_5\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_5\ : STD_LOGIC;
  signal \int_ier_reg_n_5_[0]\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_5\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_5\ : STD_LOGIC;
  signal \int_isr_reg_n_5_[0]\ : STD_LOGIC;
  signal output_data_data_V_1_state_cmp_full : STD_LOGIC;
  signal output_data_keep_V_1_state_cmp_full : STD_LOGIC;
  signal output_data_last_V_1_state_cmp_full : STD_LOGIC;
  signal output_data_strb_V_1_state_cmp_full : STD_LOGIC;
  signal output_data_user_V_1_state_cmp_full : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in10_in : STD_LOGIC;
  signal p_1_in15_in : STD_LOGIC;
  signal p_1_in20_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rdata[0]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_5\ : STD_LOGIC;
  signal \^s_axi_axilites_bvalid\ : STD_LOGIC;
  signal \^s_axi_axilites_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_5_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair274";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__7\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \i_0_reg_398[0]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of int_ap_done_i_2 : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of int_ap_idle_i_1 : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of int_ap_ready_i_10 : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of int_ap_ready_i_11 : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of int_ap_ready_i_13 : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of int_ap_ready_i_14 : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of int_ap_ready_i_15 : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of int_ap_ready_i_3 : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of int_ap_ready_i_6 : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of int_ap_ready_i_7 : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of int_ap_ready_i_8 : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of int_ap_ready_i_9 : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of int_ap_start_i_1 : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of int_auto_restart_i_1 : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of int_gie_i_1 : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of interrupt_INST_0 : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \rdata[0]_i_2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \rdata[1]_i_2\ : label is "soft_lutpair269";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  ap_done <= \^ap_done\;
  ap_rst_n_0(0) <= \^ap_rst_n_0\(0);
  s_axi_AXILiteS_BVALID <= \^s_axi_axilites_bvalid\;
  s_axi_AXILiteS_RVALID <= \^s_axi_axilites_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FDD"
    )
        port map (
      I0 => \^s_axi_axilites_rvalid\,
      I1 => s_axi_AXILiteS_RREADY,
      I2 => s_axi_AXILiteS_ARVALID,
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      O => \FSM_onehot_rstate[1]_i_1_n_5\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_AXILiteS_ARVALID,
      I2 => s_axi_AXILiteS_RREADY,
      I3 => \^s_axi_axilites_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_5\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_5\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => \^ap_rst_n_0\(0)
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_5\,
      Q => \^s_axi_axilites_rvalid\,
      R => \^ap_rst_n_0\(0)
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FFD1D1"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => \^s_axi_axilites_bvalid\,
      I2 => s_axi_AXILiteS_BREADY,
      I3 => s_axi_AXILiteS_AWVALID,
      I4 => \^fsm_onehot_wstate_reg[1]_0\,
      O => \FSM_onehot_wstate[1]_i_1_n_5\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_AXILiteS_AWVALID,
      I2 => s_axi_AXILiteS_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_5\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_AXILiteS_BREADY,
      I1 => \^s_axi_axilites_bvalid\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_AXILiteS_WVALID,
      O => \FSM_onehot_wstate[3]_i_1_n_5\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_5\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => \^ap_rst_n_0\(0)
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_5\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => \^ap_rst_n_0\(0)
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_5\,
      Q => \^s_axi_axilites_bvalid\,
      R => \^ap_rst_n_0\(0)
    );
\ap_CS_fsm[0]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => Q(0),
      I1 => ap_start,
      I2 => \^ap_done\,
      I3 => Q(2),
      O => D(0)
    );
\ap_CS_fsm[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F8F8F8"
    )
        port map (
      I0 => Q(0),
      I1 => ap_start,
      I2 => Q(1),
      I3 => input_data_last_V_tm_fu_626_p1,
      I4 => \ap_CS_fsm_reg[1]\,
      O => D(1)
    );
\i_0_reg_398[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ap_start,
      O => clear
    );
\input_data_dest_V_0_state[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_0\(0)
    );
int_ap_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFF00"
    )
        port map (
      I0 => int_ap_done_i_2_n_5,
      I1 => s_axi_AXILiteS_ARVALID,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => \^ap_done\,
      I4 => data0(1),
      O => int_ap_done_i_1_n_5
    );
int_ap_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(1),
      I2 => s_axi_AXILiteS_ARADDR(0),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => s_axi_AXILiteS_ARADDR(3),
      O => int_ap_done_i_2_n_5
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_5,
      Q => data0(1),
      R => \^ap_rst_n_0\(0)
    );
int_ap_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => ap_start,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => data0(2),
      R => \^ap_rst_n_0\(0)
    );
int_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022002202"
    )
        port map (
      I0 => Q(2),
      I1 => int_ap_ready_i_2_n_5,
      I2 => p_0_in,
      I3 => output_data_TREADY,
      I4 => p_1_in20_in,
      I5 => int_ap_ready_i_5_n_5,
      O => \^ap_done\
    );
int_ap_ready_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => int_ap_ready_i_5_3,
      I1 => int_ap_ready_i_5_2,
      O => p_1_in5_in
    );
int_ap_ready_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => int_ap_ready_i_5_1,
      I1 => int_ap_ready_i_5_0,
      O => p_1_in15_in
    );
int_ap_ready_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5FFFFFFFFFFFF"
    )
        port map (
      I0 => output_data_data_V_1_state_cmp_full,
      I1 => int_ap_ready_reg_0,
      I2 => int_ap_ready_reg_1,
      I3 => output_data_TREADY,
      I4 => output_data_last_V_1_state_cmp_full,
      I5 => output_data_strb_V_1_state_cmp_full,
      O => int_ap_ready_i_12_n_5
    );
int_ap_ready_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => output_data_data_V_1_ack_in,
      I1 => int_ap_ready_reg_2,
      O => output_data_data_V_1_state_cmp_full
    );
int_ap_ready_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => int_ap_ready_i_5_6,
      I1 => int_ap_ready_i_5_7,
      O => output_data_last_V_1_state_cmp_full
    );
int_ap_ready_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => int_ap_ready_i_5_2,
      I1 => int_ap_ready_i_5_3,
      O => output_data_strb_V_1_state_cmp_full
    );
int_ap_ready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFFFFFFFFFF"
    )
        port map (
      I0 => int_ap_ready_reg_3,
      I1 => int_ap_ready_reg_4,
      I2 => int_ap_ready_reg_1,
      I3 => int_ap_ready_reg_0,
      I4 => output_data_user_V_1_state_cmp_full,
      I5 => output_data_keep_V_1_state_cmp_full,
      O => int_ap_ready_i_2_n_5
    );
int_ap_ready_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => int_ap_ready_reg_2,
      I1 => output_data_data_V_1_ack_in,
      O => p_0_in
    );
int_ap_ready_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => int_ap_ready_reg_4,
      I1 => int_ap_ready_reg_3,
      O => p_1_in20_in
    );
int_ap_ready_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => p_1_in10_in,
      I1 => output_data_TREADY,
      I2 => p_1_in,
      I3 => p_1_in5_in,
      I4 => p_1_in15_in,
      I5 => int_ap_ready_i_12_n_5,
      O => int_ap_ready_i_5_n_5
    );
int_ap_ready_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => int_ap_ready_i_5_4,
      I1 => int_ap_ready_i_5_5,
      O => output_data_user_V_1_state_cmp_full
    );
int_ap_ready_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => int_ap_ready_i_5_0,
      I1 => int_ap_ready_i_5_1,
      O => output_data_keep_V_1_state_cmp_full
    );
int_ap_ready_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => int_ap_ready_i_5_7,
      I1 => int_ap_ready_i_5_6,
      O => p_1_in10_in
    );
int_ap_ready_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => int_ap_ready_i_5_5,
      I1 => int_ap_ready_i_5_4,
      O => p_1_in
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done\,
      Q => data0(3),
      R => \^ap_rst_n_0\(0)
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => data0(7),
      I1 => \^ap_done\,
      I2 => int_ap_start3_out,
      I3 => ap_start,
      O => int_ap_start_i_1_n_5
    );
int_ap_start_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \waddr_reg_n_5_[2]\,
      I1 => s_axi_AXILiteS_WDATA(0),
      I2 => \waddr_reg_n_5_[3]\,
      I3 => \int_ier[1]_i_2_n_5\,
      O => int_ap_start3_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_5,
      Q => ap_start,
      R => \^ap_rst_n_0\(0)
    );
int_auto_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(2),
      I1 => \waddr_reg_n_5_[3]\,
      I2 => \waddr_reg_n_5_[2]\,
      I3 => \int_ier[1]_i_2_n_5\,
      I4 => data0(7),
      O => int_auto_restart_i_1_n_5
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_5,
      Q => data0(7),
      R => \^ap_rst_n_0\(0)
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => \waddr_reg_n_5_[3]\,
      I2 => \waddr_reg_n_5_[2]\,
      I3 => \int_ier[1]_i_2_n_5\,
      I4 => int_gie_reg_n_5,
      O => int_gie_i_1_n_5
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_5,
      Q => int_gie_reg_n_5,
      R => \^ap_rst_n_0\(0)
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => \waddr_reg_n_5_[2]\,
      I2 => \waddr_reg_n_5_[3]\,
      I3 => \int_ier[1]_i_2_n_5\,
      I4 => \int_ier_reg_n_5_[0]\,
      O => \int_ier[0]_i_1_n_5\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => \waddr_reg_n_5_[2]\,
      I2 => \waddr_reg_n_5_[3]\,
      I3 => \int_ier[1]_i_2_n_5\,
      I4 => p_0_in_0,
      O => \int_ier[1]_i_1_n_5\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[0]\,
      I1 => \waddr_reg_n_5_[1]\,
      I2 => s_axi_AXILiteS_WSTRB(0),
      I3 => \waddr_reg_n_5_[4]\,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      I5 => s_axi_AXILiteS_WVALID,
      O => \int_ier[1]_i_2_n_5\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_5\,
      Q => \int_ier_reg_n_5_[0]\,
      R => \^ap_rst_n_0\(0)
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_5\,
      Q => p_0_in_0,
      R => \^ap_rst_n_0\(0)
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => int_isr6_out,
      I2 => \int_ier_reg_n_5_[0]\,
      I3 => \^ap_done\,
      I4 => \int_isr_reg_n_5_[0]\,
      O => \int_isr[0]_i_1_n_5\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[2]\,
      I2 => \int_ier[1]_i_2_n_5\,
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => int_isr6_out,
      I2 => p_0_in_0,
      I3 => \^ap_done\,
      I4 => \p_1_in__0\,
      O => \int_isr[1]_i_1_n_5\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_5\,
      Q => \int_isr_reg_n_5_[0]\,
      R => \^ap_rst_n_0\(0)
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_5\,
      Q => \p_1_in__0\,
      R => \^ap_rst_n_0\(0)
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \int_isr_reg_n_5_[0]\,
      I1 => \p_1_in__0\,
      I2 => int_gie_reg_n_5,
      O => interrupt
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000CA0000"
    )
        port map (
      I0 => ap_start,
      I1 => \int_ier_reg_n_5_[0]\,
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(2),
      I4 => \rdata[1]_i_2_n_5\,
      I5 => \rdata[0]_i_2_n_5\,
      O => rdata(0)
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => int_gie_reg_n_5,
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \int_isr_reg_n_5_[0]\,
      I3 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata[0]_i_2_n_5\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CE0E0000C2020000"
    )
        port map (
      I0 => data0(1),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => \p_1_in__0\,
      I4 => \rdata[1]_i_2_n_5\,
      I5 => p_0_in_0,
      O => rdata(1)
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(1),
      I1 => s_axi_AXILiteS_ARADDR(0),
      I2 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[1]_i_2_n_5\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(3),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => s_axi_AXILiteS_ARADDR(0),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(2),
      I5 => data0(2),
      O => rdata(2)
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(3),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => s_axi_AXILiteS_ARADDR(0),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(2),
      I5 => data0(3),
      O => rdata(3)
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_AXILiteS_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(3),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => s_axi_AXILiteS_ARADDR(0),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(2),
      I5 => data0(7),
      O => rdata(7)
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(0),
      Q => s_axi_AXILiteS_RDATA(0),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(1),
      Q => s_axi_AXILiteS_RDATA(1),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(2),
      Q => s_axi_AXILiteS_RDATA(2),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(3),
      Q => s_axi_AXILiteS_RDATA(3),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(7),
      Q => s_axi_AXILiteS_RDATA(4),
      R => '0'
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_AXILiteS_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(0),
      Q => \waddr_reg_n_5_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(1),
      Q => \waddr_reg_n_5_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(2),
      Q => \waddr_reg_n_5_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(3),
      Q => \waddr_reg_n_5_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(4),
      Q => \waddr_reg_n_5_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_MemBank_A_ram is
  port (
    q0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[29]\ : out STD_LOGIC;
    MemBank_B_address010_out : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[17]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[17]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_0_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    MemBank_B_address011_out : in STD_LOGIC;
    output_r_address0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_0_i_28 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_max_pooling2d_fix16_fu_517_input_r_address0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_7_0 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_MemBank_A_ram : entity is "network_MemBank_A_ram";
end design_1_network_0_0_network_MemBank_A_ram;

architecture STRUCTURE of design_1_network_0_0_network_MemBank_A_ram is
  signal \^ap_cs_fsm_reg[5]\ : STD_LOGIC;
  signal \buffer_fu_60[15]_i_10_n_5\ : STD_LOGIC;
  signal \buffer_fu_60[15]_i_11_n_5\ : STD_LOGIC;
  signal \buffer_fu_60[15]_i_12_n_5\ : STD_LOGIC;
  signal \buffer_fu_60[15]_i_13_n_5\ : STD_LOGIC;
  signal \buffer_fu_60[15]_i_14_n_5\ : STD_LOGIC;
  signal \buffer_fu_60[15]_i_15_n_5\ : STD_LOGIC;
  signal \buffer_fu_60[15]_i_16_n_5\ : STD_LOGIC;
  signal \buffer_fu_60[15]_i_17_n_5\ : STD_LOGIC;
  signal \buffer_fu_60[15]_i_18_n_5\ : STD_LOGIC;
  signal \buffer_fu_60[15]_i_19_n_5\ : STD_LOGIC;
  signal \buffer_fu_60[15]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_fu_60[15]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_fu_60[15]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_fu_60[15]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_fu_60[15]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_fu_60[15]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_fu_60_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \buffer_fu_60_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \buffer_fu_60_reg[15]_i_2_n_8\ : STD_LOGIC;
  signal \buffer_fu_60_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_fu_60_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \buffer_fu_60_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \buffer_fu_60_reg[15]_i_3_n_8\ : STD_LOGIC;
  signal \^q0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_buffer_fu_60_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buffer_fu_60_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 230400;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_0 : label is 16383;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_0 : label is 1;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 16383;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 1;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_0_i_109__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ram_reg_0_i_175__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ram_reg_0_i_24__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ram_reg_0_i_25__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ram_reg_0_i_27__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ram_reg_0_i_67__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ram_reg_0_i_68__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of ram_reg_0_i_79 : label is "soft_lutpair6";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "ram";
  attribute bram_addr_begin of ram_reg_1 : label is 0;
  attribute bram_addr_end of ram_reg_1 : label is 16383;
  attribute bram_slice_begin of ram_reg_1 : label is 2;
  attribute bram_slice_end of ram_reg_1 : label is 3;
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 16383;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 2;
  attribute ram_slice_end of ram_reg_1 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_2 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_2 : label is "ram";
  attribute bram_addr_begin of ram_reg_2 : label is 0;
  attribute bram_addr_end of ram_reg_2 : label is 16383;
  attribute bram_slice_begin of ram_reg_2 : label is 4;
  attribute bram_slice_end of ram_reg_2 : label is 5;
  attribute ram_addr_begin of ram_reg_2 : label is 0;
  attribute ram_addr_end of ram_reg_2 : label is 16383;
  attribute ram_offset of ram_reg_2 : label is 0;
  attribute ram_slice_begin of ram_reg_2 : label is 4;
  attribute ram_slice_end of ram_reg_2 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_3 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_3 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_3 : label is "ram";
  attribute bram_addr_begin of ram_reg_3 : label is 0;
  attribute bram_addr_end of ram_reg_3 : label is 16383;
  attribute bram_slice_begin of ram_reg_3 : label is 6;
  attribute bram_slice_end of ram_reg_3 : label is 7;
  attribute ram_addr_begin of ram_reg_3 : label is 0;
  attribute ram_addr_end of ram_reg_3 : label is 16383;
  attribute ram_offset of ram_reg_3 : label is 0;
  attribute ram_slice_begin of ram_reg_3 : label is 6;
  attribute ram_slice_end of ram_reg_3 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_4 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_4 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_4 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_4 : label is "ram";
  attribute bram_addr_begin of ram_reg_4 : label is 0;
  attribute bram_addr_end of ram_reg_4 : label is 16383;
  attribute bram_slice_begin of ram_reg_4 : label is 8;
  attribute bram_slice_end of ram_reg_4 : label is 9;
  attribute ram_addr_begin of ram_reg_4 : label is 0;
  attribute ram_addr_end of ram_reg_4 : label is 16383;
  attribute ram_offset of ram_reg_4 : label is 0;
  attribute ram_slice_begin of ram_reg_4 : label is 8;
  attribute ram_slice_end of ram_reg_4 : label is 9;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_5 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_5 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_5 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_5 : label is "ram";
  attribute bram_addr_begin of ram_reg_5 : label is 0;
  attribute bram_addr_end of ram_reg_5 : label is 16383;
  attribute bram_slice_begin of ram_reg_5 : label is 10;
  attribute bram_slice_end of ram_reg_5 : label is 11;
  attribute ram_addr_begin of ram_reg_5 : label is 0;
  attribute ram_addr_end of ram_reg_5 : label is 16383;
  attribute ram_offset of ram_reg_5 : label is 0;
  attribute ram_slice_begin of ram_reg_5 : label is 10;
  attribute ram_slice_end of ram_reg_5 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_6 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_6 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_6 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_6 : label is "ram";
  attribute bram_addr_begin of ram_reg_6 : label is 0;
  attribute bram_addr_end of ram_reg_6 : label is 16383;
  attribute bram_slice_begin of ram_reg_6 : label is 12;
  attribute bram_slice_end of ram_reg_6 : label is 13;
  attribute ram_addr_begin of ram_reg_6 : label is 0;
  attribute ram_addr_end of ram_reg_6 : label is 16383;
  attribute ram_offset of ram_reg_6 : label is 0;
  attribute ram_slice_begin of ram_reg_6 : label is 12;
  attribute ram_slice_end of ram_reg_6 : label is 13;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_7 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_7 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_7 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_7 : label is "ram";
  attribute bram_addr_begin of ram_reg_7 : label is 0;
  attribute bram_addr_end of ram_reg_7 : label is 16383;
  attribute bram_slice_begin of ram_reg_7 : label is 14;
  attribute bram_slice_end of ram_reg_7 : label is 15;
  attribute ram_addr_begin of ram_reg_7 : label is 0;
  attribute ram_addr_end of ram_reg_7 : label is 16383;
  attribute ram_offset of ram_reg_7 : label is 0;
  attribute ram_slice_begin of ram_reg_7 : label is 14;
  attribute ram_slice_end of ram_reg_7 : label is 15;
begin
  \ap_CS_fsm_reg[5]\ <= \^ap_cs_fsm_reg[5]\;
  q0(15 downto 0) <= \^q0\(15 downto 0);
\buffer_fu_60[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0\(10),
      I1 => Q(10),
      I2 => \^q0\(11),
      I3 => Q(11),
      O => \buffer_fu_60[15]_i_10_n_5\
    );
\buffer_fu_60[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0\(8),
      I1 => Q(8),
      I2 => \^q0\(9),
      I3 => Q(9),
      O => \buffer_fu_60[15]_i_11_n_5\
    );
\buffer_fu_60[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(6),
      I1 => Q(6),
      I2 => Q(7),
      I3 => \^q0\(7),
      O => \buffer_fu_60[15]_i_12_n_5\
    );
\buffer_fu_60[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(4),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^q0\(5),
      O => \buffer_fu_60[15]_i_13_n_5\
    );
\buffer_fu_60[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(2),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \^q0\(3),
      O => \buffer_fu_60[15]_i_14_n_5\
    );
\buffer_fu_60[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q0\(1),
      O => \buffer_fu_60[15]_i_15_n_5\
    );
\buffer_fu_60[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0\(6),
      I1 => Q(6),
      I2 => \^q0\(7),
      I3 => Q(7),
      O => \buffer_fu_60[15]_i_16_n_5\
    );
\buffer_fu_60[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0\(4),
      I1 => Q(4),
      I2 => \^q0\(5),
      I3 => Q(5),
      O => \buffer_fu_60[15]_i_17_n_5\
    );
\buffer_fu_60[15]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0\(2),
      I1 => Q(2),
      I2 => \^q0\(3),
      I3 => Q(3),
      O => \buffer_fu_60[15]_i_18_n_5\
    );
\buffer_fu_60[15]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0\(0),
      I1 => Q(0),
      I2 => \^q0\(1),
      I3 => Q(1),
      O => \buffer_fu_60[15]_i_19_n_5\
    );
\buffer_fu_60[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(14),
      I1 => Q(14),
      I2 => \^q0\(15),
      I3 => Q(15),
      O => \buffer_fu_60[15]_i_4_n_5\
    );
\buffer_fu_60[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(12),
      I1 => Q(12),
      I2 => Q(13),
      I3 => \^q0\(13),
      O => \buffer_fu_60[15]_i_5_n_5\
    );
\buffer_fu_60[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(10),
      I1 => Q(10),
      I2 => Q(11),
      I3 => \^q0\(11),
      O => \buffer_fu_60[15]_i_6_n_5\
    );
\buffer_fu_60[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(8),
      I1 => Q(8),
      I2 => Q(9),
      I3 => \^q0\(9),
      O => \buffer_fu_60[15]_i_7_n_5\
    );
\buffer_fu_60[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0\(14),
      I1 => Q(14),
      I2 => Q(15),
      I3 => \^q0\(15),
      O => \buffer_fu_60[15]_i_8_n_5\
    );
\buffer_fu_60[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0\(12),
      I1 => Q(12),
      I2 => \^q0\(13),
      I3 => Q(13),
      O => \buffer_fu_60[15]_i_9_n_5\
    );
\buffer_fu_60_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_fu_60_reg[15]_i_3_n_5\,
      CO(3) => CO(0),
      CO(2) => \buffer_fu_60_reg[15]_i_2_n_6\,
      CO(1) => \buffer_fu_60_reg[15]_i_2_n_7\,
      CO(0) => \buffer_fu_60_reg[15]_i_2_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_fu_60[15]_i_4_n_5\,
      DI(2) => \buffer_fu_60[15]_i_5_n_5\,
      DI(1) => \buffer_fu_60[15]_i_6_n_5\,
      DI(0) => \buffer_fu_60[15]_i_7_n_5\,
      O(3 downto 0) => \NLW_buffer_fu_60_reg[15]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \buffer_fu_60[15]_i_8_n_5\,
      S(2) => \buffer_fu_60[15]_i_9_n_5\,
      S(1) => \buffer_fu_60[15]_i_10_n_5\,
      S(0) => \buffer_fu_60[15]_i_11_n_5\
    );
\buffer_fu_60_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buffer_fu_60_reg[15]_i_3_n_5\,
      CO(2) => \buffer_fu_60_reg[15]_i_3_n_6\,
      CO(1) => \buffer_fu_60_reg[15]_i_3_n_7\,
      CO(0) => \buffer_fu_60_reg[15]_i_3_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_fu_60[15]_i_12_n_5\,
      DI(2) => \buffer_fu_60[15]_i_13_n_5\,
      DI(1) => \buffer_fu_60[15]_i_14_n_5\,
      DI(0) => \buffer_fu_60[15]_i_15_n_5\,
      O(3 downto 0) => \NLW_buffer_fu_60_reg[15]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \buffer_fu_60[15]_i_16_n_5\,
      S(2) => \buffer_fu_60[15]_i_17_n_5\,
      S(1) => \buffer_fu_60[15]_i_18_n_5\,
      S(0) => \buffer_fu_60[15]_i_19_n_5\
    );
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(1 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => \^q0\(1 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_i_101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => ram_reg_0_0(10),
      I1 => output_r_address0(1),
      I2 => ram_reg_0_0(4),
      I3 => ram_reg_0_i_28(1),
      I4 => MemBank_B_address011_out,
      I5 => grp_max_pooling2d_fix16_fu_517_input_r_address0(1),
      O => \ap_CS_fsm_reg[31]_0\
    );
\ram_reg_0_i_109__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ram_reg_0_0(6),
      I1 => ram_reg_0_0(9),
      O => MemBank_B_address010_out
    );
\ram_reg_0_i_175__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ram_reg_0_0(9),
      I1 => ram_reg_0_0(6),
      I2 => ram_reg_0_0(12),
      I3 => ram_reg_0_0(3),
      O => \ap_CS_fsm_reg[29]\
    );
ram_reg_0_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ram_reg_0_0(1),
      I1 => ram_reg_0_0(8),
      I2 => ram_reg_0_0(11),
      I3 => ram_reg_0_0(14),
      O => \ap_CS_fsm_reg[7]_0\
    );
\ram_reg_0_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_517_input_r_address0(13),
      I1 => \^ap_cs_fsm_reg[5]\,
      I2 => ram_reg_0_0(5),
      I3 => ram_reg_0_0(2),
      O => \ap_CS_fsm_reg[17]_0\
    );
\ram_reg_0_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_0_0(1),
      I1 => ram_reg_0_0(14),
      O => \ap_CS_fsm_reg[7]_1\
    );
\ram_reg_0_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_517_input_r_address0(12),
      I1 => \^ap_cs_fsm_reg[5]\,
      I2 => ram_reg_0_0(5),
      I3 => ram_reg_0_0(2),
      O => \ap_CS_fsm_reg[17]\
    );
ram_reg_0_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000FE"
    )
        port map (
      I0 => MemBank_B_address011_out,
      I1 => ram_reg_0_0(4),
      I2 => ram_reg_0_0(10),
      I3 => ram_reg_0_0(13),
      I4 => ram_reg_0_0(7),
      I5 => ram_reg_0_0(0),
      O => \ap_CS_fsm_reg[15]\
    );
\ram_reg_0_i_51__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => ram_reg_0_0(10),
      I1 => output_r_address0(0),
      I2 => ram_reg_0_0(4),
      I3 => ram_reg_0_i_28(0),
      I4 => MemBank_B_address011_out,
      I5 => grp_max_pooling2d_fix16_fu_517_input_r_address0(0),
      O => \ap_CS_fsm_reg[31]\
    );
\ram_reg_0_i_65__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ram_reg_0_0(0),
      I1 => ram_reg_0_0(7),
      I2 => ram_reg_0_0(13),
      O => \^ap_cs_fsm_reg[5]\
    );
\ram_reg_0_i_67__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ram_reg_0_0(10),
      I1 => ram_reg_0_0(5),
      I2 => ram_reg_0_0(2),
      O => \ap_CS_fsm_reg[31]_11\
    );
\ram_reg_0_i_68__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => ram_reg_0_0(2),
      I1 => ram_reg_0_0(5),
      I2 => ram_reg_0_0(4),
      I3 => ram_reg_0_0(10),
      I4 => ram_reg_0_i_28(11),
      O => \ap_CS_fsm_reg[9]\
    );
ram_reg_0_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => ram_reg_0_0(10),
      I1 => output_r_address0(11),
      I2 => ram_reg_0_0(4),
      I3 => ram_reg_0_i_28(11),
      I4 => MemBank_B_address011_out,
      I5 => grp_max_pooling2d_fix16_fu_517_input_r_address0(11),
      O => \ap_CS_fsm_reg[31]_10\
    );
\ram_reg_0_i_74__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => ram_reg_0_0(10),
      I1 => output_r_address0(10),
      I2 => ram_reg_0_0(4),
      I3 => ram_reg_0_i_28(10),
      I4 => MemBank_B_address011_out,
      I5 => grp_max_pooling2d_fix16_fu_517_input_r_address0(10),
      O => \ap_CS_fsm_reg[31]_9\
    );
ram_reg_0_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => ram_reg_0_0(10),
      I1 => output_r_address0(9),
      I2 => ram_reg_0_0(4),
      I3 => ram_reg_0_i_28(9),
      I4 => MemBank_B_address011_out,
      I5 => grp_max_pooling2d_fix16_fu_517_input_r_address0(9),
      O => \ap_CS_fsm_reg[31]_8\
    );
ram_reg_0_i_79: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => ram_reg_0_0(1),
      I1 => ram_reg_0_0(8),
      I2 => ram_reg_0_0(11),
      I3 => ram_reg_0_0(14),
      O => \ap_CS_fsm_reg[7]\
    );
\ram_reg_0_i_80__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => ram_reg_0_0(10),
      I1 => output_r_address0(8),
      I2 => ram_reg_0_0(4),
      I3 => ram_reg_0_i_28(8),
      I4 => MemBank_B_address011_out,
      I5 => grp_max_pooling2d_fix16_fu_517_input_r_address0(8),
      O => \ap_CS_fsm_reg[31]_7\
    );
\ram_reg_0_i_83__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => ram_reg_0_0(10),
      I1 => output_r_address0(7),
      I2 => ram_reg_0_0(4),
      I3 => ram_reg_0_i_28(7),
      I4 => MemBank_B_address011_out,
      I5 => grp_max_pooling2d_fix16_fu_517_input_r_address0(7),
      O => \ap_CS_fsm_reg[31]_6\
    );
\ram_reg_0_i_86__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => ram_reg_0_0(10),
      I1 => output_r_address0(6),
      I2 => ram_reg_0_0(4),
      I3 => ram_reg_0_i_28(6),
      I4 => MemBank_B_address011_out,
      I5 => grp_max_pooling2d_fix16_fu_517_input_r_address0(6),
      O => \ap_CS_fsm_reg[31]_5\
    );
\ram_reg_0_i_89__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => ram_reg_0_0(10),
      I1 => output_r_address0(5),
      I2 => ram_reg_0_0(4),
      I3 => ram_reg_0_i_28(5),
      I4 => MemBank_B_address011_out,
      I5 => grp_max_pooling2d_fix16_fu_517_input_r_address0(5),
      O => \ap_CS_fsm_reg[31]_4\
    );
ram_reg_0_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => ram_reg_0_0(10),
      I1 => output_r_address0(4),
      I2 => ram_reg_0_0(4),
      I3 => ram_reg_0_i_28(4),
      I4 => MemBank_B_address011_out,
      I5 => grp_max_pooling2d_fix16_fu_517_input_r_address0(4),
      O => \ap_CS_fsm_reg[31]_3\
    );
ram_reg_0_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => ram_reg_0_0(10),
      I1 => output_r_address0(3),
      I2 => ram_reg_0_0(4),
      I3 => ram_reg_0_i_28(3),
      I4 => MemBank_B_address011_out,
      I5 => grp_max_pooling2d_fix16_fu_517_input_r_address0(3),
      O => \ap_CS_fsm_reg[31]_2\
    );
ram_reg_0_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => ram_reg_0_0(10),
      I1 => output_r_address0(2),
      I2 => ram_reg_0_0(4),
      I3 => ram_reg_0_i_28(2),
      I4 => MemBank_B_address011_out,
      I5 => grp_max_pooling2d_fix16_fu_517_input_r_address0(2),
      O => \ap_CS_fsm_reg[31]_1\
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(3 downto 2),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => \^q0\(3 downto 2),
      DOBDO(31 downto 0) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(5 downto 4),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_2_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => \^q0\(5 downto 4),
      DOBDO(31 downto 0) => NLW_ram_reg_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_2_SBITERR_UNCONNECTED,
      WEA(3) => WEA(1),
      WEA(2 downto 1) => WEA(1 downto 0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(7 downto 6),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_3_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => \^q0\(7 downto 6),
      DOBDO(31 downto 0) => NLW_ram_reg_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_3_SBITERR_UNCONNECTED,
      WEA(3) => WEA(1),
      WEA(2) => WEA(1),
      WEA(1) => WEA(1),
      WEA(0) => WEA(1),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(9 downto 8),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_4_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => \^q0\(9 downto 8),
      DOBDO(31 downto 0) => NLW_ram_reg_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_4_SBITERR_UNCONNECTED,
      WEA(3) => WEA(1),
      WEA(2) => WEA(1),
      WEA(1) => WEA(1),
      WEA(0) => WEA(1),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(11 downto 10),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_5_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => \^q0\(11 downto 10),
      DOBDO(31 downto 0) => NLW_ram_reg_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_5_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_7_0(0),
      WEA(2) => ram_reg_7_0(0),
      WEA(1) => ram_reg_7_0(0),
      WEA(0) => ram_reg_7_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(13 downto 12),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_6_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => \^q0\(13 downto 12),
      DOBDO(31 downto 0) => NLW_ram_reg_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_6_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_7_0(0),
      WEA(2) => ram_reg_7_0(0),
      WEA(1) => ram_reg_7_0(0),
      WEA(0) => ram_reg_7_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(15 downto 14),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_7_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => \^q0\(15 downto 14),
      DOBDO(31 downto 0) => NLW_ram_reg_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_7_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_7_0(1),
      WEA(2 downto 1) => ram_reg_7_0(1 downto 0),
      WEA(0) => ram_reg_7_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_MemBank_A_ram_21 is
  port (
    input_data_data_V_0_ack_out : out STD_LOGIC;
    MemBank_B_ce01 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[33]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    MemBank_A_address01 : out STD_LOGIC;
    \ap_CS_fsm_reg[15]\ : out STD_LOGIC;
    MemBank_B_address011_out : out STD_LOGIC;
    \ap_CS_fsm_reg[39]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[37]\ : out STD_LOGIC;
    MemBank_B_address01 : out STD_LOGIC;
    \ap_CS_fsm_reg[39]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]_1\ : out STD_LOGIC;
    q0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    ram_reg : in STD_LOGIC;
    \ram_reg_0_i_23__0\ : in STD_LOGIC;
    input_r_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_i_23__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_7_0 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_MemBank_A_ram_21 : entity is "network_MemBank_A_ram";
end design_1_network_0_0_network_MemBank_A_ram_21;

architecture STRUCTURE of design_1_network_0_0_network_MemBank_A_ram_21 is
  signal \^membank_b_address011_out\ : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 230400;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_0 : label is 16383;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_0 : label is 1;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 16383;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 1;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_0_i_109 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ram_reg_0_i_110__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ram_reg_0_i_19__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ram_reg_0_i_26__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ram_reg_0_i_29__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of ram_reg_0_i_64 : label is "soft_lutpair1";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "ram";
  attribute bram_addr_begin of ram_reg_1 : label is 0;
  attribute bram_addr_end of ram_reg_1 : label is 16383;
  attribute bram_slice_begin of ram_reg_1 : label is 2;
  attribute bram_slice_end of ram_reg_1 : label is 3;
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 16383;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 2;
  attribute ram_slice_end of ram_reg_1 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_2 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_2 : label is "ram";
  attribute bram_addr_begin of ram_reg_2 : label is 0;
  attribute bram_addr_end of ram_reg_2 : label is 16383;
  attribute bram_slice_begin of ram_reg_2 : label is 4;
  attribute bram_slice_end of ram_reg_2 : label is 5;
  attribute ram_addr_begin of ram_reg_2 : label is 0;
  attribute ram_addr_end of ram_reg_2 : label is 16383;
  attribute ram_offset of ram_reg_2 : label is 0;
  attribute ram_slice_begin of ram_reg_2 : label is 4;
  attribute ram_slice_end of ram_reg_2 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_3 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_3 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_3 : label is "ram";
  attribute bram_addr_begin of ram_reg_3 : label is 0;
  attribute bram_addr_end of ram_reg_3 : label is 16383;
  attribute bram_slice_begin of ram_reg_3 : label is 6;
  attribute bram_slice_end of ram_reg_3 : label is 7;
  attribute ram_addr_begin of ram_reg_3 : label is 0;
  attribute ram_addr_end of ram_reg_3 : label is 16383;
  attribute ram_offset of ram_reg_3 : label is 0;
  attribute ram_slice_begin of ram_reg_3 : label is 6;
  attribute ram_slice_end of ram_reg_3 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_4 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_4 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_4 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_4 : label is "ram";
  attribute bram_addr_begin of ram_reg_4 : label is 0;
  attribute bram_addr_end of ram_reg_4 : label is 16383;
  attribute bram_slice_begin of ram_reg_4 : label is 8;
  attribute bram_slice_end of ram_reg_4 : label is 9;
  attribute ram_addr_begin of ram_reg_4 : label is 0;
  attribute ram_addr_end of ram_reg_4 : label is 16383;
  attribute ram_offset of ram_reg_4 : label is 0;
  attribute ram_slice_begin of ram_reg_4 : label is 8;
  attribute ram_slice_end of ram_reg_4 : label is 9;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_5 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_5 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_5 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_5 : label is "ram";
  attribute bram_addr_begin of ram_reg_5 : label is 0;
  attribute bram_addr_end of ram_reg_5 : label is 16383;
  attribute bram_slice_begin of ram_reg_5 : label is 10;
  attribute bram_slice_end of ram_reg_5 : label is 11;
  attribute ram_addr_begin of ram_reg_5 : label is 0;
  attribute ram_addr_end of ram_reg_5 : label is 16383;
  attribute ram_offset of ram_reg_5 : label is 0;
  attribute ram_slice_begin of ram_reg_5 : label is 10;
  attribute ram_slice_end of ram_reg_5 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_6 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_6 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_6 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_6 : label is "ram";
  attribute bram_addr_begin of ram_reg_6 : label is 0;
  attribute bram_addr_end of ram_reg_6 : label is 16383;
  attribute bram_slice_begin of ram_reg_6 : label is 12;
  attribute bram_slice_end of ram_reg_6 : label is 13;
  attribute ram_addr_begin of ram_reg_6 : label is 0;
  attribute ram_addr_end of ram_reg_6 : label is 16383;
  attribute ram_offset of ram_reg_6 : label is 0;
  attribute ram_slice_begin of ram_reg_6 : label is 12;
  attribute ram_slice_end of ram_reg_6 : label is 13;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_7 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_7 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_7 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_7 : label is "ram";
  attribute bram_addr_begin of ram_reg_7 : label is 0;
  attribute bram_addr_end of ram_reg_7 : label is 16383;
  attribute bram_slice_begin of ram_reg_7 : label is 14;
  attribute bram_slice_end of ram_reg_7 : label is 15;
  attribute ram_addr_begin of ram_reg_7 : label is 0;
  attribute ram_addr_end of ram_reg_7 : label is 16383;
  attribute ram_offset of ram_reg_7 : label is 0;
  attribute ram_slice_begin of ram_reg_7 : label is 14;
  attribute ram_slice_end of ram_reg_7 : label is 15;
begin
  MemBank_B_address011_out <= \^membank_b_address011_out\;
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(1 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => q0(1 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_i_109: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(6),
      I1 => Q(18),
      O => MemBank_B_address01
    );
\ram_reg_0_i_110__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => Q(18),
      I1 => Q(6),
      I2 => Q(14),
      I3 => Q(10),
      O => \ap_CS_fsm_reg[37]\
    );
\ram_reg_0_i_119__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(17),
      I1 => Q(1),
      I2 => Q(5),
      I3 => Q(9),
      I4 => Q(13),
      O => MemBank_B_ce01
    );
\ram_reg_0_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(12),
      I1 => Q(16),
      O => MemBank_A_address01
    );
ram_reg_0_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(12),
      I2 => Q(16),
      I3 => Q(0),
      O => \ap_CS_fsm_reg[7]\
    );
ram_reg_0_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(19),
      I1 => Q(11),
      I2 => Q(2),
      I3 => \^membank_b_address011_out\,
      I4 => Q(7),
      I5 => Q(15),
      O => \ap_CS_fsm_reg[39]\
    );
\ram_reg_0_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_0_0(1),
      I1 => Q(19),
      O => \ap_CS_fsm_reg[39]_1\
    );
\ram_reg_0_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_0_0(0),
      I1 => Q(19),
      O => \ap_CS_fsm_reg[39]_0\
    );
\ram_reg_0_i_54__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(16),
      I3 => Q(12),
      O => \ap_CS_fsm_reg[1]\
    );
\ram_reg_0_i_60__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(4),
      I1 => Q(8),
      O => \^membank_b_address011_out\
    );
ram_reg_0_i_64: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => Q(16),
      I1 => Q(12),
      I2 => Q(0),
      O => \ap_CS_fsm_reg[33]\
    );
ram_reg_0_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110110000100000"
    )
        port map (
      I0 => \ram_reg_0_i_23__0\,
      I1 => \^membank_b_address011_out\,
      I2 => Q(7),
      I3 => Q(15),
      I4 => input_r_address0(0),
      I5 => \ram_reg_0_i_23__0_0\(0),
      O => \ap_CS_fsm_reg[15]\
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(3 downto 2),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => q0(3 downto 2),
      DOBDO(31 downto 0) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(5 downto 4),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_2_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => q0(5 downto 4),
      DOBDO(31 downto 0) => NLW_ram_reg_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_2_SBITERR_UNCONNECTED,
      WEA(3) => WEA(1),
      WEA(2 downto 1) => WEA(1 downto 0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(7 downto 6),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_3_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => q0(7 downto 6),
      DOBDO(31 downto 0) => NLW_ram_reg_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_3_SBITERR_UNCONNECTED,
      WEA(3) => WEA(1),
      WEA(2) => WEA(1),
      WEA(1) => WEA(1),
      WEA(0) => WEA(1),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(9 downto 8),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_4_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => q0(9 downto 8),
      DOBDO(31 downto 0) => NLW_ram_reg_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_4_SBITERR_UNCONNECTED,
      WEA(3) => WEA(1),
      WEA(2) => WEA(1),
      WEA(1) => WEA(1),
      WEA(0) => WEA(1),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(11 downto 10),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_5_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => q0(11 downto 10),
      DOBDO(31 downto 0) => NLW_ram_reg_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_5_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_7_0(0),
      WEA(2) => ram_reg_7_0(0),
      WEA(1) => ram_reg_7_0(0),
      WEA(0) => ram_reg_7_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(13 downto 12),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_6_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => q0(13 downto 12),
      DOBDO(31 downto 0) => NLW_ram_reg_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_6_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_7_0(0),
      WEA(2) => ram_reg_7_0(0),
      WEA(1) => ram_reg_7_0(0),
      WEA(0) => ram_reg_7_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(15 downto 14),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_7_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => q0(15 downto 14),
      DOBDO(31 downto 0) => NLW_ram_reg_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_7_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_7_0(1),
      WEA(2 downto 1) => ram_reg_7_0(1 downto 0),
      WEA(0) => ram_reg_7_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg,
      O => input_data_data_V_0_ack_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_MemBank_Out_ram is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_MemBank_Out_ram : entity is "network_MemBank_Out_ram";
end design_1_network_0_0_network_MemBank_Out_ram;

architecture STRUCTURE of design_1_network_0_0_network_MemBank_Out_ram is
  signal MemBank_Out_address0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal MemBank_Out_ce0 : STD_LOGIC;
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 12544;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 15;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 4) => MemBank_Out_address0(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => q0(15 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => D(15 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => MemBank_Out_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => Q(0),
      WEA(0) => Q(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0(1),
      I1 => Q(1),
      I2 => ram_reg_1(1),
      O => MemBank_Out_address0(1)
    );
\ram_reg_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0(0),
      I1 => Q(1),
      I2 => ram_reg_1(0),
      O => MemBank_Out_address0(0)
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => MemBank_Out_ce0
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0(9),
      I1 => Q(1),
      I2 => ram_reg_1(9),
      O => MemBank_Out_address0(9)
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0(8),
      I1 => Q(1),
      I2 => ram_reg_1(8),
      O => MemBank_Out_address0(8)
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0(7),
      I1 => Q(1),
      I2 => ram_reg_1(7),
      O => MemBank_Out_address0(7)
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0(6),
      I1 => Q(1),
      I2 => ram_reg_1(6),
      O => MemBank_Out_address0(6)
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0(5),
      I1 => Q(1),
      I2 => ram_reg_1(5),
      O => MemBank_Out_address0(5)
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0(4),
      I1 => Q(1),
      I2 => ram_reg_1(4),
      O => MemBank_Out_address0(4)
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0(3),
      I1 => Q(1),
      I2 => ram_reg_1(3),
      O => MemBank_Out_address0(3)
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0(2),
      I1 => Q(1),
      I2 => ram_reg_1(2),
      O => MemBank_Out_address0(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_SeparableConv2D_1_w_1_rom is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_clk : in STD_LOGIC;
    SeparableConv2D_1_w_1_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_SeparableConv2D_1_w_1_rom : entity is "network_SeparableConv2D_1_w_1_rom";
end design_1_network_0_0_network_SeparableConv2D_1_w_1_rom;

architecture STRUCTURE of design_1_network_0_0_network_SeparableConv2D_1_w_1_rom is
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d14";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 3584;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "q0";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 13;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 13;
begin
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"016A02C03EEF3F9A3C1600D801B23CD635B7085311F922E63DD5029C011C0C02",
      INIT_01 => X"06BB3A4E09DE27A40F293E28010B3FE4170E035003F403262D49279402C800D7",
      INIT_02 => X"3B5B3F221B613AEB3D4B3C9838F10D723DF51F0502A03E72022A3D8E3E7E283F",
      INIT_03 => X"3DD310423F57092C28A121FD39840F4B02400CB436CB06F737AB3FBD3C373C6F",
      INIT_04 => X"0552375E26BA033C3ECC04132EC130803E4D0614019E3B493C47013D3F3C012E",
      INIT_05 => X"0EEE2C87011D10C338B508BA058C0A1E05B83E343B0809CA397515E907C3369C",
      INIT_06 => X"3D4C3F2902021F643DA206A53BE200CA02813CDD01EC0574029E039A054C0205",
      INIT_07 => X"2A7E0AE503793DC43DA200303AA6005102C33FB43DF43F3B017000C609F3007B",
      INIT_08 => X"065A3EEF057B3B08009B310D0A400AE836A3085D3AB90679300C10693F8100A8",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"0011111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 14) => NLW_q0_reg_DOADO_UNCONNECTED(15 downto 14),
      DOADO(13 downto 0) => DOADO(13 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => SeparableConv2D_1_w_1_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_SeparableConv2D_2_w_1_rom is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    SeparableConv2D_2_w_1_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_SeparableConv2D_2_w_1_rom : entity is "network_SeparableConv2D_2_w_1_rom";
end design_1_network_0_0_network_SeparableConv2D_2_w_1_rom;

architecture STRUCTURE of design_1_network_0_0_network_SeparableConv2D_2_w_1_rom is
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 to 15 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d15";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1920;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "q0";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 14;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 14;
begin
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7FD67EBF22737BC17FDE7FAC7F777B777AD37C337DF85F717B8A7D157DEB7C32",
      INIT_01 => X"00146A3600117FA300B50DC775BF754605120418717F7FC5064B06A000B87FEA",
      INIT_02 => X"00287F12006E7DB77BA67F5C7E525F937F577F267B1E7D430022001B00027FC0",
      INIT_03 => X"7F55024D02C67FBA7FF618507F50013F04B6032301DB669D02AF7FF503577F57",
      INIT_04 => X"000000000000000000000000000000000024020D7EE40174650A015D7F2B045C",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"0111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15) => NLW_q0_reg_DOADO_UNCONNECTED(15),
      DOADO(14 downto 0) => DOADO(14 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => SeparableConv2D_2_w_1_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_SeparableConv2D_3_w_1_rom is
  port (
    kernel_0_q0 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    SeparableConv2D_3_w_1_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_SeparableConv2D_3_w_1_rom : entity is "network_SeparableConv2D_3_w_1_rom";
end design_1_network_0_0_network_SeparableConv2D_3_w_1_rom;

architecture STRUCTURE of design_1_network_0_0_network_SeparableConv2D_3_w_1_rom is
  signal SeparableConv2D_3_w_1_q0 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 to 15 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d15";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1920;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "q0";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 14;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 14;
begin
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"049167DF11900240076D076E7241224900D57F5E7EE77F4E0003018B000A7FFA",
      INIT_01 => X"00F55A517D63057A00D27F7400B87F1502067EA100AA61F001927FBF032B7D9A",
      INIT_02 => X"14E579ED01AE77A401167E3012FA0F447F917AAB6ECC7C3C00D57F9606037FA0",
      INIT_03 => X"00460AD002A706B175E2638F7DE60A2209330780007500E67FD77A7D7D78005B",
      INIT_04 => X"000000000000000000000000000000007E7C1EAC76CB7A147C667F3702630349",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"0111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15) => NLW_q0_reg_DOADO_UNCONNECTED(15),
      DOADO(14 downto 0) => SeparableConv2D_3_w_1_q0(14 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => SeparableConv2D_3_w_1_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_0_15_0_0_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_1_q0(0),
      I1 => Q(0),
      I2 => DOADO(0),
      O => kernel_0_q0(0)
    );
\ram_reg_0_15_10_10_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_1_q0(10),
      I1 => Q(0),
      I2 => DOADO(10),
      O => kernel_0_q0(10)
    );
\ram_reg_0_15_11_11_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_1_q0(11),
      I1 => Q(0),
      I2 => DOADO(11),
      O => kernel_0_q0(11)
    );
\ram_reg_0_15_12_12_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_1_q0(12),
      I1 => Q(0),
      I2 => DOADO(12),
      O => kernel_0_q0(12)
    );
\ram_reg_0_15_13_13_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_1_q0(13),
      I1 => Q(0),
      I2 => DOADO(13),
      O => kernel_0_q0(13)
    );
\ram_reg_0_15_15_15_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_1_q0(14),
      I1 => Q(0),
      I2 => DOADO(14),
      O => kernel_0_q0(14)
    );
\ram_reg_0_15_1_1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_1_q0(1),
      I1 => Q(0),
      I2 => DOADO(1),
      O => kernel_0_q0(1)
    );
\ram_reg_0_15_2_2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_1_q0(2),
      I1 => Q(0),
      I2 => DOADO(2),
      O => kernel_0_q0(2)
    );
\ram_reg_0_15_3_3_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_1_q0(3),
      I1 => Q(0),
      I2 => DOADO(3),
      O => kernel_0_q0(3)
    );
\ram_reg_0_15_4_4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_1_q0(4),
      I1 => Q(0),
      I2 => DOADO(4),
      O => kernel_0_q0(4)
    );
\ram_reg_0_15_5_5_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_1_q0(5),
      I1 => Q(0),
      I2 => DOADO(5),
      O => kernel_0_q0(5)
    );
\ram_reg_0_15_6_6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_1_q0(6),
      I1 => Q(0),
      I2 => DOADO(6),
      O => kernel_0_q0(6)
    );
\ram_reg_0_15_7_7_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_1_q0(7),
      I1 => Q(0),
      I2 => DOADO(7),
      O => kernel_0_q0(7)
    );
\ram_reg_0_15_8_8_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_1_q0(8),
      I1 => Q(0),
      I2 => DOADO(8),
      O => kernel_0_q0(8)
    );
\ram_reg_0_15_9_9_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_1_q0(9),
      I1 => Q(0),
      I2 => DOADO(9),
      O => kernel_0_q0(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_SeparableConv2D_4_w_1_rom is
  port (
    kernel_0_q0 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    SeparableConv2D_4_w_1_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_SeparableConv2D_4_w_1_rom : entity is "network_SeparableConv2D_4_w_1_rom";
end design_1_network_0_0_network_SeparableConv2D_4_w_1_rom;

architecture STRUCTURE of design_1_network_0_0_network_SeparableConv2D_4_w_1_rom is
  signal SeparableConv2D_4_w_1_q0 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 to 15 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d15";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 3840;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "q0";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 14;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 14;
begin
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"004678137BB8113A7F700F9111997B96055175AC0CF50BEF7CD075317AAA6D95",
      INIT_01 => X"0DB707297E9F064C7C80003076B4076C705965587BB507057AE5067C7C627673",
      INIT_02 => X"106809F7109609621F370C5006AE716508120B0228DD189E7BB807957EB1072C",
      INIT_03 => X"0BEA78A90DC700EB10AF1E360E5602770C73748B6BFA5B237D0F55F879850EEB",
      INIT_04 => X"76AC7F05705859AE73EE015C769F07BA7B657E030D1B79A17D540FC50A330FA7",
      INIT_05 => X"00686F167FA77A6C749E74807E9B7CF2048C764702F00D1C0C0F107320870822",
      INIT_06 => X"77BC7B027A1F102C07296C40013768D062326BFF7BDD6F90010F7B2574F37E85",
      INIT_07 => X"0BC9158D01330043724C0F0502B504757207797376A310757CF8773A7EB76AC2",
      INIT_08 => X"01FE7D6D04AD73107071719903887BF50370186717650A9E17345C520E34116C",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"0111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15) => NLW_q0_reg_DOADO_UNCONNECTED(15),
      DOADO(14 downto 0) => SeparableConv2D_4_w_1_q0(14 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => SeparableConv2D_4_w_1_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_0_15_0_0_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_1_q0(0),
      I1 => Q(0),
      I2 => DOADO(0),
      O => kernel_0_q0(0)
    );
ram_reg_0_15_10_10_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_1_q0(10),
      I1 => Q(0),
      I2 => DOADO(10),
      O => kernel_0_q0(10)
    );
ram_reg_0_15_11_11_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_1_q0(11),
      I1 => Q(0),
      I2 => DOADO(11),
      O => kernel_0_q0(11)
    );
ram_reg_0_15_12_12_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_1_q0(12),
      I1 => Q(0),
      I2 => DOADO(12),
      O => kernel_0_q0(12)
    );
ram_reg_0_15_13_13_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_1_q0(13),
      I1 => Q(0),
      I2 => DOADO(13),
      O => kernel_0_q0(13)
    );
ram_reg_0_15_15_15_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_1_q0(14),
      I1 => Q(0),
      I2 => DOADO(13),
      O => kernel_0_q0(14)
    );
ram_reg_0_15_1_1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_1_q0(1),
      I1 => Q(0),
      I2 => DOADO(1),
      O => kernel_0_q0(1)
    );
ram_reg_0_15_2_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_1_q0(2),
      I1 => Q(0),
      I2 => DOADO(2),
      O => kernel_0_q0(2)
    );
ram_reg_0_15_3_3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_1_q0(3),
      I1 => Q(0),
      I2 => DOADO(3),
      O => kernel_0_q0(3)
    );
ram_reg_0_15_4_4_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_1_q0(4),
      I1 => Q(0),
      I2 => DOADO(4),
      O => kernel_0_q0(4)
    );
ram_reg_0_15_5_5_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_1_q0(5),
      I1 => Q(0),
      I2 => DOADO(5),
      O => kernel_0_q0(5)
    );
ram_reg_0_15_6_6_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_1_q0(6),
      I1 => Q(0),
      I2 => DOADO(6),
      O => kernel_0_q0(6)
    );
ram_reg_0_15_7_7_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_1_q0(7),
      I1 => Q(0),
      I2 => DOADO(7),
      O => kernel_0_q0(7)
    );
ram_reg_0_15_8_8_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_1_q0(8),
      I1 => Q(0),
      I2 => DOADO(8),
      O => kernel_0_q0(8)
    );
ram_reg_0_15_9_9_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_1_q0(9),
      I1 => Q(0),
      I2 => DOADO(9),
      O => kernel_0_q0(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_mul_mul_16s_13s_30_1_1_DSP48_0 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    k_w_0_reg_163 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buffer_1_reg_151_reg[15]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \buffer_1_reg_151_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_mul_mul_16s_13s_30_1_1_DSP48_0 : entity is "network_mul_mul_16s_13s_30_1_1_DSP48_0";
end design_1_network_0_0_network_mul_mul_16s_13s_30_1_1_DSP48_0;

architecture STRUCTURE of design_1_network_0_0_network_mul_mul_16s_13s_30_1_1_DSP48_0 is
  signal \buffer_1_reg_151[0]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_151[0]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_151[0]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_151[0]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_151[0]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_151[0]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_151[0]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_151[0]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_151[12]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_151[12]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_151[12]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_151[12]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_151[12]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_151[12]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_151[12]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_151[4]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_151[4]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_151[4]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_151[4]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_151[4]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_151[4]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_151[4]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_151[4]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_151[8]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_151[8]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_151[8]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_151[8]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_151[8]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_151[8]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_151[8]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_151[8]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_151_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_151_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_1_reg_151_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_1_reg_151_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_1_reg_151_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_1_reg_151_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_1_reg_151_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_1_reg_151_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_151_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_1_reg_151_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_1_reg_151_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_1_reg_151_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_151_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_1_reg_151_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_1_reg_151_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \g0_b0__0_n_5\ : STD_LOGIC;
  signal \g0_b10__0_n_5\ : STD_LOGIC;
  signal \g0_b11__0_n_5\ : STD_LOGIC;
  signal \g0_b12__0_n_5\ : STD_LOGIC;
  signal \g0_b1__0_n_5\ : STD_LOGIC;
  signal \g0_b2__0_n_5\ : STD_LOGIC;
  signal \g0_b3__0_n_5\ : STD_LOGIC;
  signal \g0_b4__0_n_5\ : STD_LOGIC;
  signal \g0_b5__0_n_5\ : STD_LOGIC;
  signal \g0_b6__0_n_5\ : STD_LOGIC;
  signal \g0_b7__0_n_5\ : STD_LOGIC;
  signal \g0_b8__0_n_5\ : STD_LOGIC;
  signal \g0_b9__0_n_5\ : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal tmp_7_reg_497 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_buffer_1_reg_151_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \g0_b3__0_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \g0_b3__0_i_2\ : label is "soft_lutpair61";
begin
\buffer_1_reg_151[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => tmp_7_reg_497(3),
      I1 => \buffer_1_reg_151_reg[15]\(1),
      I2 => \buffer_1_reg_151_reg[15]\(0),
      I3 => Q(0),
      O => \buffer_1_reg_151[0]_i_2_n_5\
    );
\buffer_1_reg_151[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => tmp_7_reg_497(2),
      I1 => \buffer_1_reg_151_reg[15]\(1),
      I2 => \buffer_1_reg_151_reg[15]\(0),
      I3 => Q(0),
      O => \buffer_1_reg_151[0]_i_3_n_5\
    );
\buffer_1_reg_151[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => tmp_7_reg_497(1),
      I1 => \buffer_1_reg_151_reg[15]\(1),
      I2 => \buffer_1_reg_151_reg[15]\(0),
      I3 => Q(0),
      O => \buffer_1_reg_151[0]_i_4_n_5\
    );
\buffer_1_reg_151[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => tmp_7_reg_497(0),
      I1 => \buffer_1_reg_151_reg[15]\(1),
      I2 => \buffer_1_reg_151_reg[15]\(0),
      I3 => Q(0),
      O => \buffer_1_reg_151[0]_i_5_n_5\
    );
\buffer_1_reg_151[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => tmp_7_reg_497(3),
      I1 => D(3),
      I2 => \buffer_1_reg_151_reg[15]\(1),
      I3 => \buffer_1_reg_151_reg[15]\(0),
      I4 => Q(0),
      I5 => \buffer_1_reg_151_reg[15]_0\(3),
      O => \buffer_1_reg_151[0]_i_6_n_5\
    );
\buffer_1_reg_151[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => tmp_7_reg_497(2),
      I1 => D(2),
      I2 => \buffer_1_reg_151_reg[15]\(1),
      I3 => \buffer_1_reg_151_reg[15]\(0),
      I4 => Q(0),
      I5 => \buffer_1_reg_151_reg[15]_0\(2),
      O => \buffer_1_reg_151[0]_i_7_n_5\
    );
\buffer_1_reg_151[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => tmp_7_reg_497(1),
      I1 => D(1),
      I2 => \buffer_1_reg_151_reg[15]\(1),
      I3 => \buffer_1_reg_151_reg[15]\(0),
      I4 => Q(0),
      I5 => \buffer_1_reg_151_reg[15]_0\(1),
      O => \buffer_1_reg_151[0]_i_8_n_5\
    );
\buffer_1_reg_151[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => tmp_7_reg_497(0),
      I1 => D(0),
      I2 => \buffer_1_reg_151_reg[15]\(1),
      I3 => \buffer_1_reg_151_reg[15]\(0),
      I4 => Q(0),
      I5 => \buffer_1_reg_151_reg[15]_0\(0),
      O => \buffer_1_reg_151[0]_i_9_n_5\
    );
\buffer_1_reg_151[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => tmp_7_reg_497(14),
      I1 => \buffer_1_reg_151_reg[15]\(1),
      I2 => \buffer_1_reg_151_reg[15]\(0),
      I3 => Q(0),
      O => \buffer_1_reg_151[12]_i_2_n_5\
    );
\buffer_1_reg_151[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => tmp_7_reg_497(13),
      I1 => \buffer_1_reg_151_reg[15]\(1),
      I2 => \buffer_1_reg_151_reg[15]\(0),
      I3 => Q(0),
      O => \buffer_1_reg_151[12]_i_3_n_5\
    );
\buffer_1_reg_151[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => tmp_7_reg_497(12),
      I1 => \buffer_1_reg_151_reg[15]\(1),
      I2 => \buffer_1_reg_151_reg[15]\(0),
      I3 => Q(0),
      O => \buffer_1_reg_151[12]_i_4_n_5\
    );
\buffer_1_reg_151[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888FBBBFBBB0888"
    )
        port map (
      I0 => \buffer_1_reg_151_reg[15]_0\(15),
      I1 => Q(0),
      I2 => \buffer_1_reg_151_reg[15]\(0),
      I3 => \buffer_1_reg_151_reg[15]\(1),
      I4 => D(15),
      I5 => tmp_7_reg_497(15),
      O => \buffer_1_reg_151[12]_i_5_n_5\
    );
\buffer_1_reg_151[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => tmp_7_reg_497(14),
      I1 => D(14),
      I2 => \buffer_1_reg_151_reg[15]\(1),
      I3 => \buffer_1_reg_151_reg[15]\(0),
      I4 => Q(0),
      I5 => \buffer_1_reg_151_reg[15]_0\(14),
      O => \buffer_1_reg_151[12]_i_6_n_5\
    );
\buffer_1_reg_151[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => tmp_7_reg_497(13),
      I1 => D(13),
      I2 => \buffer_1_reg_151_reg[15]\(1),
      I3 => \buffer_1_reg_151_reg[15]\(0),
      I4 => Q(0),
      I5 => \buffer_1_reg_151_reg[15]_0\(13),
      O => \buffer_1_reg_151[12]_i_7_n_5\
    );
\buffer_1_reg_151[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => tmp_7_reg_497(12),
      I1 => D(12),
      I2 => \buffer_1_reg_151_reg[15]\(1),
      I3 => \buffer_1_reg_151_reg[15]\(0),
      I4 => Q(0),
      I5 => \buffer_1_reg_151_reg[15]_0\(12),
      O => \buffer_1_reg_151[12]_i_8_n_5\
    );
\buffer_1_reg_151[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => tmp_7_reg_497(7),
      I1 => \buffer_1_reg_151_reg[15]\(1),
      I2 => \buffer_1_reg_151_reg[15]\(0),
      I3 => Q(0),
      O => \buffer_1_reg_151[4]_i_2_n_5\
    );
\buffer_1_reg_151[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => tmp_7_reg_497(6),
      I1 => \buffer_1_reg_151_reg[15]\(1),
      I2 => \buffer_1_reg_151_reg[15]\(0),
      I3 => Q(0),
      O => \buffer_1_reg_151[4]_i_3_n_5\
    );
\buffer_1_reg_151[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => tmp_7_reg_497(5),
      I1 => \buffer_1_reg_151_reg[15]\(1),
      I2 => \buffer_1_reg_151_reg[15]\(0),
      I3 => Q(0),
      O => \buffer_1_reg_151[4]_i_4_n_5\
    );
\buffer_1_reg_151[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => tmp_7_reg_497(4),
      I1 => \buffer_1_reg_151_reg[15]\(1),
      I2 => \buffer_1_reg_151_reg[15]\(0),
      I3 => Q(0),
      O => \buffer_1_reg_151[4]_i_5_n_5\
    );
\buffer_1_reg_151[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => tmp_7_reg_497(7),
      I1 => D(7),
      I2 => \buffer_1_reg_151_reg[15]\(1),
      I3 => \buffer_1_reg_151_reg[15]\(0),
      I4 => Q(0),
      I5 => \buffer_1_reg_151_reg[15]_0\(7),
      O => \buffer_1_reg_151[4]_i_6_n_5\
    );
\buffer_1_reg_151[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => tmp_7_reg_497(6),
      I1 => D(6),
      I2 => \buffer_1_reg_151_reg[15]\(1),
      I3 => \buffer_1_reg_151_reg[15]\(0),
      I4 => Q(0),
      I5 => \buffer_1_reg_151_reg[15]_0\(6),
      O => \buffer_1_reg_151[4]_i_7_n_5\
    );
\buffer_1_reg_151[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => tmp_7_reg_497(5),
      I1 => D(5),
      I2 => \buffer_1_reg_151_reg[15]\(1),
      I3 => \buffer_1_reg_151_reg[15]\(0),
      I4 => Q(0),
      I5 => \buffer_1_reg_151_reg[15]_0\(5),
      O => \buffer_1_reg_151[4]_i_8_n_5\
    );
\buffer_1_reg_151[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => tmp_7_reg_497(4),
      I1 => D(4),
      I2 => \buffer_1_reg_151_reg[15]\(1),
      I3 => \buffer_1_reg_151_reg[15]\(0),
      I4 => Q(0),
      I5 => \buffer_1_reg_151_reg[15]_0\(4),
      O => \buffer_1_reg_151[4]_i_9_n_5\
    );
\buffer_1_reg_151[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => tmp_7_reg_497(11),
      I1 => \buffer_1_reg_151_reg[15]\(1),
      I2 => \buffer_1_reg_151_reg[15]\(0),
      I3 => Q(0),
      O => \buffer_1_reg_151[8]_i_2_n_5\
    );
\buffer_1_reg_151[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => tmp_7_reg_497(10),
      I1 => \buffer_1_reg_151_reg[15]\(1),
      I2 => \buffer_1_reg_151_reg[15]\(0),
      I3 => Q(0),
      O => \buffer_1_reg_151[8]_i_3_n_5\
    );
\buffer_1_reg_151[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => tmp_7_reg_497(9),
      I1 => \buffer_1_reg_151_reg[15]\(1),
      I2 => \buffer_1_reg_151_reg[15]\(0),
      I3 => Q(0),
      O => \buffer_1_reg_151[8]_i_4_n_5\
    );
\buffer_1_reg_151[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => tmp_7_reg_497(8),
      I1 => \buffer_1_reg_151_reg[15]\(1),
      I2 => \buffer_1_reg_151_reg[15]\(0),
      I3 => Q(0),
      O => \buffer_1_reg_151[8]_i_5_n_5\
    );
\buffer_1_reg_151[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => tmp_7_reg_497(11),
      I1 => D(11),
      I2 => \buffer_1_reg_151_reg[15]\(1),
      I3 => \buffer_1_reg_151_reg[15]\(0),
      I4 => Q(0),
      I5 => \buffer_1_reg_151_reg[15]_0\(11),
      O => \buffer_1_reg_151[8]_i_6_n_5\
    );
\buffer_1_reg_151[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => tmp_7_reg_497(10),
      I1 => D(10),
      I2 => \buffer_1_reg_151_reg[15]\(1),
      I3 => \buffer_1_reg_151_reg[15]\(0),
      I4 => Q(0),
      I5 => \buffer_1_reg_151_reg[15]_0\(10),
      O => \buffer_1_reg_151[8]_i_7_n_5\
    );
\buffer_1_reg_151[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => tmp_7_reg_497(9),
      I1 => D(9),
      I2 => \buffer_1_reg_151_reg[15]\(1),
      I3 => \buffer_1_reg_151_reg[15]\(0),
      I4 => Q(0),
      I5 => \buffer_1_reg_151_reg[15]_0\(9),
      O => \buffer_1_reg_151[8]_i_8_n_5\
    );
\buffer_1_reg_151[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => tmp_7_reg_497(8),
      I1 => D(8),
      I2 => \buffer_1_reg_151_reg[15]\(1),
      I3 => \buffer_1_reg_151_reg[15]\(0),
      I4 => Q(0),
      I5 => \buffer_1_reg_151_reg[15]_0\(8),
      O => \buffer_1_reg_151[8]_i_9_n_5\
    );
\buffer_1_reg_151_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buffer_1_reg_151_reg[0]_i_1_n_5\,
      CO(2) => \buffer_1_reg_151_reg[0]_i_1_n_6\,
      CO(1) => \buffer_1_reg_151_reg[0]_i_1_n_7\,
      CO(0) => \buffer_1_reg_151_reg[0]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_1_reg_151[0]_i_2_n_5\,
      DI(2) => \buffer_1_reg_151[0]_i_3_n_5\,
      DI(1) => \buffer_1_reg_151[0]_i_4_n_5\,
      DI(0) => \buffer_1_reg_151[0]_i_5_n_5\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \buffer_1_reg_151[0]_i_6_n_5\,
      S(2) => \buffer_1_reg_151[0]_i_7_n_5\,
      S(1) => \buffer_1_reg_151[0]_i_8_n_5\,
      S(0) => \buffer_1_reg_151[0]_i_9_n_5\
    );
\buffer_1_reg_151_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_1_reg_151_reg[8]_i_1_n_5\,
      CO(3) => \NLW_buffer_1_reg_151_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \buffer_1_reg_151_reg[12]_i_1_n_6\,
      CO(1) => \buffer_1_reg_151_reg[12]_i_1_n_7\,
      CO(0) => \buffer_1_reg_151_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \buffer_1_reg_151[12]_i_2_n_5\,
      DI(1) => \buffer_1_reg_151[12]_i_3_n_5\,
      DI(0) => \buffer_1_reg_151[12]_i_4_n_5\,
      O(3 downto 0) => p_2(3 downto 0),
      S(3) => \buffer_1_reg_151[12]_i_5_n_5\,
      S(2) => \buffer_1_reg_151[12]_i_6_n_5\,
      S(1) => \buffer_1_reg_151[12]_i_7_n_5\,
      S(0) => \buffer_1_reg_151[12]_i_8_n_5\
    );
\buffer_1_reg_151_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_1_reg_151_reg[0]_i_1_n_5\,
      CO(3) => \buffer_1_reg_151_reg[4]_i_1_n_5\,
      CO(2) => \buffer_1_reg_151_reg[4]_i_1_n_6\,
      CO(1) => \buffer_1_reg_151_reg[4]_i_1_n_7\,
      CO(0) => \buffer_1_reg_151_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_1_reg_151[4]_i_2_n_5\,
      DI(2) => \buffer_1_reg_151[4]_i_3_n_5\,
      DI(1) => \buffer_1_reg_151[4]_i_4_n_5\,
      DI(0) => \buffer_1_reg_151[4]_i_5_n_5\,
      O(3 downto 0) => p_0(3 downto 0),
      S(3) => \buffer_1_reg_151[4]_i_6_n_5\,
      S(2) => \buffer_1_reg_151[4]_i_7_n_5\,
      S(1) => \buffer_1_reg_151[4]_i_8_n_5\,
      S(0) => \buffer_1_reg_151[4]_i_9_n_5\
    );
\buffer_1_reg_151_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_1_reg_151_reg[4]_i_1_n_5\,
      CO(3) => \buffer_1_reg_151_reg[8]_i_1_n_5\,
      CO(2) => \buffer_1_reg_151_reg[8]_i_1_n_6\,
      CO(1) => \buffer_1_reg_151_reg[8]_i_1_n_7\,
      CO(0) => \buffer_1_reg_151_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_1_reg_151[8]_i_2_n_5\,
      DI(2) => \buffer_1_reg_151[8]_i_3_n_5\,
      DI(1) => \buffer_1_reg_151[8]_i_4_n_5\,
      DI(0) => \buffer_1_reg_151[8]_i_5_n_5\,
      O(3 downto 0) => p_1(3 downto 0),
      S(3) => \buffer_1_reg_151[8]_i_6_n_5\,
      S(2) => \buffer_1_reg_151[8]_i_7_n_5\,
      S(1) => \buffer_1_reg_151[8]_i_8_n_5\,
      S(0) => \buffer_1_reg_151[8]_i_9_n_5\
    );
\g0_b0__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000909F0"
    )
        port map (
      I0 => k_w_0_reg_163(0),
      I1 => p_3(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => \g0_b0__0_n_5\
    );
\g0_b10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => sel(1),
      I1 => sel(2),
      I2 => sel(3),
      O => \g0_b10__0_n_5\
    );
\g0_b11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006990"
    )
        port map (
      I0 => k_w_0_reg_163(0),
      I1 => p_3(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => \g0_b11__0_n_5\
    );
\g0_b12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000090"
    )
        port map (
      I0 => k_w_0_reg_163(0),
      I1 => p_3(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => \g0_b12__0_n_5\
    );
\g0_b1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0009F6F0"
    )
        port map (
      I0 => k_w_0_reg_163(0),
      I1 => p_3(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => \g0_b1__0_n_5\
    );
\g0_b2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F990"
    )
        port map (
      I0 => k_w_0_reg_163(0),
      I1 => p_3(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => \g0_b2__0_n_5\
    );
\g0_b3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sel(1),
      I1 => sel(2),
      I2 => sel(3),
      O => \g0_b3__0_n_5\
    );
\g0_b3__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_3(0),
      I1 => k_w_0_reg_163(0),
      I2 => p_3(1),
      I3 => k_w_0_reg_163(1),
      O => sel(1)
    );
\g0_b3__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"565A6AAA"
    )
        port map (
      I0 => p_3(2),
      I1 => k_w_0_reg_163(0),
      I2 => k_w_0_reg_163(1),
      I3 => p_3(0),
      I4 => p_3(1),
      O => sel(2)
    );
\g0_b3__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566A66AAAAAAAAAA"
    )
        port map (
      I0 => p_3(3),
      I1 => p_3(1),
      I2 => p_3(0),
      I3 => k_w_0_reg_163(1),
      I4 => k_w_0_reg_163(0),
      I5 => p_3(2),
      O => sel(3)
    );
\g0_b4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F06F"
    )
        port map (
      I0 => k_w_0_reg_163(0),
      I1 => p_3(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => \g0_b4__0_n_5\
    );
\g0_b5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00090FFF"
    )
        port map (
      I0 => k_w_0_reg_163(0),
      I1 => p_3(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => \g0_b5__0_n_5\
    );
\g0_b6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009FFF"
    )
        port map (
      I0 => k_w_0_reg_163(0),
      I1 => p_3(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => \g0_b6__0_n_5\
    );
\g0_b7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"009F"
    )
        port map (
      I0 => k_w_0_reg_163(0),
      I1 => p_3(0),
      I2 => sel(2),
      I3 => sel(3),
      O => \g0_b7__0_n_5\
    );
\g0_b8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000990FF"
    )
        port map (
      I0 => k_w_0_reg_163(0),
      I1 => p_3(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => \g0_b8__0_n_5\
    );
\g0_b9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00090996"
    )
        port map (
      I0 => k_w_0_reg_163(0),
      I1 => p_3(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => \g0_b9__0_n_5\
    );
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q0(15),
      A(28) => q0(15),
      A(27) => q0(15),
      A(26) => q0(15),
      A(25) => q0(15),
      A(24) => q0(15),
      A(23) => q0(15),
      A(22) => q0(15),
      A(21) => q0(15),
      A(20) => q0(15),
      A(19) => q0(15),
      A(18) => q0(15),
      A(17) => q0(15),
      A(16) => q0(15),
      A(15 downto 0) => q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \g0_b12__0_n_5\,
      B(16) => \g0_b12__0_n_5\,
      B(15) => \g0_b12__0_n_5\,
      B(14) => \g0_b12__0_n_5\,
      B(13) => \g0_b12__0_n_5\,
      B(12) => \g0_b12__0_n_5\,
      B(11) => \g0_b11__0_n_5\,
      B(10) => \g0_b10__0_n_5\,
      B(9) => \g0_b9__0_n_5\,
      B(8) => \g0_b8__0_n_5\,
      B(7) => \g0_b7__0_n_5\,
      B(6) => \g0_b6__0_n_5\,
      B(5) => \g0_b5__0_n_5\,
      B(4) => \g0_b4__0_n_5\,
      B(3) => \g0_b3__0_n_5\,
      B(2) => \g0_b2__0_n_5\,
      B(1) => \g0_b1__0_n_5\,
      B(0) => \g0_b0__0_n_5\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(2),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(1),
      CEB2 => Q(2),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => Q(3),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_P_UNCONNECTED(47 downto 29),
      P(28 downto 13) => tmp_7_reg_497(15 downto 0),
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_DSP48_1 is
  port (
    trunc_ln42_fu_299_p1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_7 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_DSP48_1 : entity is "network_mul_mul_16s_14s_30_1_1_DSP48_1";
end design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_DSP48_1;

architecture STRUCTURE of design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_DSP48_1 is
  signal \p_i_10__0_n_5\ : STD_LOGIC;
  signal \p_i_11__0_n_5\ : STD_LOGIC;
  signal \p_i_12__0_n_5\ : STD_LOGIC;
  signal \p_i_13__0_n_5\ : STD_LOGIC;
  signal \p_i_14__0_n_5\ : STD_LOGIC;
  signal \p_i_1__5_n_5\ : STD_LOGIC;
  signal \p_i_2__0_n_5\ : STD_LOGIC;
  signal \p_i_3__0_n_5\ : STD_LOGIC;
  signal \p_i_4__0_n_5\ : STD_LOGIC;
  signal \p_i_5__0_n_5\ : STD_LOGIC;
  signal \p_i_6__0_n_5\ : STD_LOGIC;
  signal \p_i_7__0_n_5\ : STD_LOGIC;
  signal \p_i_8__0_n_5\ : STD_LOGIC;
  signal \p_i_9__0_n_5\ : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal \ram_reg_0_i_112__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_113_n_5 : STD_LOGIC;
  signal ram_reg_0_i_114_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_115__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_116__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_54_n_5 : STD_LOGIC;
  signal ram_reg_0_i_54_n_6 : STD_LOGIC;
  signal ram_reg_0_i_54_n_7 : STD_LOGIC;
  signal ram_reg_0_i_54_n_8 : STD_LOGIC;
  signal ram_reg_2_i_10_n_5 : STD_LOGIC;
  signal ram_reg_2_i_11_n_5 : STD_LOGIC;
  signal ram_reg_2_i_12_n_5 : STD_LOGIC;
  signal ram_reg_2_i_4_n_5 : STD_LOGIC;
  signal ram_reg_2_i_4_n_6 : STD_LOGIC;
  signal ram_reg_2_i_4_n_7 : STD_LOGIC;
  signal ram_reg_2_i_4_n_8 : STD_LOGIC;
  signal ram_reg_2_i_9_n_5 : STD_LOGIC;
  signal ram_reg_4_i_10_n_5 : STD_LOGIC;
  signal ram_reg_4_i_11_n_5 : STD_LOGIC;
  signal ram_reg_4_i_3_n_5 : STD_LOGIC;
  signal ram_reg_4_i_3_n_6 : STD_LOGIC;
  signal ram_reg_4_i_3_n_7 : STD_LOGIC;
  signal ram_reg_4_i_3_n_8 : STD_LOGIC;
  signal ram_reg_4_i_8_n_5 : STD_LOGIC;
  signal ram_reg_4_i_9_n_5 : STD_LOGIC;
  signal ram_reg_6_i_10_n_5 : STD_LOGIC;
  signal ram_reg_6_i_11_n_5 : STD_LOGIC;
  signal ram_reg_6_i_12_n_5 : STD_LOGIC;
  signal ram_reg_6_i_3_n_5 : STD_LOGIC;
  signal ram_reg_6_i_3_n_6 : STD_LOGIC;
  signal ram_reg_6_i_3_n_7 : STD_LOGIC;
  signal ram_reg_6_i_3_n_8 : STD_LOGIC;
  signal ram_reg_6_i_9_n_5 : STD_LOGIC;
  signal tmp_reg_412 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 30 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_ram_reg_0_i_55_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_i_55_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q0(15),
      A(28) => q0(15),
      A(27) => q0(15),
      A(26) => q0(15),
      A(25) => q0(15),
      A(24) => q0(15),
      A(23) => q0(15),
      A(22) => q0(15),
      A(21) => q0(15),
      A(20) => q0(15),
      A(19) => q0(15),
      A(18) => q0(15),
      A(17) => q0(15),
      A(16) => q0(15),
      A(15 downto 0) => q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \p_i_1__5_n_5\,
      B(16) => \p_i_1__5_n_5\,
      B(15) => \p_i_1__5_n_5\,
      B(14) => \p_i_1__5_n_5\,
      B(13) => \p_i_1__5_n_5\,
      B(12) => \p_i_2__0_n_5\,
      B(11) => \p_i_3__0_n_5\,
      B(10) => \p_i_4__0_n_5\,
      B(9) => \p_i_5__0_n_5\,
      B(8) => \p_i_6__0_n_5\,
      B(7) => \p_i_7__0_n_5\,
      B(6) => \p_i_8__0_n_5\,
      B(5) => \p_i_9__0_n_5\,
      B(4) => \p_i_10__0_n_5\,
      B(3) => \p_i_11__0_n_5\,
      B(2) => \p_i_12__0_n_5\,
      B(1) => \p_i_13__0_n_5\,
      B(0) => \p_i_14__0_n_5\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(2),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => Q(1),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => Q(3),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 30) => NLW_p_P_UNCONNECTED(47 downto 30),
      P(29 downto 13) => tmp_reg_412(16 downto 0),
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
\p_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A047"
    )
        port map (
      I0 => p_0(3),
      I1 => p_0(1),
      I2 => p_0(2),
      I3 => p_0(0),
      O => \p_i_10__0_n_5\
    );
\p_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"87F1"
    )
        port map (
      I0 => p_0(3),
      I1 => p_0(2),
      I2 => p_0(0),
      I3 => p_0(1),
      O => \p_i_11__0_n_5\
    );
\p_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7B0"
    )
        port map (
      I0 => p_0(3),
      I1 => p_0(2),
      I2 => p_0(1),
      I3 => p_0(0),
      O => \p_i_12__0_n_5\
    );
\p_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"084F"
    )
        port map (
      I0 => p_0(1),
      I1 => p_0(3),
      I2 => p_0(2),
      I3 => p_0(0),
      O => \p_i_13__0_n_5\
    );
\p_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFE2"
    )
        port map (
      I0 => p_0(3),
      I1 => p_0(0),
      I2 => p_0(2),
      I3 => p_0(1),
      O => \p_i_14__0_n_5\
    );
\p_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7118"
    )
        port map (
      I0 => p_0(3),
      I1 => p_0(2),
      I2 => p_0(1),
      I3 => p_0(0),
      O => \p_i_1__5_n_5\
    );
\p_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"713C"
    )
        port map (
      I0 => p_0(3),
      I1 => p_0(2),
      I2 => p_0(1),
      I3 => p_0(0),
      O => \p_i_2__0_n_5\
    );
\p_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"16C2"
    )
        port map (
      I0 => p_0(3),
      I1 => p_0(2),
      I2 => p_0(1),
      I3 => p_0(0),
      O => \p_i_3__0_n_5\
    );
\p_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1265"
    )
        port map (
      I0 => p_0(3),
      I1 => p_0(1),
      I2 => p_0(2),
      I3 => p_0(0),
      O => \p_i_4__0_n_5\
    );
\p_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"871C"
    )
        port map (
      I0 => p_0(3),
      I1 => p_0(2),
      I2 => p_0(0),
      I3 => p_0(1),
      O => \p_i_5__0_n_5\
    );
\p_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0897"
    )
        port map (
      I0 => p_0(3),
      I1 => p_0(1),
      I2 => p_0(0),
      I3 => p_0(2),
      O => \p_i_6__0_n_5\
    );
\p_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"30FB"
    )
        port map (
      I0 => p_0(3),
      I1 => p_0(2),
      I2 => p_0(1),
      I3 => p_0(0),
      O => \p_i_7__0_n_5\
    );
\p_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"940D"
    )
        port map (
      I0 => p_0(3),
      I1 => p_0(2),
      I2 => p_0(1),
      I3 => p_0(0),
      O => \p_i_8__0_n_5\
    );
\p_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E629"
    )
        port map (
      I0 => p_0(3),
      I1 => p_0(2),
      I2 => p_0(0),
      I3 => p_0(1),
      O => \p_i_9__0_n_5\
    );
\ram_reg_0_i_112__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_412(3),
      I1 => ram_reg_7(3),
      O => \ram_reg_0_i_112__0_n_5\
    );
ram_reg_0_i_113: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_412(2),
      I1 => ram_reg_7(2),
      O => ram_reg_0_i_113_n_5
    );
ram_reg_0_i_114: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_412(1),
      I1 => ram_reg_7(1),
      O => ram_reg_0_i_114_n_5
    );
\ram_reg_0_i_115__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_412(0),
      I1 => ram_reg_7(0),
      O => \ram_reg_0_i_115__0_n_5\
    );
\ram_reg_0_i_116__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_412(15),
      I1 => tmp_reg_412(16),
      O => \ram_reg_0_i_116__0_n_5\
    );
ram_reg_0_i_54: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_54_n_5,
      CO(2) => ram_reg_0_i_54_n_6,
      CO(1) => ram_reg_0_i_54_n_7,
      CO(0) => ram_reg_0_i_54_n_8,
      CYINIT => '0',
      DI(3 downto 0) => tmp_reg_412(3 downto 0),
      O(3 downto 0) => trunc_ln42_fu_299_p1(3 downto 0),
      S(3) => \ram_reg_0_i_112__0_n_5\,
      S(2) => ram_reg_0_i_113_n_5,
      S(1) => ram_reg_0_i_114_n_5,
      S(0) => \ram_reg_0_i_115__0_n_5\
    );
ram_reg_0_i_55: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_6_i_3_n_5,
      CO(3 downto 1) => NLW_ram_reg_0_i_55_CO_UNCONNECTED(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp_reg_412(15),
      O(3 downto 0) => NLW_ram_reg_0_i_55_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ram_reg_0_i_116__0_n_5\
    );
ram_reg_2_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_412(6),
      I1 => ram_reg_7(6),
      O => ram_reg_2_i_10_n_5
    );
ram_reg_2_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_412(5),
      I1 => ram_reg_7(5),
      O => ram_reg_2_i_11_n_5
    );
ram_reg_2_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_412(4),
      I1 => ram_reg_7(4),
      O => ram_reg_2_i_12_n_5
    );
ram_reg_2_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_54_n_5,
      CO(3) => ram_reg_2_i_4_n_5,
      CO(2) => ram_reg_2_i_4_n_6,
      CO(1) => ram_reg_2_i_4_n_7,
      CO(0) => ram_reg_2_i_4_n_8,
      CYINIT => '0',
      DI(3 downto 0) => tmp_reg_412(7 downto 4),
      O(3 downto 0) => trunc_ln42_fu_299_p1(7 downto 4),
      S(3) => ram_reg_2_i_9_n_5,
      S(2) => ram_reg_2_i_10_n_5,
      S(1) => ram_reg_2_i_11_n_5,
      S(0) => ram_reg_2_i_12_n_5
    );
ram_reg_2_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_412(7),
      I1 => ram_reg_7(7),
      O => ram_reg_2_i_9_n_5
    );
ram_reg_4_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_412(9),
      I1 => ram_reg_7(9),
      O => ram_reg_4_i_10_n_5
    );
ram_reg_4_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_412(8),
      I1 => ram_reg_7(8),
      O => ram_reg_4_i_11_n_5
    );
ram_reg_4_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_2_i_4_n_5,
      CO(3) => ram_reg_4_i_3_n_5,
      CO(2) => ram_reg_4_i_3_n_6,
      CO(1) => ram_reg_4_i_3_n_7,
      CO(0) => ram_reg_4_i_3_n_8,
      CYINIT => '0',
      DI(3 downto 0) => tmp_reg_412(11 downto 8),
      O(3 downto 0) => trunc_ln42_fu_299_p1(11 downto 8),
      S(3) => ram_reg_4_i_8_n_5,
      S(2) => ram_reg_4_i_9_n_5,
      S(1) => ram_reg_4_i_10_n_5,
      S(0) => ram_reg_4_i_11_n_5
    );
ram_reg_4_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_412(11),
      I1 => ram_reg_7(11),
      O => ram_reg_4_i_8_n_5
    );
ram_reg_4_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_412(10),
      I1 => ram_reg_7(10),
      O => ram_reg_4_i_9_n_5
    );
ram_reg_6_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_7(13),
      I1 => tmp_reg_412(14),
      O => ram_reg_6_i_10_n_5
    );
ram_reg_6_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_7(13),
      I1 => tmp_reg_412(13),
      O => ram_reg_6_i_11_n_5
    );
ram_reg_6_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_412(12),
      I1 => ram_reg_7(12),
      O => ram_reg_6_i_12_n_5
    );
ram_reg_6_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_4_i_3_n_5,
      CO(3) => ram_reg_6_i_3_n_5,
      CO(2) => ram_reg_6_i_3_n_6,
      CO(1) => ram_reg_6_i_3_n_7,
      CO(0) => ram_reg_6_i_3_n_8,
      CYINIT => '0',
      DI(3) => tmp_reg_412(14),
      DI(2) => DI(0),
      DI(1) => ram_reg_7(13),
      DI(0) => tmp_reg_412(12),
      O(3 downto 0) => trunc_ln42_fu_299_p1(15 downto 12),
      S(3) => ram_reg_6_i_9_n_5,
      S(2) => ram_reg_6_i_10_n_5,
      S(1) => ram_reg_6_i_11_n_5,
      S(0) => ram_reg_6_i_12_n_5
    );
ram_reg_6_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_412(14),
      I1 => tmp_reg_412(15),
      O => ram_reg_6_i_9_n_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_mul_mul_16s_15s_31_1_1_DSP48_3 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    buffer_0_reg_126_reg : in STD_LOGIC_VECTOR ( 16 downto 0 );
    p_5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buffer_0_reg_126_reg[19]\ : in STD_LOGIC;
    \buffer_0_reg_126_reg[19]_0\ : in STD_LOGIC;
    \buffer_0_reg_126_reg[19]_1\ : in STD_LOGIC;
    \buffer_0_reg_126_reg[19]_2\ : in STD_LOGIC;
    \buffer_0_reg_126_reg[23]\ : in STD_LOGIC;
    \buffer_0_reg_126_reg[23]_0\ : in STD_LOGIC;
    \buffer_0_reg_126_reg[23]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_mul_mul_16s_15s_31_1_1_DSP48_3 : entity is "network_mul_mul_16s_15s_31_1_1_DSP48_3";
end design_1_network_0_0_network_mul_mul_16s_15s_31_1_1_DSP48_3;

architecture STRUCTURE of design_1_network_0_0_network_mul_mul_16s_15s_31_1_1_DSP48_3 is
  signal \buffer_0_reg_126[0]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_126[0]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_126[0]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_126[0]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_126[12]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_126[12]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_126[12]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_126[12]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_126[16]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_126[16]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_126[16]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_126[16]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_126[20]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_126[20]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_126[20]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_126[20]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_126[4]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_126[4]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_126[4]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_126[4]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_126[8]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_126[8]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_126[8]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_126[8]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_126_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_126_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_126_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_126_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_126_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_126_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_126_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_126_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_126_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_126_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_126_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_126_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_126_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_126_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_126_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_126_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_126_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_126_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_126_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_126_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_126_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_126_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_126_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal tmp_1_reg_424 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buffer_0_reg_126_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\buffer_0_reg_126[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_424(3),
      I1 => buffer_0_reg_126_reg(3),
      O => \buffer_0_reg_126[0]_i_2_n_5\
    );
\buffer_0_reg_126[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_424(2),
      I1 => buffer_0_reg_126_reg(2),
      O => \buffer_0_reg_126[0]_i_3_n_5\
    );
\buffer_0_reg_126[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_424(1),
      I1 => buffer_0_reg_126_reg(1),
      O => \buffer_0_reg_126[0]_i_4_n_5\
    );
\buffer_0_reg_126[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_424(0),
      I1 => buffer_0_reg_126_reg(0),
      O => \buffer_0_reg_126[0]_i_5_n_5\
    );
\buffer_0_reg_126[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_424(15),
      I1 => buffer_0_reg_126_reg(15),
      O => \buffer_0_reg_126[12]_i_2_n_5\
    );
\buffer_0_reg_126[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_424(14),
      I1 => buffer_0_reg_126_reg(14),
      O => \buffer_0_reg_126[12]_i_3_n_5\
    );
\buffer_0_reg_126[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_424(13),
      I1 => buffer_0_reg_126_reg(13),
      O => \buffer_0_reg_126[12]_i_4_n_5\
    );
\buffer_0_reg_126[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_424(12),
      I1 => buffer_0_reg_126_reg(12),
      O => \buffer_0_reg_126[12]_i_5_n_5\
    );
\buffer_0_reg_126[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_424(17),
      I1 => \buffer_0_reg_126_reg[19]_2\,
      O => \buffer_0_reg_126[16]_i_2_n_5\
    );
\buffer_0_reg_126[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_424(17),
      I1 => \buffer_0_reg_126_reg[19]_1\,
      O => \buffer_0_reg_126[16]_i_3_n_5\
    );
\buffer_0_reg_126[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_424(17),
      I1 => \buffer_0_reg_126_reg[19]_0\,
      O => \buffer_0_reg_126[16]_i_4_n_5\
    );
\buffer_0_reg_126[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_424(16),
      I1 => \buffer_0_reg_126_reg[19]\,
      O => \buffer_0_reg_126[16]_i_5_n_5\
    );
\buffer_0_reg_126[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_424(17),
      I1 => buffer_0_reg_126_reg(16),
      O => \buffer_0_reg_126[20]_i_2_n_5\
    );
\buffer_0_reg_126[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_424(17),
      I1 => \buffer_0_reg_126_reg[23]_1\,
      O => \buffer_0_reg_126[20]_i_3_n_5\
    );
\buffer_0_reg_126[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_424(17),
      I1 => \buffer_0_reg_126_reg[23]_0\,
      O => \buffer_0_reg_126[20]_i_4_n_5\
    );
\buffer_0_reg_126[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_424(17),
      I1 => \buffer_0_reg_126_reg[23]\,
      O => \buffer_0_reg_126[20]_i_5_n_5\
    );
\buffer_0_reg_126[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_424(7),
      I1 => buffer_0_reg_126_reg(7),
      O => \buffer_0_reg_126[4]_i_2_n_5\
    );
\buffer_0_reg_126[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_424(6),
      I1 => buffer_0_reg_126_reg(6),
      O => \buffer_0_reg_126[4]_i_3_n_5\
    );
\buffer_0_reg_126[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_424(5),
      I1 => buffer_0_reg_126_reg(5),
      O => \buffer_0_reg_126[4]_i_4_n_5\
    );
\buffer_0_reg_126[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_424(4),
      I1 => buffer_0_reg_126_reg(4),
      O => \buffer_0_reg_126[4]_i_5_n_5\
    );
\buffer_0_reg_126[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_424(11),
      I1 => buffer_0_reg_126_reg(11),
      O => \buffer_0_reg_126[8]_i_2_n_5\
    );
\buffer_0_reg_126[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_424(10),
      I1 => buffer_0_reg_126_reg(10),
      O => \buffer_0_reg_126[8]_i_3_n_5\
    );
\buffer_0_reg_126[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_424(9),
      I1 => buffer_0_reg_126_reg(9),
      O => \buffer_0_reg_126[8]_i_4_n_5\
    );
\buffer_0_reg_126[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_424(8),
      I1 => buffer_0_reg_126_reg(8),
      O => \buffer_0_reg_126[8]_i_5_n_5\
    );
\buffer_0_reg_126_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buffer_0_reg_126_reg[0]_i_1_n_5\,
      CO(2) => \buffer_0_reg_126_reg[0]_i_1_n_6\,
      CO(1) => \buffer_0_reg_126_reg[0]_i_1_n_7\,
      CO(0) => \buffer_0_reg_126_reg[0]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_1_reg_424(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3) => \buffer_0_reg_126[0]_i_2_n_5\,
      S(2) => \buffer_0_reg_126[0]_i_3_n_5\,
      S(1) => \buffer_0_reg_126[0]_i_4_n_5\,
      S(0) => \buffer_0_reg_126[0]_i_5_n_5\
    );
\buffer_0_reg_126_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_126_reg[8]_i_1_n_5\,
      CO(3) => \buffer_0_reg_126_reg[12]_i_1_n_5\,
      CO(2) => \buffer_0_reg_126_reg[12]_i_1_n_6\,
      CO(1) => \buffer_0_reg_126_reg[12]_i_1_n_7\,
      CO(0) => \buffer_0_reg_126_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_1_reg_424(15 downto 12),
      O(3 downto 0) => p_2(3 downto 0),
      S(3) => \buffer_0_reg_126[12]_i_2_n_5\,
      S(2) => \buffer_0_reg_126[12]_i_3_n_5\,
      S(1) => \buffer_0_reg_126[12]_i_4_n_5\,
      S(0) => \buffer_0_reg_126[12]_i_5_n_5\
    );
\buffer_0_reg_126_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_126_reg[12]_i_1_n_5\,
      CO(3) => \buffer_0_reg_126_reg[16]_i_1_n_5\,
      CO(2) => \buffer_0_reg_126_reg[16]_i_1_n_6\,
      CO(1) => \buffer_0_reg_126_reg[16]_i_1_n_7\,
      CO(0) => \buffer_0_reg_126_reg[16]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => tmp_1_reg_424(17),
      DI(2) => tmp_1_reg_424(17),
      DI(1 downto 0) => tmp_1_reg_424(17 downto 16),
      O(3 downto 0) => p_3(3 downto 0),
      S(3) => \buffer_0_reg_126[16]_i_2_n_5\,
      S(2) => \buffer_0_reg_126[16]_i_3_n_5\,
      S(1) => \buffer_0_reg_126[16]_i_4_n_5\,
      S(0) => \buffer_0_reg_126[16]_i_5_n_5\
    );
\buffer_0_reg_126_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_126_reg[16]_i_1_n_5\,
      CO(3) => \NLW_buffer_0_reg_126_reg[20]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \buffer_0_reg_126_reg[20]_i_1_n_6\,
      CO(1) => \buffer_0_reg_126_reg[20]_i_1_n_7\,
      CO(0) => \buffer_0_reg_126_reg[20]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => tmp_1_reg_424(17),
      DI(1) => tmp_1_reg_424(17),
      DI(0) => tmp_1_reg_424(17),
      O(3 downto 0) => p_4(3 downto 0),
      S(3) => \buffer_0_reg_126[20]_i_2_n_5\,
      S(2) => \buffer_0_reg_126[20]_i_3_n_5\,
      S(1) => \buffer_0_reg_126[20]_i_4_n_5\,
      S(0) => \buffer_0_reg_126[20]_i_5_n_5\
    );
\buffer_0_reg_126_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_126_reg[0]_i_1_n_5\,
      CO(3) => \buffer_0_reg_126_reg[4]_i_1_n_5\,
      CO(2) => \buffer_0_reg_126_reg[4]_i_1_n_6\,
      CO(1) => \buffer_0_reg_126_reg[4]_i_1_n_7\,
      CO(0) => \buffer_0_reg_126_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_1_reg_424(7 downto 4),
      O(3 downto 0) => p_0(3 downto 0),
      S(3) => \buffer_0_reg_126[4]_i_2_n_5\,
      S(2) => \buffer_0_reg_126[4]_i_3_n_5\,
      S(1) => \buffer_0_reg_126[4]_i_4_n_5\,
      S(0) => \buffer_0_reg_126[4]_i_5_n_5\
    );
\buffer_0_reg_126_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_126_reg[4]_i_1_n_5\,
      CO(3) => \buffer_0_reg_126_reg[8]_i_1_n_5\,
      CO(2) => \buffer_0_reg_126_reg[8]_i_1_n_6\,
      CO(1) => \buffer_0_reg_126_reg[8]_i_1_n_7\,
      CO(0) => \buffer_0_reg_126_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_1_reg_424(11 downto 8),
      O(3 downto 0) => p_1(3 downto 0),
      S(3) => \buffer_0_reg_126[8]_i_2_n_5\,
      S(2) => \buffer_0_reg_126[8]_i_3_n_5\,
      S(1) => \buffer_0_reg_126[8]_i_4_n_5\,
      S(0) => \buffer_0_reg_126[8]_i_5_n_5\
    );
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q0(15),
      A(28) => q0(15),
      A(27) => q0(15),
      A(26) => q0(15),
      A(25) => q0(15),
      A(24) => q0(15),
      A(23) => q0(15),
      A(22) => q0(15),
      A(21) => q0(15),
      A(20) => q0(15),
      A(19) => q0(15),
      A(18) => q0(15),
      A(17) => q0(15),
      A(16) => q0(15),
      A(15 downto 0) => q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_0_out(14),
      B(16) => p_0_out(14),
      B(15) => p_0_out(14),
      B(14 downto 0) => p_0_out(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(1),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => Q(1),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => Q(2),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_P_UNCONNECTED(47 downto 31),
      P(30 downto 13) => tmp_1_reg_424(17 downto 0),
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
p_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DE3B"
    )
        port map (
      I0 => p_5(3),
      I1 => p_5(2),
      I2 => p_5(1),
      I3 => p_5(0),
      O => p_0_out(5)
    );
p_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E972"
    )
        port map (
      I0 => p_5(3),
      I1 => p_5(2),
      I2 => p_5(1),
      I3 => p_5(0),
      O => p_0_out(4)
    );
p_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FC7"
    )
        port map (
      I0 => p_5(3),
      I1 => p_5(2),
      I2 => p_5(1),
      I3 => p_5(0),
      O => p_0_out(3)
    );
p_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A95"
    )
        port map (
      I0 => p_5(3),
      I1 => p_5(2),
      I2 => p_5(1),
      I3 => p_5(0),
      O => p_0_out(2)
    );
p_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"600F"
    )
        port map (
      I0 => p_5(2),
      I1 => p_5(0),
      I2 => p_5(3),
      I3 => p_5(1),
      O => p_0_out(1)
    );
p_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DB2"
    )
        port map (
      I0 => p_5(3),
      I1 => p_5(2),
      I2 => p_5(1),
      I3 => p_5(0),
      O => p_0_out(0)
    );
\p_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"73FD"
    )
        port map (
      I0 => p_5(3),
      I1 => p_5(0),
      I2 => p_5(1),
      I3 => p_5(2),
      O => p_0_out(14)
    );
p_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"537E"
    )
        port map (
      I0 => p_5(3),
      I1 => p_5(2),
      I2 => p_5(1),
      I3 => p_5(0),
      O => p_0_out(13)
    );
p_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8CD"
    )
        port map (
      I0 => p_5(3),
      I1 => p_5(0),
      I2 => p_5(2),
      I3 => p_5(1),
      O => p_0_out(12)
    );
p_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E8"
    )
        port map (
      I0 => p_5(3),
      I1 => p_5(2),
      I2 => p_5(1),
      I3 => p_5(0),
      O => p_0_out(11)
    );
p_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3AD5"
    )
        port map (
      I0 => p_5(3),
      I1 => p_5(0),
      I2 => p_5(1),
      I3 => p_5(2),
      O => p_0_out(10)
    );
p_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"29B5"
    )
        port map (
      I0 => p_5(3),
      I1 => p_5(2),
      I2 => p_5(0),
      I3 => p_5(1),
      O => p_0_out(9)
    );
p_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0607"
    )
        port map (
      I0 => p_5(3),
      I1 => p_5(2),
      I2 => p_5(0),
      I3 => p_5(1),
      O => p_0_out(8)
    );
p_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4406"
    )
        port map (
      I0 => p_5(3),
      I1 => p_5(2),
      I2 => p_5(0),
      I3 => p_5(1),
      O => p_0_out(7)
    );
p_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1740"
    )
        port map (
      I0 => p_5(3),
      I1 => p_5(1),
      I2 => p_5(2),
      I3 => p_5(0),
      O => p_0_out(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_mul_mul_16s_15s_31_1_1_DSP48_3_10 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_4 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    out_w_0_reg_173 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buffer_0_reg_184_reg : in STD_LOGIC_VECTOR ( 16 downto 0 );
    buffer_0_reg_184_reg_15_sp_1 : in STD_LOGIC;
    \buffer_0_reg_184_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \buffer_0_reg_184_reg[19]\ : in STD_LOGIC;
    \buffer_0_reg_184_reg[19]_0\ : in STD_LOGIC;
    \buffer_0_reg_184_reg[19]_1\ : in STD_LOGIC;
    \buffer_0_reg_184_reg[19]_2\ : in STD_LOGIC;
    \buffer_0_reg_184_reg[22]\ : in STD_LOGIC;
    \buffer_0_reg_184_reg[22]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_mul_mul_16s_15s_31_1_1_DSP48_3_10 : entity is "network_mul_mul_16s_15s_31_1_1_DSP48_3";
end design_1_network_0_0_network_mul_mul_16s_15s_31_1_1_DSP48_3_10;

architecture STRUCTURE of design_1_network_0_0_network_mul_mul_16s_15s_31_1_1_DSP48_3_10 is
  signal \buffer_0_reg_184[0]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[0]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[0]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[0]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[0]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[0]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[0]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[0]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[12]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[12]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[12]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[12]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[12]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[12]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[12]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[12]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[16]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[16]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[16]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[16]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[16]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[16]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[20]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[20]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[20]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[4]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[4]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[4]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[4]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[4]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[4]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[4]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[4]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[8]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[8]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[8]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[8]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[8]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[8]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[8]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184[8]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_184_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_184_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_184_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_184_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_184_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_184_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_184_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_184_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_184_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_184_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_184_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_184_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_184_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_184_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_184_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_184_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_184_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal buffer_0_reg_184_reg_15_sn_1 : STD_LOGIC;
  signal kernel_buffer_1_ce0 : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal tmp_2_reg_574 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buffer_0_reg_184_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buffer_0_reg_184_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  buffer_0_reg_184_reg_15_sn_1 <= buffer_0_reg_184_reg_15_sp_1;
\buffer_0_reg_184[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AAAA"
    )
        port map (
      I0 => tmp_2_reg_574(3),
      I1 => out_w_0_reg_173(1),
      I2 => out_w_0_reg_173(0),
      I3 => out_w_0_reg_173(2),
      I4 => Q(1),
      O => \buffer_0_reg_184[0]_i_2_n_5\
    );
\buffer_0_reg_184[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AAAA"
    )
        port map (
      I0 => tmp_2_reg_574(2),
      I1 => out_w_0_reg_173(1),
      I2 => out_w_0_reg_173(0),
      I3 => out_w_0_reg_173(2),
      I4 => Q(1),
      O => \buffer_0_reg_184[0]_i_3_n_5\
    );
\buffer_0_reg_184[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AAAA"
    )
        port map (
      I0 => tmp_2_reg_574(1),
      I1 => out_w_0_reg_173(1),
      I2 => out_w_0_reg_173(0),
      I3 => out_w_0_reg_173(2),
      I4 => Q(1),
      O => \buffer_0_reg_184[0]_i_4_n_5\
    );
\buffer_0_reg_184[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AAAA"
    )
        port map (
      I0 => tmp_2_reg_574(0),
      I1 => out_w_0_reg_173(1),
      I2 => out_w_0_reg_173(0),
      I3 => out_w_0_reg_173(2),
      I4 => Q(1),
      O => \buffer_0_reg_184[0]_i_5_n_5\
    );
\buffer_0_reg_184[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => tmp_2_reg_574(3),
      I1 => buffer_0_reg_184_reg(3),
      I2 => buffer_0_reg_184_reg_15_sn_1,
      I3 => \buffer_0_reg_184_reg[15]_0\(3),
      O => \buffer_0_reg_184[0]_i_6_n_5\
    );
\buffer_0_reg_184[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => tmp_2_reg_574(2),
      I1 => buffer_0_reg_184_reg(2),
      I2 => buffer_0_reg_184_reg_15_sn_1,
      I3 => \buffer_0_reg_184_reg[15]_0\(2),
      O => \buffer_0_reg_184[0]_i_7_n_5\
    );
\buffer_0_reg_184[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => tmp_2_reg_574(1),
      I1 => buffer_0_reg_184_reg(1),
      I2 => buffer_0_reg_184_reg_15_sn_1,
      I3 => \buffer_0_reg_184_reg[15]_0\(1),
      O => \buffer_0_reg_184[0]_i_8_n_5\
    );
\buffer_0_reg_184[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => tmp_2_reg_574(0),
      I1 => buffer_0_reg_184_reg(0),
      I2 => buffer_0_reg_184_reg_15_sn_1,
      I3 => \buffer_0_reg_184_reg[15]_0\(0),
      O => \buffer_0_reg_184[0]_i_9_n_5\
    );
\buffer_0_reg_184[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AAAA"
    )
        port map (
      I0 => tmp_2_reg_574(15),
      I1 => out_w_0_reg_173(1),
      I2 => out_w_0_reg_173(0),
      I3 => out_w_0_reg_173(2),
      I4 => Q(1),
      O => \buffer_0_reg_184[12]_i_2_n_5\
    );
\buffer_0_reg_184[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AAAA"
    )
        port map (
      I0 => tmp_2_reg_574(14),
      I1 => out_w_0_reg_173(1),
      I2 => out_w_0_reg_173(0),
      I3 => out_w_0_reg_173(2),
      I4 => Q(1),
      O => \buffer_0_reg_184[12]_i_3_n_5\
    );
\buffer_0_reg_184[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AAAA"
    )
        port map (
      I0 => tmp_2_reg_574(13),
      I1 => out_w_0_reg_173(1),
      I2 => out_w_0_reg_173(0),
      I3 => out_w_0_reg_173(2),
      I4 => Q(1),
      O => \buffer_0_reg_184[12]_i_4_n_5\
    );
\buffer_0_reg_184[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AAAA"
    )
        port map (
      I0 => tmp_2_reg_574(12),
      I1 => out_w_0_reg_173(1),
      I2 => out_w_0_reg_173(0),
      I3 => out_w_0_reg_173(2),
      I4 => Q(1),
      O => \buffer_0_reg_184[12]_i_5_n_5\
    );
\buffer_0_reg_184[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51111111A2222222"
    )
        port map (
      I0 => tmp_2_reg_574(15),
      I1 => Q(1),
      I2 => out_w_0_reg_173(2),
      I3 => out_w_0_reg_173(0),
      I4 => out_w_0_reg_173(1),
      I5 => buffer_0_reg_184_reg(15),
      O => \buffer_0_reg_184[12]_i_6_n_5\
    );
\buffer_0_reg_184[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51111111A2222222"
    )
        port map (
      I0 => tmp_2_reg_574(14),
      I1 => Q(1),
      I2 => out_w_0_reg_173(2),
      I3 => out_w_0_reg_173(0),
      I4 => out_w_0_reg_173(1),
      I5 => buffer_0_reg_184_reg(14),
      O => \buffer_0_reg_184[12]_i_7_n_5\
    );
\buffer_0_reg_184[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => tmp_2_reg_574(13),
      I1 => buffer_0_reg_184_reg(13),
      I2 => buffer_0_reg_184_reg_15_sn_1,
      I3 => \buffer_0_reg_184_reg[15]_0\(13),
      O => \buffer_0_reg_184[12]_i_8_n_5\
    );
\buffer_0_reg_184[12]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => tmp_2_reg_574(12),
      I1 => buffer_0_reg_184_reg(12),
      I2 => buffer_0_reg_184_reg_15_sn_1,
      I3 => \buffer_0_reg_184_reg[15]_0\(12),
      O => \buffer_0_reg_184[12]_i_9_n_5\
    );
\buffer_0_reg_184[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AAAA"
    )
        port map (
      I0 => tmp_2_reg_574(17),
      I1 => out_w_0_reg_173(1),
      I2 => out_w_0_reg_173(0),
      I3 => out_w_0_reg_173(2),
      I4 => Q(1),
      O => \buffer_0_reg_184[16]_i_2_n_5\
    );
\buffer_0_reg_184[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AAAA"
    )
        port map (
      I0 => tmp_2_reg_574(16),
      I1 => out_w_0_reg_173(1),
      I2 => out_w_0_reg_173(0),
      I3 => out_w_0_reg_173(2),
      I4 => Q(1),
      O => \buffer_0_reg_184[16]_i_3_n_5\
    );
\buffer_0_reg_184[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51111111A2222222"
    )
        port map (
      I0 => tmp_2_reg_574(17),
      I1 => Q(1),
      I2 => out_w_0_reg_173(2),
      I3 => out_w_0_reg_173(0),
      I4 => out_w_0_reg_173(1),
      I5 => \buffer_0_reg_184_reg[19]_2\,
      O => \buffer_0_reg_184[16]_i_4_n_5\
    );
\buffer_0_reg_184[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51111111A2222222"
    )
        port map (
      I0 => tmp_2_reg_574(17),
      I1 => Q(1),
      I2 => out_w_0_reg_173(2),
      I3 => out_w_0_reg_173(0),
      I4 => out_w_0_reg_173(1),
      I5 => \buffer_0_reg_184_reg[19]_1\,
      O => \buffer_0_reg_184[16]_i_5_n_5\
    );
\buffer_0_reg_184[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51111111A2222222"
    )
        port map (
      I0 => tmp_2_reg_574(17),
      I1 => Q(1),
      I2 => out_w_0_reg_173(2),
      I3 => out_w_0_reg_173(0),
      I4 => out_w_0_reg_173(1),
      I5 => \buffer_0_reg_184_reg[19]_0\,
      O => \buffer_0_reg_184[16]_i_6_n_5\
    );
\buffer_0_reg_184[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51111111A2222222"
    )
        port map (
      I0 => tmp_2_reg_574(16),
      I1 => Q(1),
      I2 => out_w_0_reg_173(2),
      I3 => out_w_0_reg_173(0),
      I4 => out_w_0_reg_173(1),
      I5 => \buffer_0_reg_184_reg[19]\,
      O => \buffer_0_reg_184[16]_i_7_n_5\
    );
\buffer_0_reg_184[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6000000066666666"
    )
        port map (
      I0 => buffer_0_reg_184_reg(16),
      I1 => tmp_2_reg_574(17),
      I2 => out_w_0_reg_173(1),
      I3 => out_w_0_reg_173(0),
      I4 => out_w_0_reg_173(2),
      I5 => Q(1),
      O => \buffer_0_reg_184[20]_i_2_n_5\
    );
\buffer_0_reg_184[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51111111A2222222"
    )
        port map (
      I0 => tmp_2_reg_574(17),
      I1 => Q(1),
      I2 => out_w_0_reg_173(2),
      I3 => out_w_0_reg_173(0),
      I4 => out_w_0_reg_173(1),
      I5 => \buffer_0_reg_184_reg[22]_0\,
      O => \buffer_0_reg_184[20]_i_3_n_5\
    );
\buffer_0_reg_184[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51111111A2222222"
    )
        port map (
      I0 => tmp_2_reg_574(17),
      I1 => Q(1),
      I2 => out_w_0_reg_173(2),
      I3 => out_w_0_reg_173(0),
      I4 => out_w_0_reg_173(1),
      I5 => \buffer_0_reg_184_reg[22]\,
      O => \buffer_0_reg_184[20]_i_4_n_5\
    );
\buffer_0_reg_184[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AAAA"
    )
        port map (
      I0 => tmp_2_reg_574(7),
      I1 => out_w_0_reg_173(1),
      I2 => out_w_0_reg_173(0),
      I3 => out_w_0_reg_173(2),
      I4 => Q(1),
      O => \buffer_0_reg_184[4]_i_2_n_5\
    );
\buffer_0_reg_184[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AAAA"
    )
        port map (
      I0 => tmp_2_reg_574(6),
      I1 => out_w_0_reg_173(1),
      I2 => out_w_0_reg_173(0),
      I3 => out_w_0_reg_173(2),
      I4 => Q(1),
      O => \buffer_0_reg_184[4]_i_3_n_5\
    );
\buffer_0_reg_184[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AAAA"
    )
        port map (
      I0 => tmp_2_reg_574(5),
      I1 => out_w_0_reg_173(1),
      I2 => out_w_0_reg_173(0),
      I3 => out_w_0_reg_173(2),
      I4 => Q(1),
      O => \buffer_0_reg_184[4]_i_4_n_5\
    );
\buffer_0_reg_184[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AAAA"
    )
        port map (
      I0 => tmp_2_reg_574(4),
      I1 => out_w_0_reg_173(1),
      I2 => out_w_0_reg_173(0),
      I3 => out_w_0_reg_173(2),
      I4 => Q(1),
      O => \buffer_0_reg_184[4]_i_5_n_5\
    );
\buffer_0_reg_184[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => tmp_2_reg_574(7),
      I1 => buffer_0_reg_184_reg(7),
      I2 => buffer_0_reg_184_reg_15_sn_1,
      I3 => \buffer_0_reg_184_reg[15]_0\(7),
      O => \buffer_0_reg_184[4]_i_6_n_5\
    );
\buffer_0_reg_184[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => tmp_2_reg_574(6),
      I1 => buffer_0_reg_184_reg(6),
      I2 => buffer_0_reg_184_reg_15_sn_1,
      I3 => \buffer_0_reg_184_reg[15]_0\(6),
      O => \buffer_0_reg_184[4]_i_7_n_5\
    );
\buffer_0_reg_184[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => tmp_2_reg_574(5),
      I1 => buffer_0_reg_184_reg(5),
      I2 => buffer_0_reg_184_reg_15_sn_1,
      I3 => \buffer_0_reg_184_reg[15]_0\(5),
      O => \buffer_0_reg_184[4]_i_8_n_5\
    );
\buffer_0_reg_184[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => tmp_2_reg_574(4),
      I1 => buffer_0_reg_184_reg(4),
      I2 => buffer_0_reg_184_reg_15_sn_1,
      I3 => \buffer_0_reg_184_reg[15]_0\(4),
      O => \buffer_0_reg_184[4]_i_9_n_5\
    );
\buffer_0_reg_184[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AAAA"
    )
        port map (
      I0 => tmp_2_reg_574(11),
      I1 => out_w_0_reg_173(1),
      I2 => out_w_0_reg_173(0),
      I3 => out_w_0_reg_173(2),
      I4 => Q(1),
      O => \buffer_0_reg_184[8]_i_2_n_5\
    );
\buffer_0_reg_184[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AAAA"
    )
        port map (
      I0 => tmp_2_reg_574(10),
      I1 => out_w_0_reg_173(1),
      I2 => out_w_0_reg_173(0),
      I3 => out_w_0_reg_173(2),
      I4 => Q(1),
      O => \buffer_0_reg_184[8]_i_3_n_5\
    );
\buffer_0_reg_184[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AAAA"
    )
        port map (
      I0 => tmp_2_reg_574(9),
      I1 => out_w_0_reg_173(1),
      I2 => out_w_0_reg_173(0),
      I3 => out_w_0_reg_173(2),
      I4 => Q(1),
      O => \buffer_0_reg_184[8]_i_4_n_5\
    );
\buffer_0_reg_184[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AAAA"
    )
        port map (
      I0 => tmp_2_reg_574(8),
      I1 => out_w_0_reg_173(1),
      I2 => out_w_0_reg_173(0),
      I3 => out_w_0_reg_173(2),
      I4 => Q(1),
      O => \buffer_0_reg_184[8]_i_5_n_5\
    );
\buffer_0_reg_184[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => tmp_2_reg_574(11),
      I1 => buffer_0_reg_184_reg(11),
      I2 => buffer_0_reg_184_reg_15_sn_1,
      I3 => \buffer_0_reg_184_reg[15]_0\(11),
      O => \buffer_0_reg_184[8]_i_6_n_5\
    );
\buffer_0_reg_184[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => tmp_2_reg_574(10),
      I1 => buffer_0_reg_184_reg(10),
      I2 => buffer_0_reg_184_reg_15_sn_1,
      I3 => \buffer_0_reg_184_reg[15]_0\(10),
      O => \buffer_0_reg_184[8]_i_7_n_5\
    );
\buffer_0_reg_184[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => tmp_2_reg_574(9),
      I1 => buffer_0_reg_184_reg(9),
      I2 => buffer_0_reg_184_reg_15_sn_1,
      I3 => \buffer_0_reg_184_reg[15]_0\(9),
      O => \buffer_0_reg_184[8]_i_8_n_5\
    );
\buffer_0_reg_184[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => tmp_2_reg_574(8),
      I1 => buffer_0_reg_184_reg(8),
      I2 => buffer_0_reg_184_reg_15_sn_1,
      I3 => \buffer_0_reg_184_reg[15]_0\(8),
      O => \buffer_0_reg_184[8]_i_9_n_5\
    );
\buffer_0_reg_184_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buffer_0_reg_184_reg[0]_i_1_n_5\,
      CO(2) => \buffer_0_reg_184_reg[0]_i_1_n_6\,
      CO(1) => \buffer_0_reg_184_reg[0]_i_1_n_7\,
      CO(0) => \buffer_0_reg_184_reg[0]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_184[0]_i_2_n_5\,
      DI(2) => \buffer_0_reg_184[0]_i_3_n_5\,
      DI(1) => \buffer_0_reg_184[0]_i_4_n_5\,
      DI(0) => \buffer_0_reg_184[0]_i_5_n_5\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \buffer_0_reg_184[0]_i_6_n_5\,
      S(2) => \buffer_0_reg_184[0]_i_7_n_5\,
      S(1) => \buffer_0_reg_184[0]_i_8_n_5\,
      S(0) => \buffer_0_reg_184[0]_i_9_n_5\
    );
\buffer_0_reg_184_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_184_reg[8]_i_1_n_5\,
      CO(3) => \buffer_0_reg_184_reg[12]_i_1_n_5\,
      CO(2) => \buffer_0_reg_184_reg[12]_i_1_n_6\,
      CO(1) => \buffer_0_reg_184_reg[12]_i_1_n_7\,
      CO(0) => \buffer_0_reg_184_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_184[12]_i_2_n_5\,
      DI(2) => \buffer_0_reg_184[12]_i_3_n_5\,
      DI(1) => \buffer_0_reg_184[12]_i_4_n_5\,
      DI(0) => \buffer_0_reg_184[12]_i_5_n_5\,
      O(3 downto 0) => p_2(3 downto 0),
      S(3) => \buffer_0_reg_184[12]_i_6_n_5\,
      S(2) => \buffer_0_reg_184[12]_i_7_n_5\,
      S(1) => \buffer_0_reg_184[12]_i_8_n_5\,
      S(0) => \buffer_0_reg_184[12]_i_9_n_5\
    );
\buffer_0_reg_184_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_184_reg[12]_i_1_n_5\,
      CO(3) => \buffer_0_reg_184_reg[16]_i_1_n_5\,
      CO(2) => \buffer_0_reg_184_reg[16]_i_1_n_6\,
      CO(1) => \buffer_0_reg_184_reg[16]_i_1_n_7\,
      CO(0) => \buffer_0_reg_184_reg[16]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_184[16]_i_2_n_5\,
      DI(2) => \buffer_0_reg_184[16]_i_2_n_5\,
      DI(1) => \buffer_0_reg_184[16]_i_2_n_5\,
      DI(0) => \buffer_0_reg_184[16]_i_3_n_5\,
      O(3 downto 0) => p_3(3 downto 0),
      S(3) => \buffer_0_reg_184[16]_i_4_n_5\,
      S(2) => \buffer_0_reg_184[16]_i_5_n_5\,
      S(1) => \buffer_0_reg_184[16]_i_6_n_5\,
      S(0) => \buffer_0_reg_184[16]_i_7_n_5\
    );
\buffer_0_reg_184_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_184_reg[16]_i_1_n_5\,
      CO(3 downto 2) => \NLW_buffer_0_reg_184_reg[20]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \buffer_0_reg_184_reg[20]_i_1_n_7\,
      CO(0) => \buffer_0_reg_184_reg[20]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buffer_0_reg_184[16]_i_2_n_5\,
      DI(0) => \buffer_0_reg_184[16]_i_2_n_5\,
      O(3) => \NLW_buffer_0_reg_184_reg[20]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => p_4(2 downto 0),
      S(3) => '0',
      S(2) => \buffer_0_reg_184[20]_i_2_n_5\,
      S(1) => \buffer_0_reg_184[20]_i_3_n_5\,
      S(0) => \buffer_0_reg_184[20]_i_4_n_5\
    );
\buffer_0_reg_184_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_184_reg[0]_i_1_n_5\,
      CO(3) => \buffer_0_reg_184_reg[4]_i_1_n_5\,
      CO(2) => \buffer_0_reg_184_reg[4]_i_1_n_6\,
      CO(1) => \buffer_0_reg_184_reg[4]_i_1_n_7\,
      CO(0) => \buffer_0_reg_184_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_184[4]_i_2_n_5\,
      DI(2) => \buffer_0_reg_184[4]_i_3_n_5\,
      DI(1) => \buffer_0_reg_184[4]_i_4_n_5\,
      DI(0) => \buffer_0_reg_184[4]_i_5_n_5\,
      O(3 downto 0) => p_0(3 downto 0),
      S(3) => \buffer_0_reg_184[4]_i_6_n_5\,
      S(2) => \buffer_0_reg_184[4]_i_7_n_5\,
      S(1) => \buffer_0_reg_184[4]_i_8_n_5\,
      S(0) => \buffer_0_reg_184[4]_i_9_n_5\
    );
\buffer_0_reg_184_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_184_reg[4]_i_1_n_5\,
      CO(3) => \buffer_0_reg_184_reg[8]_i_1_n_5\,
      CO(2) => \buffer_0_reg_184_reg[8]_i_1_n_6\,
      CO(1) => \buffer_0_reg_184_reg[8]_i_1_n_7\,
      CO(0) => \buffer_0_reg_184_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_184[8]_i_2_n_5\,
      DI(2) => \buffer_0_reg_184[8]_i_3_n_5\,
      DI(1) => \buffer_0_reg_184[8]_i_4_n_5\,
      DI(0) => \buffer_0_reg_184[8]_i_5_n_5\,
      O(3 downto 0) => p_1(3 downto 0),
      S(3) => \buffer_0_reg_184[8]_i_6_n_5\,
      S(2) => \buffer_0_reg_184[8]_i_7_n_5\,
      S(1) => \buffer_0_reg_184[8]_i_8_n_5\,
      S(0) => \buffer_0_reg_184[8]_i_9_n_5\
    );
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q0(15),
      A(28) => q0(15),
      A(27) => q0(15),
      A(26) => q0(15),
      A(25) => q0(15),
      A(24) => q0(15),
      A(23) => q0(15),
      A(22) => q0(15),
      A(21) => q0(15),
      A(20) => q0(15),
      A(19) => q0(15),
      A(18) => q0(15),
      A(17) => q0(15),
      A(16) => q0(15),
      A(15 downto 0) => q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(14),
      B(16) => q00(14),
      B(15) => q00(14),
      B(14 downto 0) => q00(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(2),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => kernel_buffer_1_ce0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => Q(3),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_P_UNCONNECTED(47 downto 31),
      P(30 downto 13) => tmp_2_reg_574(17 downto 0),
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
\p_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => kernel_buffer_1_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_mul_mul_16s_15s_31_1_1_DSP48_3_13 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \buffer_0_reg_198_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buffer_0_reg_198_reg[23]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \buffer_0_reg_198_reg[23]_1\ : in STD_LOGIC;
    buffer_0_reg_198_reg : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buffer_0_reg_198_reg[19]\ : in STD_LOGIC;
    \buffer_0_reg_198_reg[19]_0\ : in STD_LOGIC;
    \buffer_0_reg_198_reg[19]_1\ : in STD_LOGIC;
    \buffer_0_reg_198_reg[19]_2\ : in STD_LOGIC;
    \buffer_0_reg_198_reg[23]_2\ : in STD_LOGIC;
    \buffer_0_reg_198_reg[23]_3\ : in STD_LOGIC;
    \buffer_0_reg_198_reg[23]_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_mul_mul_16s_15s_31_1_1_DSP48_3_13 : entity is "network_mul_mul_16s_15s_31_1_1_DSP48_3";
end design_1_network_0_0_network_mul_mul_16s_15s_31_1_1_DSP48_3_13;

architecture STRUCTURE of design_1_network_0_0_network_mul_mul_16s_15s_31_1_1_DSP48_3_13 is
  signal \buffer_0_reg_198[0]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[0]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[0]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[0]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[0]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[0]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[0]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[0]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[12]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[12]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[12]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[12]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[12]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[12]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[12]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[12]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[16]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[16]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[16]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[16]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[16]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[16]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[20]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[20]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[20]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[20]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[4]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[4]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[4]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[4]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[4]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[4]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[4]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[4]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[8]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[8]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[8]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[8]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[8]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[8]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[8]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198[8]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_198_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_198_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_198_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_198_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_198_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_198_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_198_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_198_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_198_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_198_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_198_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_198_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_198_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_198_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_198_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_198_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_198_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_198_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal kernel_buffer_1_ce0 : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal tmp_3_reg_604 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buffer_0_reg_198_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\buffer_0_reg_198[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000AAAAAAAA"
    )
        port map (
      I0 => tmp_3_reg_604(3),
      I1 => \buffer_0_reg_198_reg[23]\(0),
      I2 => \buffer_0_reg_198_reg[23]\(1),
      I3 => \buffer_0_reg_198_reg[23]\(3),
      I4 => \buffer_0_reg_198_reg[23]\(2),
      I5 => Q(1),
      O => \buffer_0_reg_198[0]_i_2_n_5\
    );
\buffer_0_reg_198[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000AAAAAAAA"
    )
        port map (
      I0 => tmp_3_reg_604(2),
      I1 => \buffer_0_reg_198_reg[23]\(0),
      I2 => \buffer_0_reg_198_reg[23]\(1),
      I3 => \buffer_0_reg_198_reg[23]\(3),
      I4 => \buffer_0_reg_198_reg[23]\(2),
      I5 => Q(1),
      O => \buffer_0_reg_198[0]_i_3_n_5\
    );
\buffer_0_reg_198[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000AAAAAAAA"
    )
        port map (
      I0 => tmp_3_reg_604(1),
      I1 => \buffer_0_reg_198_reg[23]\(0),
      I2 => \buffer_0_reg_198_reg[23]\(1),
      I3 => \buffer_0_reg_198_reg[23]\(3),
      I4 => \buffer_0_reg_198_reg[23]\(2),
      I5 => Q(1),
      O => \buffer_0_reg_198[0]_i_4_n_5\
    );
\buffer_0_reg_198[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000AAAAAAAA"
    )
        port map (
      I0 => tmp_3_reg_604(0),
      I1 => \buffer_0_reg_198_reg[23]\(0),
      I2 => \buffer_0_reg_198_reg[23]\(1),
      I3 => \buffer_0_reg_198_reg[23]\(3),
      I4 => \buffer_0_reg_198_reg[23]\(2),
      I5 => Q(1),
      O => \buffer_0_reg_198[0]_i_5_n_5\
    );
\buffer_0_reg_198[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => tmp_3_reg_604(3),
      I1 => \buffer_0_reg_198_reg[23]_0\(3),
      I2 => \buffer_0_reg_198_reg[23]_1\,
      I3 => buffer_0_reg_198_reg(3),
      O => \buffer_0_reg_198[0]_i_6_n_5\
    );
\buffer_0_reg_198[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => tmp_3_reg_604(2),
      I1 => \buffer_0_reg_198_reg[23]_0\(2),
      I2 => \buffer_0_reg_198_reg[23]_1\,
      I3 => buffer_0_reg_198_reg(2),
      O => \buffer_0_reg_198[0]_i_7_n_5\
    );
\buffer_0_reg_198[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => tmp_3_reg_604(1),
      I1 => \buffer_0_reg_198_reg[23]_0\(1),
      I2 => \buffer_0_reg_198_reg[23]_1\,
      I3 => buffer_0_reg_198_reg(1),
      O => \buffer_0_reg_198[0]_i_8_n_5\
    );
\buffer_0_reg_198[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => tmp_3_reg_604(0),
      I1 => \buffer_0_reg_198_reg[23]_0\(0),
      I2 => \buffer_0_reg_198_reg[23]_1\,
      I3 => buffer_0_reg_198_reg(0),
      O => \buffer_0_reg_198[0]_i_9_n_5\
    );
\buffer_0_reg_198[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000AAAAAAAA"
    )
        port map (
      I0 => tmp_3_reg_604(15),
      I1 => \buffer_0_reg_198_reg[23]\(0),
      I2 => \buffer_0_reg_198_reg[23]\(1),
      I3 => \buffer_0_reg_198_reg[23]\(3),
      I4 => \buffer_0_reg_198_reg[23]\(2),
      I5 => Q(1),
      O => \buffer_0_reg_198[12]_i_2_n_5\
    );
\buffer_0_reg_198[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000AAAAAAAA"
    )
        port map (
      I0 => tmp_3_reg_604(14),
      I1 => \buffer_0_reg_198_reg[23]\(0),
      I2 => \buffer_0_reg_198_reg[23]\(1),
      I3 => \buffer_0_reg_198_reg[23]\(3),
      I4 => \buffer_0_reg_198_reg[23]\(2),
      I5 => Q(1),
      O => \buffer_0_reg_198[12]_i_3_n_5\
    );
\buffer_0_reg_198[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000AAAAAAAA"
    )
        port map (
      I0 => tmp_3_reg_604(13),
      I1 => \buffer_0_reg_198_reg[23]\(0),
      I2 => \buffer_0_reg_198_reg[23]\(1),
      I3 => \buffer_0_reg_198_reg[23]\(3),
      I4 => \buffer_0_reg_198_reg[23]\(2),
      I5 => Q(1),
      O => \buffer_0_reg_198[12]_i_4_n_5\
    );
\buffer_0_reg_198[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000AAAAAAAA"
    )
        port map (
      I0 => tmp_3_reg_604(12),
      I1 => \buffer_0_reg_198_reg[23]\(0),
      I2 => \buffer_0_reg_198_reg[23]\(1),
      I3 => \buffer_0_reg_198_reg[23]\(3),
      I4 => \buffer_0_reg_198_reg[23]\(2),
      I5 => Q(1),
      O => \buffer_0_reg_198[12]_i_5_n_5\
    );
\buffer_0_reg_198[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => tmp_3_reg_604(15),
      I1 => buffer_0_reg_198_reg(15),
      I2 => \buffer_0_reg_198_reg[23]_1\,
      I3 => \buffer_0_reg_198_reg[23]_0\(12),
      O => \buffer_0_reg_198[12]_i_6_n_5\
    );
\buffer_0_reg_198[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => tmp_3_reg_604(14),
      I1 => buffer_0_reg_198_reg(14),
      I2 => \buffer_0_reg_198_reg[23]_1\,
      I3 => \buffer_0_reg_198_reg[23]_0\(12),
      O => \buffer_0_reg_198[12]_i_7_n_5\
    );
\buffer_0_reg_198[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => tmp_3_reg_604(13),
      I1 => buffer_0_reg_198_reg(13),
      I2 => \buffer_0_reg_198_reg[23]_1\,
      I3 => \buffer_0_reg_198_reg[23]_0\(12),
      O => \buffer_0_reg_198[12]_i_8_n_5\
    );
\buffer_0_reg_198[12]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => tmp_3_reg_604(12),
      I1 => \buffer_0_reg_198_reg[23]_0\(11),
      I2 => \buffer_0_reg_198_reg[23]_1\,
      I3 => buffer_0_reg_198_reg(12),
      O => \buffer_0_reg_198[12]_i_9_n_5\
    );
\buffer_0_reg_198[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000AAAAAAAA"
    )
        port map (
      I0 => tmp_3_reg_604(17),
      I1 => \buffer_0_reg_198_reg[23]\(0),
      I2 => \buffer_0_reg_198_reg[23]\(1),
      I3 => \buffer_0_reg_198_reg[23]\(3),
      I4 => \buffer_0_reg_198_reg[23]\(2),
      I5 => Q(1),
      O => \buffer_0_reg_198[16]_i_2_n_5\
    );
\buffer_0_reg_198[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000AAAAAAAA"
    )
        port map (
      I0 => tmp_3_reg_604(16),
      I1 => \buffer_0_reg_198_reg[23]\(0),
      I2 => \buffer_0_reg_198_reg[23]\(1),
      I3 => \buffer_0_reg_198_reg[23]\(3),
      I4 => \buffer_0_reg_198_reg[23]\(2),
      I5 => Q(1),
      O => \buffer_0_reg_198[16]_i_3_n_5\
    );
\buffer_0_reg_198[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => tmp_3_reg_604(17),
      I1 => \buffer_0_reg_198_reg[19]_2\,
      I2 => \buffer_0_reg_198_reg[23]_1\,
      I3 => \buffer_0_reg_198_reg[23]_0\(12),
      O => \buffer_0_reg_198[16]_i_4_n_5\
    );
\buffer_0_reg_198[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => tmp_3_reg_604(17),
      I1 => \buffer_0_reg_198_reg[19]_1\,
      I2 => \buffer_0_reg_198_reg[23]_1\,
      I3 => \buffer_0_reg_198_reg[23]_0\(12),
      O => \buffer_0_reg_198[16]_i_5_n_5\
    );
\buffer_0_reg_198[16]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => tmp_3_reg_604(17),
      I1 => \buffer_0_reg_198_reg[19]_0\,
      I2 => \buffer_0_reg_198_reg[23]_1\,
      I3 => \buffer_0_reg_198_reg[23]_0\(12),
      O => \buffer_0_reg_198[16]_i_6_n_5\
    );
\buffer_0_reg_198[16]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => tmp_3_reg_604(16),
      I1 => \buffer_0_reg_198_reg[19]\,
      I2 => \buffer_0_reg_198_reg[23]_1\,
      I3 => \buffer_0_reg_198_reg[23]_0\(12),
      O => \buffer_0_reg_198[16]_i_7_n_5\
    );
\buffer_0_reg_198[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \buffer_0_reg_198_reg[23]_0\(12),
      I1 => \buffer_0_reg_198_reg[23]_1\,
      I2 => buffer_0_reg_198_reg(16),
      I3 => tmp_3_reg_604(17),
      O => \buffer_0_reg_198[20]_i_2_n_5\
    );
\buffer_0_reg_198[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => tmp_3_reg_604(17),
      I1 => \buffer_0_reg_198_reg[23]_4\,
      I2 => \buffer_0_reg_198_reg[23]_1\,
      I3 => \buffer_0_reg_198_reg[23]_0\(12),
      O => \buffer_0_reg_198[20]_i_3_n_5\
    );
\buffer_0_reg_198[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => tmp_3_reg_604(17),
      I1 => \buffer_0_reg_198_reg[23]_3\,
      I2 => \buffer_0_reg_198_reg[23]_1\,
      I3 => \buffer_0_reg_198_reg[23]_0\(12),
      O => \buffer_0_reg_198[20]_i_4_n_5\
    );
\buffer_0_reg_198[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => tmp_3_reg_604(17),
      I1 => \buffer_0_reg_198_reg[23]_2\,
      I2 => \buffer_0_reg_198_reg[23]_1\,
      I3 => \buffer_0_reg_198_reg[23]_0\(12),
      O => \buffer_0_reg_198[20]_i_5_n_5\
    );
\buffer_0_reg_198[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000AAAAAAAA"
    )
        port map (
      I0 => tmp_3_reg_604(7),
      I1 => \buffer_0_reg_198_reg[23]\(0),
      I2 => \buffer_0_reg_198_reg[23]\(1),
      I3 => \buffer_0_reg_198_reg[23]\(3),
      I4 => \buffer_0_reg_198_reg[23]\(2),
      I5 => Q(1),
      O => \buffer_0_reg_198[4]_i_2_n_5\
    );
\buffer_0_reg_198[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000AAAAAAAA"
    )
        port map (
      I0 => tmp_3_reg_604(6),
      I1 => \buffer_0_reg_198_reg[23]\(0),
      I2 => \buffer_0_reg_198_reg[23]\(1),
      I3 => \buffer_0_reg_198_reg[23]\(3),
      I4 => \buffer_0_reg_198_reg[23]\(2),
      I5 => Q(1),
      O => \buffer_0_reg_198[4]_i_3_n_5\
    );
\buffer_0_reg_198[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000AAAAAAAA"
    )
        port map (
      I0 => tmp_3_reg_604(5),
      I1 => \buffer_0_reg_198_reg[23]\(0),
      I2 => \buffer_0_reg_198_reg[23]\(1),
      I3 => \buffer_0_reg_198_reg[23]\(3),
      I4 => \buffer_0_reg_198_reg[23]\(2),
      I5 => Q(1),
      O => \buffer_0_reg_198[4]_i_4_n_5\
    );
\buffer_0_reg_198[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000AAAAAAAA"
    )
        port map (
      I0 => tmp_3_reg_604(4),
      I1 => \buffer_0_reg_198_reg[23]\(0),
      I2 => \buffer_0_reg_198_reg[23]\(1),
      I3 => \buffer_0_reg_198_reg[23]\(3),
      I4 => \buffer_0_reg_198_reg[23]\(2),
      I5 => Q(1),
      O => \buffer_0_reg_198[4]_i_5_n_5\
    );
\buffer_0_reg_198[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => tmp_3_reg_604(7),
      I1 => \buffer_0_reg_198_reg[23]_0\(7),
      I2 => \buffer_0_reg_198_reg[23]_1\,
      I3 => buffer_0_reg_198_reg(7),
      O => \buffer_0_reg_198[4]_i_6_n_5\
    );
\buffer_0_reg_198[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => tmp_3_reg_604(6),
      I1 => \buffer_0_reg_198_reg[23]_0\(6),
      I2 => \buffer_0_reg_198_reg[23]_1\,
      I3 => buffer_0_reg_198_reg(6),
      O => \buffer_0_reg_198[4]_i_7_n_5\
    );
\buffer_0_reg_198[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => tmp_3_reg_604(5),
      I1 => \buffer_0_reg_198_reg[23]_0\(5),
      I2 => \buffer_0_reg_198_reg[23]_1\,
      I3 => buffer_0_reg_198_reg(5),
      O => \buffer_0_reg_198[4]_i_8_n_5\
    );
\buffer_0_reg_198[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => tmp_3_reg_604(4),
      I1 => \buffer_0_reg_198_reg[23]_0\(4),
      I2 => \buffer_0_reg_198_reg[23]_1\,
      I3 => buffer_0_reg_198_reg(4),
      O => \buffer_0_reg_198[4]_i_9_n_5\
    );
\buffer_0_reg_198[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000AAAAAAAA"
    )
        port map (
      I0 => tmp_3_reg_604(11),
      I1 => \buffer_0_reg_198_reg[23]\(0),
      I2 => \buffer_0_reg_198_reg[23]\(1),
      I3 => \buffer_0_reg_198_reg[23]\(3),
      I4 => \buffer_0_reg_198_reg[23]\(2),
      I5 => Q(1),
      O => \buffer_0_reg_198[8]_i_2_n_5\
    );
\buffer_0_reg_198[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000AAAAAAAA"
    )
        port map (
      I0 => tmp_3_reg_604(10),
      I1 => \buffer_0_reg_198_reg[23]\(0),
      I2 => \buffer_0_reg_198_reg[23]\(1),
      I3 => \buffer_0_reg_198_reg[23]\(3),
      I4 => \buffer_0_reg_198_reg[23]\(2),
      I5 => Q(1),
      O => \buffer_0_reg_198[8]_i_3_n_5\
    );
\buffer_0_reg_198[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000AAAAAAAA"
    )
        port map (
      I0 => tmp_3_reg_604(9),
      I1 => \buffer_0_reg_198_reg[23]\(0),
      I2 => \buffer_0_reg_198_reg[23]\(1),
      I3 => \buffer_0_reg_198_reg[23]\(3),
      I4 => \buffer_0_reg_198_reg[23]\(2),
      I5 => Q(1),
      O => \buffer_0_reg_198[8]_i_4_n_5\
    );
\buffer_0_reg_198[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000AAAAAAAA"
    )
        port map (
      I0 => tmp_3_reg_604(8),
      I1 => \buffer_0_reg_198_reg[23]\(0),
      I2 => \buffer_0_reg_198_reg[23]\(1),
      I3 => \buffer_0_reg_198_reg[23]\(3),
      I4 => \buffer_0_reg_198_reg[23]\(2),
      I5 => Q(1),
      O => \buffer_0_reg_198[8]_i_5_n_5\
    );
\buffer_0_reg_198[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => tmp_3_reg_604(11),
      I1 => \buffer_0_reg_198_reg[23]_0\(10),
      I2 => \buffer_0_reg_198_reg[23]_1\,
      I3 => buffer_0_reg_198_reg(11),
      O => \buffer_0_reg_198[8]_i_6_n_5\
    );
\buffer_0_reg_198[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => tmp_3_reg_604(10),
      I1 => \buffer_0_reg_198_reg[23]_0\(12),
      I2 => \buffer_0_reg_198_reg[23]_1\,
      I3 => buffer_0_reg_198_reg(10),
      O => \buffer_0_reg_198[8]_i_7_n_5\
    );
\buffer_0_reg_198[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => tmp_3_reg_604(9),
      I1 => \buffer_0_reg_198_reg[23]_0\(9),
      I2 => \buffer_0_reg_198_reg[23]_1\,
      I3 => buffer_0_reg_198_reg(9),
      O => \buffer_0_reg_198[8]_i_8_n_5\
    );
\buffer_0_reg_198[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => tmp_3_reg_604(8),
      I1 => \buffer_0_reg_198_reg[23]_0\(8),
      I2 => \buffer_0_reg_198_reg[23]_1\,
      I3 => buffer_0_reg_198_reg(8),
      O => \buffer_0_reg_198[8]_i_9_n_5\
    );
\buffer_0_reg_198_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buffer_0_reg_198_reg[0]_i_1_n_5\,
      CO(2) => \buffer_0_reg_198_reg[0]_i_1_n_6\,
      CO(1) => \buffer_0_reg_198_reg[0]_i_1_n_7\,
      CO(0) => \buffer_0_reg_198_reg[0]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_198[0]_i_2_n_5\,
      DI(2) => \buffer_0_reg_198[0]_i_3_n_5\,
      DI(1) => \buffer_0_reg_198[0]_i_4_n_5\,
      DI(0) => \buffer_0_reg_198[0]_i_5_n_5\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \buffer_0_reg_198[0]_i_6_n_5\,
      S(2) => \buffer_0_reg_198[0]_i_7_n_5\,
      S(1) => \buffer_0_reg_198[0]_i_8_n_5\,
      S(0) => \buffer_0_reg_198[0]_i_9_n_5\
    );
\buffer_0_reg_198_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_198_reg[8]_i_1_n_5\,
      CO(3) => \buffer_0_reg_198_reg[12]_i_1_n_5\,
      CO(2) => \buffer_0_reg_198_reg[12]_i_1_n_6\,
      CO(1) => \buffer_0_reg_198_reg[12]_i_1_n_7\,
      CO(0) => \buffer_0_reg_198_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_198[12]_i_2_n_5\,
      DI(2) => \buffer_0_reg_198[12]_i_3_n_5\,
      DI(1) => \buffer_0_reg_198[12]_i_4_n_5\,
      DI(0) => \buffer_0_reg_198[12]_i_5_n_5\,
      O(3 downto 0) => p_2(3 downto 0),
      S(3) => \buffer_0_reg_198[12]_i_6_n_5\,
      S(2) => \buffer_0_reg_198[12]_i_7_n_5\,
      S(1) => \buffer_0_reg_198[12]_i_8_n_5\,
      S(0) => \buffer_0_reg_198[12]_i_9_n_5\
    );
\buffer_0_reg_198_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_198_reg[12]_i_1_n_5\,
      CO(3) => \buffer_0_reg_198_reg[16]_i_1_n_5\,
      CO(2) => \buffer_0_reg_198_reg[16]_i_1_n_6\,
      CO(1) => \buffer_0_reg_198_reg[16]_i_1_n_7\,
      CO(0) => \buffer_0_reg_198_reg[16]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_198[16]_i_2_n_5\,
      DI(2) => \buffer_0_reg_198[16]_i_2_n_5\,
      DI(1) => \buffer_0_reg_198[16]_i_2_n_5\,
      DI(0) => \buffer_0_reg_198[16]_i_3_n_5\,
      O(3 downto 0) => p_3(3 downto 0),
      S(3) => \buffer_0_reg_198[16]_i_4_n_5\,
      S(2) => \buffer_0_reg_198[16]_i_5_n_5\,
      S(1) => \buffer_0_reg_198[16]_i_6_n_5\,
      S(0) => \buffer_0_reg_198[16]_i_7_n_5\
    );
\buffer_0_reg_198_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_198_reg[16]_i_1_n_5\,
      CO(3) => \NLW_buffer_0_reg_198_reg[20]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \buffer_0_reg_198_reg[20]_i_1_n_6\,
      CO(1) => \buffer_0_reg_198_reg[20]_i_1_n_7\,
      CO(0) => \buffer_0_reg_198_reg[20]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \buffer_0_reg_198[16]_i_2_n_5\,
      DI(1) => \buffer_0_reg_198[16]_i_2_n_5\,
      DI(0) => \buffer_0_reg_198[16]_i_2_n_5\,
      O(3 downto 0) => p_4(3 downto 0),
      S(3) => \buffer_0_reg_198[20]_i_2_n_5\,
      S(2) => \buffer_0_reg_198[20]_i_3_n_5\,
      S(1) => \buffer_0_reg_198[20]_i_4_n_5\,
      S(0) => \buffer_0_reg_198[20]_i_5_n_5\
    );
\buffer_0_reg_198_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_198_reg[0]_i_1_n_5\,
      CO(3) => \buffer_0_reg_198_reg[4]_i_1_n_5\,
      CO(2) => \buffer_0_reg_198_reg[4]_i_1_n_6\,
      CO(1) => \buffer_0_reg_198_reg[4]_i_1_n_7\,
      CO(0) => \buffer_0_reg_198_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_198[4]_i_2_n_5\,
      DI(2) => \buffer_0_reg_198[4]_i_3_n_5\,
      DI(1) => \buffer_0_reg_198[4]_i_4_n_5\,
      DI(0) => \buffer_0_reg_198[4]_i_5_n_5\,
      O(3 downto 0) => p_0(3 downto 0),
      S(3) => \buffer_0_reg_198[4]_i_6_n_5\,
      S(2) => \buffer_0_reg_198[4]_i_7_n_5\,
      S(1) => \buffer_0_reg_198[4]_i_8_n_5\,
      S(0) => \buffer_0_reg_198[4]_i_9_n_5\
    );
\buffer_0_reg_198_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_198_reg[4]_i_1_n_5\,
      CO(3) => \buffer_0_reg_198_reg[8]_i_1_n_5\,
      CO(2) => \buffer_0_reg_198_reg[8]_i_1_n_6\,
      CO(1) => \buffer_0_reg_198_reg[8]_i_1_n_7\,
      CO(0) => \buffer_0_reg_198_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_198[8]_i_2_n_5\,
      DI(2) => \buffer_0_reg_198[8]_i_3_n_5\,
      DI(1) => \buffer_0_reg_198[8]_i_4_n_5\,
      DI(0) => \buffer_0_reg_198[8]_i_5_n_5\,
      O(3 downto 0) => p_1(3 downto 0),
      S(3) => \buffer_0_reg_198[8]_i_6_n_5\,
      S(2) => \buffer_0_reg_198[8]_i_7_n_5\,
      S(1) => \buffer_0_reg_198[8]_i_8_n_5\,
      S(0) => \buffer_0_reg_198[8]_i_9_n_5\
    );
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q0(15),
      A(28) => q0(15),
      A(27) => q0(15),
      A(26) => q0(15),
      A(25) => q0(15),
      A(24) => q0(15),
      A(23) => q0(15),
      A(22) => q0(15),
      A(21) => q0(15),
      A(20) => q0(15),
      A(19) => q0(15),
      A(18) => q0(15),
      A(17) => q0(15),
      A(16) => q0(15),
      A(15 downto 0) => q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(14),
      B(16) => q00(14),
      B(15) => q00(14),
      B(14 downto 0) => q00(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(2),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => kernel_buffer_1_ce0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => Q(3),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_P_UNCONNECTED(47 downto 31),
      P(30 downto 13) => tmp_3_reg_604(17 downto 0),
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
\p_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => kernel_buffer_1_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_mul_mul_16s_16s_32_1_1_DSP48_2 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_4 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \buffer_0_reg_200_reg[22]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buffer_0_reg_200_reg[22]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \buffer_0_reg_200_reg[22]_1\ : in STD_LOGIC;
    buffer_0_reg_200_reg : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buffer_0_reg_200_reg[19]\ : in STD_LOGIC;
    \buffer_0_reg_200_reg[19]_0\ : in STD_LOGIC;
    \buffer_0_reg_200_reg[19]_1\ : in STD_LOGIC;
    \buffer_0_reg_200_reg[19]_2\ : in STD_LOGIC;
    \buffer_0_reg_200_reg[22]_2\ : in STD_LOGIC;
    \buffer_0_reg_200_reg[22]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_mul_mul_16s_16s_32_1_1_DSP48_2 : entity is "network_mul_mul_16s_16s_32_1_1_DSP48_2";
end design_1_network_0_0_network_mul_mul_16s_16s_32_1_1_DSP48_2;

architecture STRUCTURE of design_1_network_0_0_network_mul_mul_16s_16s_32_1_1_DSP48_2 is
  signal \buffer_0_reg_200[0]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[0]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[0]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[0]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[0]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[0]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[0]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[0]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[12]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[12]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[12]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[12]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[12]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[12]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[12]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[12]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[16]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[16]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[16]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[16]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[16]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[16]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[16]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[20]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[20]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[20]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[4]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[4]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[4]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[4]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[4]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[4]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[4]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[4]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[8]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[8]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[8]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[8]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[8]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[8]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[8]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200[8]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_200_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_200_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_200_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_200_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_200_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_200_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_200_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_200_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_200_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_200_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_200_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_200_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_200_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_200_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_200_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_200_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_200_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal kernel_buffer_1_ce0 : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal trunc_ln3_reg_606 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \NLW_buffer_0_reg_200_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buffer_0_reg_200_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\buffer_0_reg_200[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000AAAAAAAA"
    )
        port map (
      I0 => trunc_ln3_reg_606(3),
      I1 => \buffer_0_reg_200_reg[22]\(0),
      I2 => \buffer_0_reg_200_reg[22]\(1),
      I3 => \buffer_0_reg_200_reg[22]\(3),
      I4 => \buffer_0_reg_200_reg[22]\(2),
      I5 => Q(1),
      O => \buffer_0_reg_200[0]_i_2_n_5\
    );
\buffer_0_reg_200[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000AAAAAAAA"
    )
        port map (
      I0 => trunc_ln3_reg_606(2),
      I1 => \buffer_0_reg_200_reg[22]\(0),
      I2 => \buffer_0_reg_200_reg[22]\(1),
      I3 => \buffer_0_reg_200_reg[22]\(3),
      I4 => \buffer_0_reg_200_reg[22]\(2),
      I5 => Q(1),
      O => \buffer_0_reg_200[0]_i_3_n_5\
    );
\buffer_0_reg_200[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000AAAAAAAA"
    )
        port map (
      I0 => trunc_ln3_reg_606(1),
      I1 => \buffer_0_reg_200_reg[22]\(0),
      I2 => \buffer_0_reg_200_reg[22]\(1),
      I3 => \buffer_0_reg_200_reg[22]\(3),
      I4 => \buffer_0_reg_200_reg[22]\(2),
      I5 => Q(1),
      O => \buffer_0_reg_200[0]_i_4_n_5\
    );
\buffer_0_reg_200[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000AAAAAAAA"
    )
        port map (
      I0 => trunc_ln3_reg_606(0),
      I1 => \buffer_0_reg_200_reg[22]\(0),
      I2 => \buffer_0_reg_200_reg[22]\(1),
      I3 => \buffer_0_reg_200_reg[22]\(3),
      I4 => \buffer_0_reg_200_reg[22]\(2),
      I5 => Q(1),
      O => \buffer_0_reg_200[0]_i_5_n_5\
    );
\buffer_0_reg_200[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => trunc_ln3_reg_606(3),
      I1 => \buffer_0_reg_200_reg[22]_0\(3),
      I2 => \buffer_0_reg_200_reg[22]_1\,
      I3 => buffer_0_reg_200_reg(3),
      O => \buffer_0_reg_200[0]_i_6_n_5\
    );
\buffer_0_reg_200[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => trunc_ln3_reg_606(2),
      I1 => \buffer_0_reg_200_reg[22]_0\(2),
      I2 => \buffer_0_reg_200_reg[22]_1\,
      I3 => buffer_0_reg_200_reg(2),
      O => \buffer_0_reg_200[0]_i_7_n_5\
    );
\buffer_0_reg_200[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => trunc_ln3_reg_606(1),
      I1 => \buffer_0_reg_200_reg[22]_0\(1),
      I2 => \buffer_0_reg_200_reg[22]_1\,
      I3 => buffer_0_reg_200_reg(1),
      O => \buffer_0_reg_200[0]_i_8_n_5\
    );
\buffer_0_reg_200[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => trunc_ln3_reg_606(0),
      I1 => \buffer_0_reg_200_reg[22]_0\(0),
      I2 => \buffer_0_reg_200_reg[22]_1\,
      I3 => buffer_0_reg_200_reg(0),
      O => \buffer_0_reg_200[0]_i_9_n_5\
    );
\buffer_0_reg_200[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000AAAAAAAA"
    )
        port map (
      I0 => trunc_ln3_reg_606(15),
      I1 => \buffer_0_reg_200_reg[22]\(0),
      I2 => \buffer_0_reg_200_reg[22]\(1),
      I3 => \buffer_0_reg_200_reg[22]\(3),
      I4 => \buffer_0_reg_200_reg[22]\(2),
      I5 => Q(1),
      O => \buffer_0_reg_200[12]_i_2_n_5\
    );
\buffer_0_reg_200[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000AAAAAAAA"
    )
        port map (
      I0 => trunc_ln3_reg_606(14),
      I1 => \buffer_0_reg_200_reg[22]\(0),
      I2 => \buffer_0_reg_200_reg[22]\(1),
      I3 => \buffer_0_reg_200_reg[22]\(3),
      I4 => \buffer_0_reg_200_reg[22]\(2),
      I5 => Q(1),
      O => \buffer_0_reg_200[12]_i_3_n_5\
    );
\buffer_0_reg_200[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000AAAAAAAA"
    )
        port map (
      I0 => trunc_ln3_reg_606(13),
      I1 => \buffer_0_reg_200_reg[22]\(0),
      I2 => \buffer_0_reg_200_reg[22]\(1),
      I3 => \buffer_0_reg_200_reg[22]\(3),
      I4 => \buffer_0_reg_200_reg[22]\(2),
      I5 => Q(1),
      O => \buffer_0_reg_200[12]_i_4_n_5\
    );
\buffer_0_reg_200[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000AAAAAAAA"
    )
        port map (
      I0 => trunc_ln3_reg_606(12),
      I1 => \buffer_0_reg_200_reg[22]\(0),
      I2 => \buffer_0_reg_200_reg[22]\(1),
      I3 => \buffer_0_reg_200_reg[22]\(3),
      I4 => \buffer_0_reg_200_reg[22]\(2),
      I5 => Q(1),
      O => \buffer_0_reg_200[12]_i_5_n_5\
    );
\buffer_0_reg_200[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => trunc_ln3_reg_606(15),
      I1 => buffer_0_reg_200_reg(15),
      I2 => \buffer_0_reg_200_reg[22]_1\,
      I3 => \buffer_0_reg_200_reg[22]_0\(13),
      O => \buffer_0_reg_200[12]_i_6_n_5\
    );
\buffer_0_reg_200[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => trunc_ln3_reg_606(14),
      I1 => buffer_0_reg_200_reg(14),
      I2 => \buffer_0_reg_200_reg[22]_1\,
      I3 => \buffer_0_reg_200_reg[22]_0\(13),
      O => \buffer_0_reg_200[12]_i_7_n_5\
    );
\buffer_0_reg_200[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => trunc_ln3_reg_606(13),
      I1 => \buffer_0_reg_200_reg[22]_0\(13),
      I2 => \buffer_0_reg_200_reg[22]_1\,
      I3 => buffer_0_reg_200_reg(13),
      O => \buffer_0_reg_200[12]_i_8_n_5\
    );
\buffer_0_reg_200[12]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => trunc_ln3_reg_606(12),
      I1 => \buffer_0_reg_200_reg[22]_0\(12),
      I2 => \buffer_0_reg_200_reg[22]_1\,
      I3 => buffer_0_reg_200_reg(12),
      O => \buffer_0_reg_200[12]_i_9_n_5\
    );
\buffer_0_reg_200[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000AAAAAAAA"
    )
        port map (
      I0 => trunc_ln3_reg_606(18),
      I1 => \buffer_0_reg_200_reg[22]\(0),
      I2 => \buffer_0_reg_200_reg[22]\(1),
      I3 => \buffer_0_reg_200_reg[22]\(3),
      I4 => \buffer_0_reg_200_reg[22]\(2),
      I5 => Q(1),
      O => \buffer_0_reg_200[16]_i_2_n_5\
    );
\buffer_0_reg_200[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000AAAAAAAA"
    )
        port map (
      I0 => trunc_ln3_reg_606(17),
      I1 => \buffer_0_reg_200_reg[22]\(0),
      I2 => \buffer_0_reg_200_reg[22]\(1),
      I3 => \buffer_0_reg_200_reg[22]\(3),
      I4 => \buffer_0_reg_200_reg[22]\(2),
      I5 => Q(1),
      O => \buffer_0_reg_200[16]_i_3_n_5\
    );
\buffer_0_reg_200[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000AAAAAAAA"
    )
        port map (
      I0 => trunc_ln3_reg_606(16),
      I1 => \buffer_0_reg_200_reg[22]\(0),
      I2 => \buffer_0_reg_200_reg[22]\(1),
      I3 => \buffer_0_reg_200_reg[22]\(3),
      I4 => \buffer_0_reg_200_reg[22]\(2),
      I5 => Q(1),
      O => \buffer_0_reg_200[16]_i_4_n_5\
    );
\buffer_0_reg_200[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => trunc_ln3_reg_606(18),
      I1 => \buffer_0_reg_200_reg[19]_2\,
      I2 => \buffer_0_reg_200_reg[22]_1\,
      I3 => \buffer_0_reg_200_reg[22]_0\(13),
      O => \buffer_0_reg_200[16]_i_5_n_5\
    );
\buffer_0_reg_200[16]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => trunc_ln3_reg_606(18),
      I1 => \buffer_0_reg_200_reg[19]_1\,
      I2 => \buffer_0_reg_200_reg[22]_1\,
      I3 => \buffer_0_reg_200_reg[22]_0\(13),
      O => \buffer_0_reg_200[16]_i_6_n_5\
    );
\buffer_0_reg_200[16]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => trunc_ln3_reg_606(17),
      I1 => \buffer_0_reg_200_reg[19]_0\,
      I2 => \buffer_0_reg_200_reg[22]_1\,
      I3 => \buffer_0_reg_200_reg[22]_0\(13),
      O => \buffer_0_reg_200[16]_i_7_n_5\
    );
\buffer_0_reg_200[16]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => trunc_ln3_reg_606(16),
      I1 => \buffer_0_reg_200_reg[19]\,
      I2 => \buffer_0_reg_200_reg[22]_1\,
      I3 => \buffer_0_reg_200_reg[22]_0\(13),
      O => \buffer_0_reg_200[16]_i_8_n_5\
    );
\buffer_0_reg_200[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \buffer_0_reg_200_reg[22]_0\(13),
      I1 => \buffer_0_reg_200_reg[22]_1\,
      I2 => buffer_0_reg_200_reg(16),
      I3 => trunc_ln3_reg_606(18),
      O => \buffer_0_reg_200[20]_i_2_n_5\
    );
\buffer_0_reg_200[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => trunc_ln3_reg_606(18),
      I1 => \buffer_0_reg_200_reg[22]_3\,
      I2 => \buffer_0_reg_200_reg[22]_1\,
      I3 => \buffer_0_reg_200_reg[22]_0\(13),
      O => \buffer_0_reg_200[20]_i_3_n_5\
    );
\buffer_0_reg_200[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => trunc_ln3_reg_606(18),
      I1 => \buffer_0_reg_200_reg[22]_2\,
      I2 => \buffer_0_reg_200_reg[22]_1\,
      I3 => \buffer_0_reg_200_reg[22]_0\(13),
      O => \buffer_0_reg_200[20]_i_4_n_5\
    );
\buffer_0_reg_200[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000AAAAAAAA"
    )
        port map (
      I0 => trunc_ln3_reg_606(7),
      I1 => \buffer_0_reg_200_reg[22]\(0),
      I2 => \buffer_0_reg_200_reg[22]\(1),
      I3 => \buffer_0_reg_200_reg[22]\(3),
      I4 => \buffer_0_reg_200_reg[22]\(2),
      I5 => Q(1),
      O => \buffer_0_reg_200[4]_i_2_n_5\
    );
\buffer_0_reg_200[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000AAAAAAAA"
    )
        port map (
      I0 => trunc_ln3_reg_606(6),
      I1 => \buffer_0_reg_200_reg[22]\(0),
      I2 => \buffer_0_reg_200_reg[22]\(1),
      I3 => \buffer_0_reg_200_reg[22]\(3),
      I4 => \buffer_0_reg_200_reg[22]\(2),
      I5 => Q(1),
      O => \buffer_0_reg_200[4]_i_3_n_5\
    );
\buffer_0_reg_200[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000AAAAAAAA"
    )
        port map (
      I0 => trunc_ln3_reg_606(5),
      I1 => \buffer_0_reg_200_reg[22]\(0),
      I2 => \buffer_0_reg_200_reg[22]\(1),
      I3 => \buffer_0_reg_200_reg[22]\(3),
      I4 => \buffer_0_reg_200_reg[22]\(2),
      I5 => Q(1),
      O => \buffer_0_reg_200[4]_i_4_n_5\
    );
\buffer_0_reg_200[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000AAAAAAAA"
    )
        port map (
      I0 => trunc_ln3_reg_606(4),
      I1 => \buffer_0_reg_200_reg[22]\(0),
      I2 => \buffer_0_reg_200_reg[22]\(1),
      I3 => \buffer_0_reg_200_reg[22]\(3),
      I4 => \buffer_0_reg_200_reg[22]\(2),
      I5 => Q(1),
      O => \buffer_0_reg_200[4]_i_5_n_5\
    );
\buffer_0_reg_200[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => trunc_ln3_reg_606(7),
      I1 => \buffer_0_reg_200_reg[22]_0\(7),
      I2 => \buffer_0_reg_200_reg[22]_1\,
      I3 => buffer_0_reg_200_reg(7),
      O => \buffer_0_reg_200[4]_i_6_n_5\
    );
\buffer_0_reg_200[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => trunc_ln3_reg_606(6),
      I1 => \buffer_0_reg_200_reg[22]_0\(6),
      I2 => \buffer_0_reg_200_reg[22]_1\,
      I3 => buffer_0_reg_200_reg(6),
      O => \buffer_0_reg_200[4]_i_7_n_5\
    );
\buffer_0_reg_200[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => trunc_ln3_reg_606(5),
      I1 => \buffer_0_reg_200_reg[22]_0\(5),
      I2 => \buffer_0_reg_200_reg[22]_1\,
      I3 => buffer_0_reg_200_reg(5),
      O => \buffer_0_reg_200[4]_i_8_n_5\
    );
\buffer_0_reg_200[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => trunc_ln3_reg_606(4),
      I1 => \buffer_0_reg_200_reg[22]_0\(4),
      I2 => \buffer_0_reg_200_reg[22]_1\,
      I3 => buffer_0_reg_200_reg(4),
      O => \buffer_0_reg_200[4]_i_9_n_5\
    );
\buffer_0_reg_200[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000AAAAAAAA"
    )
        port map (
      I0 => trunc_ln3_reg_606(11),
      I1 => \buffer_0_reg_200_reg[22]\(0),
      I2 => \buffer_0_reg_200_reg[22]\(1),
      I3 => \buffer_0_reg_200_reg[22]\(3),
      I4 => \buffer_0_reg_200_reg[22]\(2),
      I5 => Q(1),
      O => \buffer_0_reg_200[8]_i_2_n_5\
    );
\buffer_0_reg_200[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000AAAAAAAA"
    )
        port map (
      I0 => trunc_ln3_reg_606(10),
      I1 => \buffer_0_reg_200_reg[22]\(0),
      I2 => \buffer_0_reg_200_reg[22]\(1),
      I3 => \buffer_0_reg_200_reg[22]\(3),
      I4 => \buffer_0_reg_200_reg[22]\(2),
      I5 => Q(1),
      O => \buffer_0_reg_200[8]_i_3_n_5\
    );
\buffer_0_reg_200[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000AAAAAAAA"
    )
        port map (
      I0 => trunc_ln3_reg_606(9),
      I1 => \buffer_0_reg_200_reg[22]\(0),
      I2 => \buffer_0_reg_200_reg[22]\(1),
      I3 => \buffer_0_reg_200_reg[22]\(3),
      I4 => \buffer_0_reg_200_reg[22]\(2),
      I5 => Q(1),
      O => \buffer_0_reg_200[8]_i_4_n_5\
    );
\buffer_0_reg_200[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000AAAAAAAA"
    )
        port map (
      I0 => trunc_ln3_reg_606(8),
      I1 => \buffer_0_reg_200_reg[22]\(0),
      I2 => \buffer_0_reg_200_reg[22]\(1),
      I3 => \buffer_0_reg_200_reg[22]\(3),
      I4 => \buffer_0_reg_200_reg[22]\(2),
      I5 => Q(1),
      O => \buffer_0_reg_200[8]_i_5_n_5\
    );
\buffer_0_reg_200[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => trunc_ln3_reg_606(11),
      I1 => \buffer_0_reg_200_reg[22]_0\(11),
      I2 => \buffer_0_reg_200_reg[22]_1\,
      I3 => buffer_0_reg_200_reg(11),
      O => \buffer_0_reg_200[8]_i_6_n_5\
    );
\buffer_0_reg_200[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => trunc_ln3_reg_606(10),
      I1 => \buffer_0_reg_200_reg[22]_0\(10),
      I2 => \buffer_0_reg_200_reg[22]_1\,
      I3 => buffer_0_reg_200_reg(10),
      O => \buffer_0_reg_200[8]_i_7_n_5\
    );
\buffer_0_reg_200[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => trunc_ln3_reg_606(9),
      I1 => \buffer_0_reg_200_reg[22]_0\(9),
      I2 => \buffer_0_reg_200_reg[22]_1\,
      I3 => buffer_0_reg_200_reg(9),
      O => \buffer_0_reg_200[8]_i_8_n_5\
    );
\buffer_0_reg_200[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => trunc_ln3_reg_606(8),
      I1 => \buffer_0_reg_200_reg[22]_0\(8),
      I2 => \buffer_0_reg_200_reg[22]_1\,
      I3 => buffer_0_reg_200_reg(8),
      O => \buffer_0_reg_200[8]_i_9_n_5\
    );
\buffer_0_reg_200_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buffer_0_reg_200_reg[0]_i_1_n_5\,
      CO(2) => \buffer_0_reg_200_reg[0]_i_1_n_6\,
      CO(1) => \buffer_0_reg_200_reg[0]_i_1_n_7\,
      CO(0) => \buffer_0_reg_200_reg[0]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_200[0]_i_2_n_5\,
      DI(2) => \buffer_0_reg_200[0]_i_3_n_5\,
      DI(1) => \buffer_0_reg_200[0]_i_4_n_5\,
      DI(0) => \buffer_0_reg_200[0]_i_5_n_5\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \buffer_0_reg_200[0]_i_6_n_5\,
      S(2) => \buffer_0_reg_200[0]_i_7_n_5\,
      S(1) => \buffer_0_reg_200[0]_i_8_n_5\,
      S(0) => \buffer_0_reg_200[0]_i_9_n_5\
    );
\buffer_0_reg_200_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_200_reg[8]_i_1_n_5\,
      CO(3) => \buffer_0_reg_200_reg[12]_i_1_n_5\,
      CO(2) => \buffer_0_reg_200_reg[12]_i_1_n_6\,
      CO(1) => \buffer_0_reg_200_reg[12]_i_1_n_7\,
      CO(0) => \buffer_0_reg_200_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_200[12]_i_2_n_5\,
      DI(2) => \buffer_0_reg_200[12]_i_3_n_5\,
      DI(1) => \buffer_0_reg_200[12]_i_4_n_5\,
      DI(0) => \buffer_0_reg_200[12]_i_5_n_5\,
      O(3 downto 0) => p_2(3 downto 0),
      S(3) => \buffer_0_reg_200[12]_i_6_n_5\,
      S(2) => \buffer_0_reg_200[12]_i_7_n_5\,
      S(1) => \buffer_0_reg_200[12]_i_8_n_5\,
      S(0) => \buffer_0_reg_200[12]_i_9_n_5\
    );
\buffer_0_reg_200_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_200_reg[12]_i_1_n_5\,
      CO(3) => \buffer_0_reg_200_reg[16]_i_1_n_5\,
      CO(2) => \buffer_0_reg_200_reg[16]_i_1_n_6\,
      CO(1) => \buffer_0_reg_200_reg[16]_i_1_n_7\,
      CO(0) => \buffer_0_reg_200_reg[16]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_200[16]_i_2_n_5\,
      DI(2) => \buffer_0_reg_200[16]_i_2_n_5\,
      DI(1) => \buffer_0_reg_200[16]_i_3_n_5\,
      DI(0) => \buffer_0_reg_200[16]_i_4_n_5\,
      O(3 downto 0) => p_3(3 downto 0),
      S(3) => \buffer_0_reg_200[16]_i_5_n_5\,
      S(2) => \buffer_0_reg_200[16]_i_6_n_5\,
      S(1) => \buffer_0_reg_200[16]_i_7_n_5\,
      S(0) => \buffer_0_reg_200[16]_i_8_n_5\
    );
\buffer_0_reg_200_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_200_reg[16]_i_1_n_5\,
      CO(3 downto 2) => \NLW_buffer_0_reg_200_reg[20]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \buffer_0_reg_200_reg[20]_i_1_n_7\,
      CO(0) => \buffer_0_reg_200_reg[20]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buffer_0_reg_200[16]_i_2_n_5\,
      DI(0) => \buffer_0_reg_200[16]_i_2_n_5\,
      O(3) => \NLW_buffer_0_reg_200_reg[20]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => p_4(2 downto 0),
      S(3) => '0',
      S(2) => \buffer_0_reg_200[20]_i_2_n_5\,
      S(1) => \buffer_0_reg_200[20]_i_3_n_5\,
      S(0) => \buffer_0_reg_200[20]_i_4_n_5\
    );
\buffer_0_reg_200_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_200_reg[0]_i_1_n_5\,
      CO(3) => \buffer_0_reg_200_reg[4]_i_1_n_5\,
      CO(2) => \buffer_0_reg_200_reg[4]_i_1_n_6\,
      CO(1) => \buffer_0_reg_200_reg[4]_i_1_n_7\,
      CO(0) => \buffer_0_reg_200_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_200[4]_i_2_n_5\,
      DI(2) => \buffer_0_reg_200[4]_i_3_n_5\,
      DI(1) => \buffer_0_reg_200[4]_i_4_n_5\,
      DI(0) => \buffer_0_reg_200[4]_i_5_n_5\,
      O(3 downto 0) => p_0(3 downto 0),
      S(3) => \buffer_0_reg_200[4]_i_6_n_5\,
      S(2) => \buffer_0_reg_200[4]_i_7_n_5\,
      S(1) => \buffer_0_reg_200[4]_i_8_n_5\,
      S(0) => \buffer_0_reg_200[4]_i_9_n_5\
    );
\buffer_0_reg_200_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_200_reg[4]_i_1_n_5\,
      CO(3) => \buffer_0_reg_200_reg[8]_i_1_n_5\,
      CO(2) => \buffer_0_reg_200_reg[8]_i_1_n_6\,
      CO(1) => \buffer_0_reg_200_reg[8]_i_1_n_7\,
      CO(0) => \buffer_0_reg_200_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_200[8]_i_2_n_5\,
      DI(2) => \buffer_0_reg_200[8]_i_3_n_5\,
      DI(1) => \buffer_0_reg_200[8]_i_4_n_5\,
      DI(0) => \buffer_0_reg_200[8]_i_5_n_5\,
      O(3 downto 0) => p_1(3 downto 0),
      S(3) => \buffer_0_reg_200[8]_i_6_n_5\,
      S(2) => \buffer_0_reg_200[8]_i_7_n_5\,
      S(1) => \buffer_0_reg_200[8]_i_8_n_5\,
      S(0) => \buffer_0_reg_200[8]_i_9_n_5\
    );
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q00(15),
      A(28) => q00(15),
      A(27) => q00(15),
      A(26) => q00(15),
      A(25) => q00(15),
      A(24) => q00(15),
      A(23) => q00(15),
      A(22) => q00(15),
      A(21) => q00(15),
      A(20) => q00(15),
      A(19) => q00(15),
      A(18) => q00(15),
      A(17) => q00(15),
      A(16) => q00(15),
      A(15 downto 0) => q00(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q0(15),
      B(16) => q0(15),
      B(15 downto 0) => q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => kernel_buffer_1_ce0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(2),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => Q(3),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_P_UNCONNECTED(47 downto 32),
      P(31 downto 13) => trunc_ln3_reg_606(18 downto 0),
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
\p_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => kernel_buffer_1_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_mul_mul_16s_16s_32_1_1_DSP48_2_16 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    q00 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    zext_ln37_10_fu_469_p1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    buffer_1_reg_261_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    output_r_d0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_mul_mul_16s_16s_32_1_1_DSP48_2_16 : entity is "network_mul_mul_16s_16s_32_1_1_DSP48_2";
end design_1_network_0_0_network_mul_mul_16s_16s_32_1_1_DSP48_2_16;

architecture STRUCTURE of design_1_network_0_0_network_mul_mul_16s_16s_32_1_1_DSP48_2_16 is
  signal \buffer_1_reg_261[0]_i_10_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_261[0]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_261[0]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_261[0]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_261[0]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_261[0]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_261[0]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_261[0]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_261[12]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_261[12]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_261[12]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_261[12]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_261[12]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_261[12]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_261[12]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_261[4]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_261[4]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_261[4]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_261[4]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_261[4]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_261[4]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_261[4]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_261[4]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_261[8]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_261[8]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_261[8]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_261[8]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_261[8]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_261[8]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_261[8]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_261[8]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_261_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_261_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \buffer_1_reg_261_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \buffer_1_reg_261_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \buffer_1_reg_261_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_1_reg_261_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_1_reg_261_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_1_reg_261_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_261_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_1_reg_261_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_1_reg_261_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_1_reg_261_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_261_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_1_reg_261_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_1_reg_261_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal empty_ce0 : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_79 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_81 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal trunc_ln9_reg_747 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_buffer_1_reg_261_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\buffer_1_reg_261[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => trunc_ln9_reg_747(0),
      I1 => buffer_1_reg_261_reg(0),
      I2 => zext_ln37_10_fu_469_p1(0),
      I3 => zext_ln37_10_fu_469_p1(1),
      I4 => Q(1),
      I5 => output_r_d0(0),
      O => \buffer_1_reg_261[0]_i_10_n_5\
    );
\buffer_1_reg_261[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => trunc_ln9_reg_747(3),
      I1 => zext_ln37_10_fu_469_p1(0),
      I2 => zext_ln37_10_fu_469_p1(1),
      I3 => Q(1),
      O => \buffer_1_reg_261[0]_i_3_n_5\
    );
\buffer_1_reg_261[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => trunc_ln9_reg_747(2),
      I1 => zext_ln37_10_fu_469_p1(0),
      I2 => zext_ln37_10_fu_469_p1(1),
      I3 => Q(1),
      O => \buffer_1_reg_261[0]_i_4_n_5\
    );
\buffer_1_reg_261[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => trunc_ln9_reg_747(1),
      I1 => zext_ln37_10_fu_469_p1(0),
      I2 => zext_ln37_10_fu_469_p1(1),
      I3 => Q(1),
      O => \buffer_1_reg_261[0]_i_5_n_5\
    );
\buffer_1_reg_261[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => trunc_ln9_reg_747(0),
      I1 => zext_ln37_10_fu_469_p1(0),
      I2 => zext_ln37_10_fu_469_p1(1),
      I3 => Q(1),
      O => \buffer_1_reg_261[0]_i_6_n_5\
    );
\buffer_1_reg_261[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => trunc_ln9_reg_747(3),
      I1 => buffer_1_reg_261_reg(3),
      I2 => zext_ln37_10_fu_469_p1(0),
      I3 => zext_ln37_10_fu_469_p1(1),
      I4 => Q(1),
      I5 => output_r_d0(3),
      O => \buffer_1_reg_261[0]_i_7_n_5\
    );
\buffer_1_reg_261[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => trunc_ln9_reg_747(2),
      I1 => buffer_1_reg_261_reg(2),
      I2 => zext_ln37_10_fu_469_p1(0),
      I3 => zext_ln37_10_fu_469_p1(1),
      I4 => Q(1),
      I5 => output_r_d0(2),
      O => \buffer_1_reg_261[0]_i_8_n_5\
    );
\buffer_1_reg_261[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => trunc_ln9_reg_747(1),
      I1 => buffer_1_reg_261_reg(1),
      I2 => zext_ln37_10_fu_469_p1(0),
      I3 => zext_ln37_10_fu_469_p1(1),
      I4 => Q(1),
      I5 => output_r_d0(1),
      O => \buffer_1_reg_261[0]_i_9_n_5\
    );
\buffer_1_reg_261[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => trunc_ln9_reg_747(14),
      I1 => zext_ln37_10_fu_469_p1(0),
      I2 => zext_ln37_10_fu_469_p1(1),
      I3 => Q(1),
      O => \buffer_1_reg_261[12]_i_2_n_5\
    );
\buffer_1_reg_261[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => trunc_ln9_reg_747(13),
      I1 => zext_ln37_10_fu_469_p1(0),
      I2 => zext_ln37_10_fu_469_p1(1),
      I3 => Q(1),
      O => \buffer_1_reg_261[12]_i_3_n_5\
    );
\buffer_1_reg_261[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => trunc_ln9_reg_747(12),
      I1 => zext_ln37_10_fu_469_p1(0),
      I2 => zext_ln37_10_fu_469_p1(1),
      I3 => Q(1),
      O => \buffer_1_reg_261[12]_i_4_n_5\
    );
\buffer_1_reg_261[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => trunc_ln9_reg_747(15),
      I1 => buffer_1_reg_261_reg(15),
      I2 => zext_ln37_10_fu_469_p1(0),
      I3 => zext_ln37_10_fu_469_p1(1),
      I4 => Q(1),
      I5 => output_r_d0(15),
      O => \buffer_1_reg_261[12]_i_5_n_5\
    );
\buffer_1_reg_261[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => trunc_ln9_reg_747(14),
      I1 => buffer_1_reg_261_reg(14),
      I2 => zext_ln37_10_fu_469_p1(0),
      I3 => zext_ln37_10_fu_469_p1(1),
      I4 => Q(1),
      I5 => output_r_d0(14),
      O => \buffer_1_reg_261[12]_i_6_n_5\
    );
\buffer_1_reg_261[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => trunc_ln9_reg_747(13),
      I1 => buffer_1_reg_261_reg(13),
      I2 => zext_ln37_10_fu_469_p1(0),
      I3 => zext_ln37_10_fu_469_p1(1),
      I4 => Q(1),
      I5 => output_r_d0(13),
      O => \buffer_1_reg_261[12]_i_7_n_5\
    );
\buffer_1_reg_261[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => trunc_ln9_reg_747(12),
      I1 => buffer_1_reg_261_reg(12),
      I2 => zext_ln37_10_fu_469_p1(0),
      I3 => zext_ln37_10_fu_469_p1(1),
      I4 => Q(1),
      I5 => output_r_d0(12),
      O => \buffer_1_reg_261[12]_i_8_n_5\
    );
\buffer_1_reg_261[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => trunc_ln9_reg_747(7),
      I1 => zext_ln37_10_fu_469_p1(0),
      I2 => zext_ln37_10_fu_469_p1(1),
      I3 => Q(1),
      O => \buffer_1_reg_261[4]_i_2_n_5\
    );
\buffer_1_reg_261[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => trunc_ln9_reg_747(6),
      I1 => zext_ln37_10_fu_469_p1(0),
      I2 => zext_ln37_10_fu_469_p1(1),
      I3 => Q(1),
      O => \buffer_1_reg_261[4]_i_3_n_5\
    );
\buffer_1_reg_261[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => trunc_ln9_reg_747(5),
      I1 => zext_ln37_10_fu_469_p1(0),
      I2 => zext_ln37_10_fu_469_p1(1),
      I3 => Q(1),
      O => \buffer_1_reg_261[4]_i_4_n_5\
    );
\buffer_1_reg_261[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => trunc_ln9_reg_747(4),
      I1 => zext_ln37_10_fu_469_p1(0),
      I2 => zext_ln37_10_fu_469_p1(1),
      I3 => Q(1),
      O => \buffer_1_reg_261[4]_i_5_n_5\
    );
\buffer_1_reg_261[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => trunc_ln9_reg_747(7),
      I1 => buffer_1_reg_261_reg(7),
      I2 => zext_ln37_10_fu_469_p1(0),
      I3 => zext_ln37_10_fu_469_p1(1),
      I4 => Q(1),
      I5 => output_r_d0(7),
      O => \buffer_1_reg_261[4]_i_6_n_5\
    );
\buffer_1_reg_261[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => trunc_ln9_reg_747(6),
      I1 => buffer_1_reg_261_reg(6),
      I2 => zext_ln37_10_fu_469_p1(0),
      I3 => zext_ln37_10_fu_469_p1(1),
      I4 => Q(1),
      I5 => output_r_d0(6),
      O => \buffer_1_reg_261[4]_i_7_n_5\
    );
\buffer_1_reg_261[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => trunc_ln9_reg_747(5),
      I1 => buffer_1_reg_261_reg(5),
      I2 => zext_ln37_10_fu_469_p1(0),
      I3 => zext_ln37_10_fu_469_p1(1),
      I4 => Q(1),
      I5 => output_r_d0(5),
      O => \buffer_1_reg_261[4]_i_8_n_5\
    );
\buffer_1_reg_261[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => trunc_ln9_reg_747(4),
      I1 => buffer_1_reg_261_reg(4),
      I2 => zext_ln37_10_fu_469_p1(0),
      I3 => zext_ln37_10_fu_469_p1(1),
      I4 => Q(1),
      I5 => output_r_d0(4),
      O => \buffer_1_reg_261[4]_i_9_n_5\
    );
\buffer_1_reg_261[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => trunc_ln9_reg_747(11),
      I1 => zext_ln37_10_fu_469_p1(0),
      I2 => zext_ln37_10_fu_469_p1(1),
      I3 => Q(1),
      O => \buffer_1_reg_261[8]_i_2_n_5\
    );
\buffer_1_reg_261[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => trunc_ln9_reg_747(10),
      I1 => zext_ln37_10_fu_469_p1(0),
      I2 => zext_ln37_10_fu_469_p1(1),
      I3 => Q(1),
      O => \buffer_1_reg_261[8]_i_3_n_5\
    );
\buffer_1_reg_261[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => trunc_ln9_reg_747(9),
      I1 => zext_ln37_10_fu_469_p1(0),
      I2 => zext_ln37_10_fu_469_p1(1),
      I3 => Q(1),
      O => \buffer_1_reg_261[8]_i_4_n_5\
    );
\buffer_1_reg_261[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => trunc_ln9_reg_747(8),
      I1 => zext_ln37_10_fu_469_p1(0),
      I2 => zext_ln37_10_fu_469_p1(1),
      I3 => Q(1),
      O => \buffer_1_reg_261[8]_i_5_n_5\
    );
\buffer_1_reg_261[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => trunc_ln9_reg_747(11),
      I1 => buffer_1_reg_261_reg(11),
      I2 => zext_ln37_10_fu_469_p1(0),
      I3 => zext_ln37_10_fu_469_p1(1),
      I4 => Q(1),
      I5 => output_r_d0(11),
      O => \buffer_1_reg_261[8]_i_6_n_5\
    );
\buffer_1_reg_261[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => trunc_ln9_reg_747(10),
      I1 => buffer_1_reg_261_reg(10),
      I2 => zext_ln37_10_fu_469_p1(0),
      I3 => zext_ln37_10_fu_469_p1(1),
      I4 => Q(1),
      I5 => output_r_d0(10),
      O => \buffer_1_reg_261[8]_i_7_n_5\
    );
\buffer_1_reg_261[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => trunc_ln9_reg_747(9),
      I1 => buffer_1_reg_261_reg(9),
      I2 => zext_ln37_10_fu_469_p1(0),
      I3 => zext_ln37_10_fu_469_p1(1),
      I4 => Q(1),
      I5 => output_r_d0(9),
      O => \buffer_1_reg_261[8]_i_8_n_5\
    );
\buffer_1_reg_261[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => trunc_ln9_reg_747(8),
      I1 => buffer_1_reg_261_reg(8),
      I2 => zext_ln37_10_fu_469_p1(0),
      I3 => zext_ln37_10_fu_469_p1(1),
      I4 => Q(1),
      I5 => output_r_d0(8),
      O => \buffer_1_reg_261[8]_i_9_n_5\
    );
\buffer_1_reg_261_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buffer_1_reg_261_reg[0]_i_2_n_5\,
      CO(2) => \buffer_1_reg_261_reg[0]_i_2_n_6\,
      CO(1) => \buffer_1_reg_261_reg[0]_i_2_n_7\,
      CO(0) => \buffer_1_reg_261_reg[0]_i_2_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_1_reg_261[0]_i_3_n_5\,
      DI(2) => \buffer_1_reg_261[0]_i_4_n_5\,
      DI(1) => \buffer_1_reg_261[0]_i_5_n_5\,
      DI(0) => \buffer_1_reg_261[0]_i_6_n_5\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \buffer_1_reg_261[0]_i_7_n_5\,
      S(2) => \buffer_1_reg_261[0]_i_8_n_5\,
      S(1) => \buffer_1_reg_261[0]_i_9_n_5\,
      S(0) => \buffer_1_reg_261[0]_i_10_n_5\
    );
\buffer_1_reg_261_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_1_reg_261_reg[8]_i_1_n_5\,
      CO(3) => \NLW_buffer_1_reg_261_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \buffer_1_reg_261_reg[12]_i_1_n_6\,
      CO(1) => \buffer_1_reg_261_reg[12]_i_1_n_7\,
      CO(0) => \buffer_1_reg_261_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \buffer_1_reg_261[12]_i_2_n_5\,
      DI(1) => \buffer_1_reg_261[12]_i_3_n_5\,
      DI(0) => \buffer_1_reg_261[12]_i_4_n_5\,
      O(3 downto 0) => p_2(3 downto 0),
      S(3) => \buffer_1_reg_261[12]_i_5_n_5\,
      S(2) => \buffer_1_reg_261[12]_i_6_n_5\,
      S(1) => \buffer_1_reg_261[12]_i_7_n_5\,
      S(0) => \buffer_1_reg_261[12]_i_8_n_5\
    );
\buffer_1_reg_261_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_1_reg_261_reg[0]_i_2_n_5\,
      CO(3) => \buffer_1_reg_261_reg[4]_i_1_n_5\,
      CO(2) => \buffer_1_reg_261_reg[4]_i_1_n_6\,
      CO(1) => \buffer_1_reg_261_reg[4]_i_1_n_7\,
      CO(0) => \buffer_1_reg_261_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_1_reg_261[4]_i_2_n_5\,
      DI(2) => \buffer_1_reg_261[4]_i_3_n_5\,
      DI(1) => \buffer_1_reg_261[4]_i_4_n_5\,
      DI(0) => \buffer_1_reg_261[4]_i_5_n_5\,
      O(3 downto 0) => p_0(3 downto 0),
      S(3) => \buffer_1_reg_261[4]_i_6_n_5\,
      S(2) => \buffer_1_reg_261[4]_i_7_n_5\,
      S(1) => \buffer_1_reg_261[4]_i_8_n_5\,
      S(0) => \buffer_1_reg_261[4]_i_9_n_5\
    );
\buffer_1_reg_261_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_1_reg_261_reg[4]_i_1_n_5\,
      CO(3) => \buffer_1_reg_261_reg[8]_i_1_n_5\,
      CO(2) => \buffer_1_reg_261_reg[8]_i_1_n_6\,
      CO(1) => \buffer_1_reg_261_reg[8]_i_1_n_7\,
      CO(0) => \buffer_1_reg_261_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_1_reg_261[8]_i_2_n_5\,
      DI(2) => \buffer_1_reg_261[8]_i_3_n_5\,
      DI(1) => \buffer_1_reg_261[8]_i_4_n_5\,
      DI(0) => \buffer_1_reg_261[8]_i_5_n_5\,
      O(3 downto 0) => p_1(3 downto 0),
      S(3) => \buffer_1_reg_261[8]_i_6_n_5\,
      S(2) => \buffer_1_reg_261[8]_i_7_n_5\,
      S(1) => \buffer_1_reg_261[8]_i_8_n_5\,
      S(0) => \buffer_1_reg_261[8]_i_9_n_5\
    );
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q00(14),
      A(28) => q00(14),
      A(27) => q00(14),
      A(26) => q00(14),
      A(25) => q00(14),
      A(24) => q00(14),
      A(23) => q00(14),
      A(22) => q00(14),
      A(21) => q00(14),
      A(20) => q00(14),
      A(19) => q00(14),
      A(18) => q00(14),
      A(17) => q00(14),
      A(16) => q00(14),
      A(15) => q00(14),
      A(14 downto 0) => q00(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q0(15),
      B(16) => q0(15),
      B(15 downto 0) => q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => empty_ce0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(2),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => Q(3),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_P_UNCONNECTED(47 downto 32),
      P(31) => p_n_79,
      P(30) => p_n_80,
      P(29) => p_n_81,
      P(28 downto 13) => trunc_ln9_reg_747(15 downto 0),
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
p_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => empty_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_mul_mul_16s_16s_32_1_1_DSP48_2_19 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    q00 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    buffer_1_reg_257_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    zext_ln37_17_fu_461_p1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_depthwise_conv2d_fix_1_fu_473_output_r_d0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_mul_mul_16s_16s_32_1_1_DSP48_2_19 : entity is "network_mul_mul_16s_16s_32_1_1_DSP48_2";
end design_1_network_0_0_network_mul_mul_16s_16s_32_1_1_DSP48_2_19;

architecture STRUCTURE of design_1_network_0_0_network_mul_mul_16s_16s_32_1_1_DSP48_2_19 is
  signal \buffer_1_reg_257[0]_i_10_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_257[0]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_257[0]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_257[0]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_257[0]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_257[0]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_257[0]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_257[0]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_257[12]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_257[12]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_257[12]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_257[12]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_257[12]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_257[12]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_257[12]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_257[4]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_257[4]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_257[4]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_257[4]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_257[4]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_257[4]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_257[4]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_257[4]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_257[8]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_257[8]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_257[8]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_257[8]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_257[8]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_257[8]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_257[8]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_257[8]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_257_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_257_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \buffer_1_reg_257_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \buffer_1_reg_257_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \buffer_1_reg_257_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_1_reg_257_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_1_reg_257_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_1_reg_257_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_257_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_1_reg_257_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_1_reg_257_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_1_reg_257_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_257_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_1_reg_257_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_1_reg_257_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal empty_ce0 : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_79 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_81 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal trunc_ln_reg_743 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_buffer_1_reg_257_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\buffer_1_reg_257[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_743(0),
      I1 => buffer_1_reg_257_reg(0),
      I2 => Q(1),
      I3 => zext_ln37_17_fu_461_p1(0),
      I4 => zext_ln37_17_fu_461_p1(1),
      I5 => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(0),
      O => \buffer_1_reg_257[0]_i_10_n_5\
    );
\buffer_1_reg_257[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_743(3),
      I1 => Q(1),
      I2 => zext_ln37_17_fu_461_p1(0),
      I3 => zext_ln37_17_fu_461_p1(1),
      O => \buffer_1_reg_257[0]_i_3_n_5\
    );
\buffer_1_reg_257[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_743(2),
      I1 => Q(1),
      I2 => zext_ln37_17_fu_461_p1(0),
      I3 => zext_ln37_17_fu_461_p1(1),
      O => \buffer_1_reg_257[0]_i_4_n_5\
    );
\buffer_1_reg_257[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_743(1),
      I1 => Q(1),
      I2 => zext_ln37_17_fu_461_p1(0),
      I3 => zext_ln37_17_fu_461_p1(1),
      O => \buffer_1_reg_257[0]_i_5_n_5\
    );
\buffer_1_reg_257[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_743(0),
      I1 => Q(1),
      I2 => zext_ln37_17_fu_461_p1(0),
      I3 => zext_ln37_17_fu_461_p1(1),
      O => \buffer_1_reg_257[0]_i_6_n_5\
    );
\buffer_1_reg_257[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_743(3),
      I1 => buffer_1_reg_257_reg(3),
      I2 => Q(1),
      I3 => zext_ln37_17_fu_461_p1(0),
      I4 => zext_ln37_17_fu_461_p1(1),
      I5 => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(3),
      O => \buffer_1_reg_257[0]_i_7_n_5\
    );
\buffer_1_reg_257[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_743(2),
      I1 => buffer_1_reg_257_reg(2),
      I2 => Q(1),
      I3 => zext_ln37_17_fu_461_p1(0),
      I4 => zext_ln37_17_fu_461_p1(1),
      I5 => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(2),
      O => \buffer_1_reg_257[0]_i_8_n_5\
    );
\buffer_1_reg_257[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_743(1),
      I1 => buffer_1_reg_257_reg(1),
      I2 => Q(1),
      I3 => zext_ln37_17_fu_461_p1(0),
      I4 => zext_ln37_17_fu_461_p1(1),
      I5 => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(1),
      O => \buffer_1_reg_257[0]_i_9_n_5\
    );
\buffer_1_reg_257[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_743(14),
      I1 => Q(1),
      I2 => zext_ln37_17_fu_461_p1(0),
      I3 => zext_ln37_17_fu_461_p1(1),
      O => \buffer_1_reg_257[12]_i_2_n_5\
    );
\buffer_1_reg_257[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_743(13),
      I1 => Q(1),
      I2 => zext_ln37_17_fu_461_p1(0),
      I3 => zext_ln37_17_fu_461_p1(1),
      O => \buffer_1_reg_257[12]_i_3_n_5\
    );
\buffer_1_reg_257[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_743(12),
      I1 => Q(1),
      I2 => zext_ln37_17_fu_461_p1(0),
      I3 => zext_ln37_17_fu_461_p1(1),
      O => \buffer_1_reg_257[12]_i_4_n_5\
    );
\buffer_1_reg_257[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => buffer_1_reg_257_reg(15),
      I1 => trunc_ln_reg_743(15),
      I2 => zext_ln37_17_fu_461_p1(1),
      I3 => zext_ln37_17_fu_461_p1(0),
      I4 => Q(1),
      I5 => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(15),
      O => \buffer_1_reg_257[12]_i_5_n_5\
    );
\buffer_1_reg_257[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_743(14),
      I1 => buffer_1_reg_257_reg(14),
      I2 => Q(1),
      I3 => zext_ln37_17_fu_461_p1(0),
      I4 => zext_ln37_17_fu_461_p1(1),
      I5 => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(14),
      O => \buffer_1_reg_257[12]_i_6_n_5\
    );
\buffer_1_reg_257[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_743(13),
      I1 => buffer_1_reg_257_reg(13),
      I2 => Q(1),
      I3 => zext_ln37_17_fu_461_p1(0),
      I4 => zext_ln37_17_fu_461_p1(1),
      I5 => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(13),
      O => \buffer_1_reg_257[12]_i_7_n_5\
    );
\buffer_1_reg_257[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_743(12),
      I1 => buffer_1_reg_257_reg(12),
      I2 => Q(1),
      I3 => zext_ln37_17_fu_461_p1(0),
      I4 => zext_ln37_17_fu_461_p1(1),
      I5 => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(12),
      O => \buffer_1_reg_257[12]_i_8_n_5\
    );
\buffer_1_reg_257[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_743(7),
      I1 => Q(1),
      I2 => zext_ln37_17_fu_461_p1(0),
      I3 => zext_ln37_17_fu_461_p1(1),
      O => \buffer_1_reg_257[4]_i_2_n_5\
    );
\buffer_1_reg_257[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_743(6),
      I1 => Q(1),
      I2 => zext_ln37_17_fu_461_p1(0),
      I3 => zext_ln37_17_fu_461_p1(1),
      O => \buffer_1_reg_257[4]_i_3_n_5\
    );
\buffer_1_reg_257[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_743(5),
      I1 => Q(1),
      I2 => zext_ln37_17_fu_461_p1(0),
      I3 => zext_ln37_17_fu_461_p1(1),
      O => \buffer_1_reg_257[4]_i_4_n_5\
    );
\buffer_1_reg_257[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_743(4),
      I1 => Q(1),
      I2 => zext_ln37_17_fu_461_p1(0),
      I3 => zext_ln37_17_fu_461_p1(1),
      O => \buffer_1_reg_257[4]_i_5_n_5\
    );
\buffer_1_reg_257[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_743(7),
      I1 => buffer_1_reg_257_reg(7),
      I2 => Q(1),
      I3 => zext_ln37_17_fu_461_p1(0),
      I4 => zext_ln37_17_fu_461_p1(1),
      I5 => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(7),
      O => \buffer_1_reg_257[4]_i_6_n_5\
    );
\buffer_1_reg_257[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_743(6),
      I1 => buffer_1_reg_257_reg(6),
      I2 => Q(1),
      I3 => zext_ln37_17_fu_461_p1(0),
      I4 => zext_ln37_17_fu_461_p1(1),
      I5 => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(6),
      O => \buffer_1_reg_257[4]_i_7_n_5\
    );
\buffer_1_reg_257[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_743(5),
      I1 => buffer_1_reg_257_reg(5),
      I2 => Q(1),
      I3 => zext_ln37_17_fu_461_p1(0),
      I4 => zext_ln37_17_fu_461_p1(1),
      I5 => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(5),
      O => \buffer_1_reg_257[4]_i_8_n_5\
    );
\buffer_1_reg_257[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_743(4),
      I1 => buffer_1_reg_257_reg(4),
      I2 => Q(1),
      I3 => zext_ln37_17_fu_461_p1(0),
      I4 => zext_ln37_17_fu_461_p1(1),
      I5 => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(4),
      O => \buffer_1_reg_257[4]_i_9_n_5\
    );
\buffer_1_reg_257[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_743(11),
      I1 => Q(1),
      I2 => zext_ln37_17_fu_461_p1(0),
      I3 => zext_ln37_17_fu_461_p1(1),
      O => \buffer_1_reg_257[8]_i_2_n_5\
    );
\buffer_1_reg_257[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_743(10),
      I1 => Q(1),
      I2 => zext_ln37_17_fu_461_p1(0),
      I3 => zext_ln37_17_fu_461_p1(1),
      O => \buffer_1_reg_257[8]_i_3_n_5\
    );
\buffer_1_reg_257[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_743(9),
      I1 => Q(1),
      I2 => zext_ln37_17_fu_461_p1(0),
      I3 => zext_ln37_17_fu_461_p1(1),
      O => \buffer_1_reg_257[8]_i_4_n_5\
    );
\buffer_1_reg_257[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_743(8),
      I1 => Q(1),
      I2 => zext_ln37_17_fu_461_p1(0),
      I3 => zext_ln37_17_fu_461_p1(1),
      O => \buffer_1_reg_257[8]_i_5_n_5\
    );
\buffer_1_reg_257[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_743(11),
      I1 => buffer_1_reg_257_reg(11),
      I2 => Q(1),
      I3 => zext_ln37_17_fu_461_p1(0),
      I4 => zext_ln37_17_fu_461_p1(1),
      I5 => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(11),
      O => \buffer_1_reg_257[8]_i_6_n_5\
    );
\buffer_1_reg_257[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_743(10),
      I1 => buffer_1_reg_257_reg(10),
      I2 => Q(1),
      I3 => zext_ln37_17_fu_461_p1(0),
      I4 => zext_ln37_17_fu_461_p1(1),
      I5 => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(10),
      O => \buffer_1_reg_257[8]_i_7_n_5\
    );
\buffer_1_reg_257[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_743(9),
      I1 => buffer_1_reg_257_reg(9),
      I2 => Q(1),
      I3 => zext_ln37_17_fu_461_p1(0),
      I4 => zext_ln37_17_fu_461_p1(1),
      I5 => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(9),
      O => \buffer_1_reg_257[8]_i_8_n_5\
    );
\buffer_1_reg_257[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_743(8),
      I1 => buffer_1_reg_257_reg(8),
      I2 => Q(1),
      I3 => zext_ln37_17_fu_461_p1(0),
      I4 => zext_ln37_17_fu_461_p1(1),
      I5 => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(8),
      O => \buffer_1_reg_257[8]_i_9_n_5\
    );
\buffer_1_reg_257_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buffer_1_reg_257_reg[0]_i_2_n_5\,
      CO(2) => \buffer_1_reg_257_reg[0]_i_2_n_6\,
      CO(1) => \buffer_1_reg_257_reg[0]_i_2_n_7\,
      CO(0) => \buffer_1_reg_257_reg[0]_i_2_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_1_reg_257[0]_i_3_n_5\,
      DI(2) => \buffer_1_reg_257[0]_i_4_n_5\,
      DI(1) => \buffer_1_reg_257[0]_i_5_n_5\,
      DI(0) => \buffer_1_reg_257[0]_i_6_n_5\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \buffer_1_reg_257[0]_i_7_n_5\,
      S(2) => \buffer_1_reg_257[0]_i_8_n_5\,
      S(1) => \buffer_1_reg_257[0]_i_9_n_5\,
      S(0) => \buffer_1_reg_257[0]_i_10_n_5\
    );
\buffer_1_reg_257_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_1_reg_257_reg[8]_i_1_n_5\,
      CO(3) => \NLW_buffer_1_reg_257_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \buffer_1_reg_257_reg[12]_i_1_n_6\,
      CO(1) => \buffer_1_reg_257_reg[12]_i_1_n_7\,
      CO(0) => \buffer_1_reg_257_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \buffer_1_reg_257[12]_i_2_n_5\,
      DI(1) => \buffer_1_reg_257[12]_i_3_n_5\,
      DI(0) => \buffer_1_reg_257[12]_i_4_n_5\,
      O(3 downto 0) => p_2(3 downto 0),
      S(3) => \buffer_1_reg_257[12]_i_5_n_5\,
      S(2) => \buffer_1_reg_257[12]_i_6_n_5\,
      S(1) => \buffer_1_reg_257[12]_i_7_n_5\,
      S(0) => \buffer_1_reg_257[12]_i_8_n_5\
    );
\buffer_1_reg_257_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_1_reg_257_reg[0]_i_2_n_5\,
      CO(3) => \buffer_1_reg_257_reg[4]_i_1_n_5\,
      CO(2) => \buffer_1_reg_257_reg[4]_i_1_n_6\,
      CO(1) => \buffer_1_reg_257_reg[4]_i_1_n_7\,
      CO(0) => \buffer_1_reg_257_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_1_reg_257[4]_i_2_n_5\,
      DI(2) => \buffer_1_reg_257[4]_i_3_n_5\,
      DI(1) => \buffer_1_reg_257[4]_i_4_n_5\,
      DI(0) => \buffer_1_reg_257[4]_i_5_n_5\,
      O(3 downto 0) => p_0(3 downto 0),
      S(3) => \buffer_1_reg_257[4]_i_6_n_5\,
      S(2) => \buffer_1_reg_257[4]_i_7_n_5\,
      S(1) => \buffer_1_reg_257[4]_i_8_n_5\,
      S(0) => \buffer_1_reg_257[4]_i_9_n_5\
    );
\buffer_1_reg_257_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_1_reg_257_reg[4]_i_1_n_5\,
      CO(3) => \buffer_1_reg_257_reg[8]_i_1_n_5\,
      CO(2) => \buffer_1_reg_257_reg[8]_i_1_n_6\,
      CO(1) => \buffer_1_reg_257_reg[8]_i_1_n_7\,
      CO(0) => \buffer_1_reg_257_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_1_reg_257[8]_i_2_n_5\,
      DI(2) => \buffer_1_reg_257[8]_i_3_n_5\,
      DI(1) => \buffer_1_reg_257[8]_i_4_n_5\,
      DI(0) => \buffer_1_reg_257[8]_i_5_n_5\,
      O(3 downto 0) => p_1(3 downto 0),
      S(3) => \buffer_1_reg_257[8]_i_6_n_5\,
      S(2) => \buffer_1_reg_257[8]_i_7_n_5\,
      S(1) => \buffer_1_reg_257[8]_i_8_n_5\,
      S(0) => \buffer_1_reg_257[8]_i_9_n_5\
    );
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q00(14),
      A(28) => q00(14),
      A(27) => q00(14),
      A(26) => q00(14),
      A(25) => q00(14),
      A(24) => q00(14),
      A(23) => q00(14),
      A(22) => q00(14),
      A(21) => q00(14),
      A(20) => q00(14),
      A(19) => q00(14),
      A(18) => q00(14),
      A(17) => q00(14),
      A(16) => q00(14),
      A(15) => q00(14),
      A(14 downto 0) => q00(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q0(15),
      B(16) => q0(15),
      B(15 downto 0) => q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => empty_ce0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(2),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => Q(3),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_P_UNCONNECTED(47 downto 32),
      P(31) => p_n_79,
      P(30) => p_n_80,
      P(29) => p_n_81,
      P(28 downto 13) => trunc_ln_reg_743(15 downto 0),
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
\p_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => empty_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_sig_buffer_keep_V_ram is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC;
    sig_buffer_dest_V_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    input_data_data_V_0_ack_out : in STD_LOGIC;
    input_data_strb_V_0_payload_B : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_strb_V_0_payload_A : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_strb_V_0_sel : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_sig_buffer_keep_V_ram : entity is "network_sig_buffer_keep_V_ram";
end design_1_network_0_0_network_sig_buffer_keep_V_ram;

architecture STRUCTURE of design_1_network_0_0_network_sig_buffer_keep_V_ram is
  signal input_data_strb_V_0_data_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 1568;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 1;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 1;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 4) => sig_buffer_dest_V_address0(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 2) => B"00000000000000",
      DIADI(1 downto 0) => input_data_strb_V_0_data_out(1 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 2) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 2),
      DOADO(1 downto 0) => D(1 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => sig_buffer_dest_V_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => input_data_data_V_0_ack_out,
      WEA(0) => input_data_data_V_0_ack_out,
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => input_data_strb_V_0_payload_B(1),
      I1 => input_data_strb_V_0_payload_A(1),
      I2 => input_data_strb_V_0_sel,
      O => input_data_strb_V_0_data_out(1)
    );
\ram_reg_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => input_data_strb_V_0_payload_B(0),
      I1 => input_data_strb_V_0_payload_A(0),
      I2 => input_data_strb_V_0_sel,
      O => input_data_strb_V_0_data_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_sig_buffer_keep_V_ram_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC;
    sig_buffer_dest_V_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    input_data_data_V_0_ack_out : in STD_LOGIC;
    input_data_keep_V_0_payload_B : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_keep_V_0_payload_A : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_keep_V_0_sel : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_sig_buffer_keep_V_ram_6 : entity is "network_sig_buffer_keep_V_ram";
end design_1_network_0_0_network_sig_buffer_keep_V_ram_6;

architecture STRUCTURE of design_1_network_0_0_network_sig_buffer_keep_V_ram_6 is
  signal input_data_keep_V_0_data_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 1568;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 1;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 1;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 4) => sig_buffer_dest_V_address0(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 2) => B"00000000000000",
      DIADI(1 downto 0) => input_data_keep_V_0_data_out(1 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 2) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 2),
      DOADO(1 downto 0) => D(1 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => sig_buffer_dest_V_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => input_data_data_V_0_ack_out,
      WEA(0) => input_data_data_V_0_ack_out,
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => input_data_keep_V_0_payload_B(1),
      I1 => input_data_keep_V_0_payload_A(1),
      I2 => input_data_keep_V_0_sel,
      O => input_data_keep_V_0_data_out(1)
    );
ram_reg_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => input_data_keep_V_0_payload_B(0),
      I1 => input_data_keep_V_0_payload_A(0),
      I2 => input_data_keep_V_0_sel,
      O => input_data_keep_V_0_data_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_sig_buffer_user_V_ram is
  port (
    \q0_reg[0]_0\ : out STD_LOGIC;
    \q0_reg[0]_1\ : out STD_LOGIC;
    input_data_user_V_0_payload_B : in STD_LOGIC;
    input_data_user_V_0_payload_A : in STD_LOGIC;
    input_data_user_V_0_sel : in STD_LOGIC;
    \output_data_user_V_1_payload_B_reg[0]\ : in STD_LOGIC;
    \output_data_user_V_1_payload_B_reg[0]_0\ : in STD_LOGIC;
    output_data_user_V_1_sel_wr : in STD_LOGIC;
    output_data_user_V_1_payload_A : in STD_LOGIC;
    output_data_user_V_1_payload_B : in STD_LOGIC;
    sig_buffer_dest_V_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0[0]_i_2_0\ : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_sig_buffer_user_V_ram : entity is "network_sig_buffer_user_V_ram";
end design_1_network_0_0_network_sig_buffer_user_V_ram;

architecture STRUCTURE of design_1_network_0_0_network_sig_buffer_user_V_ram is
  signal input_data_user_V_0_data_out : STD_LOGIC;
  signal q00 : STD_LOGIC;
  signal \q0[0]_i_2_n_5\ : STD_LOGIC;
  signal \q0_reg_n_5_[0]\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_5 : STD_LOGIC;
  signal ram_reg_0_255_0_0_n_5 : STD_LOGIC;
  signal ram_reg_256_511_0_0_n_5 : STD_LOGIC;
  signal ram_reg_512_767_0_0_n_5 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_255_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_255_0_0 : label is 255;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_255_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_256_511_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin of ram_reg_256_511_0_0 : label is 256;
  attribute ram_addr_end of ram_reg_256_511_0_0 : label is 511;
  attribute ram_offset of ram_reg_256_511_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_256_511_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_256_511_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_512_767_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin of ram_reg_512_767_0_0 : label is 512;
  attribute ram_addr_end of ram_reg_512_767_0_0 : label is 767;
  attribute ram_offset of ram_reg_512_767_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_512_767_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_512_767_0_0 : label is 0;
begin
\output_data_user_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \q0_reg_n_5_[0]\,
      I1 => \output_data_user_V_1_payload_B_reg[0]\,
      I2 => \output_data_user_V_1_payload_B_reg[0]_0\,
      I3 => output_data_user_V_1_sel_wr,
      I4 => output_data_user_V_1_payload_A,
      O => \q0_reg[0]_0\
    );
\output_data_user_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => \q0_reg_n_5_[0]\,
      I1 => output_data_user_V_1_sel_wr,
      I2 => \output_data_user_V_1_payload_B_reg[0]\,
      I3 => \output_data_user_V_1_payload_B_reg[0]_0\,
      I4 => output_data_user_V_1_payload_B,
      O => \q0_reg[0]_1\
    );
\q0[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0[0]_i_2_n_5\,
      I1 => ram_reg_512_767_0_0_n_5,
      I2 => sig_buffer_dest_V_address0(9),
      I3 => ram_reg_256_511_0_0_n_5,
      I4 => sig_buffer_dest_V_address0(8),
      I5 => ram_reg_0_255_0_0_n_5,
      O => q00
    );
\q0[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sig_buffer_dest_V_address0(6),
      I1 => sig_buffer_dest_V_address0(4),
      I2 => ram_reg_0_15_0_0_n_5,
      I3 => sig_buffer_dest_V_address0(5),
      I4 => sig_buffer_dest_V_address0(7),
      O => \q0[0]_i_2_n_5\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sig_buffer_dest_V_ce0,
      D => q00,
      Q => \q0_reg_n_5_[0]\,
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => sig_buffer_dest_V_address0(0),
      A1 => sig_buffer_dest_V_address0(1),
      A2 => sig_buffer_dest_V_address0(2),
      A3 => sig_buffer_dest_V_address0(3),
      A4 => '0',
      D => input_data_user_V_0_data_out,
      O => ram_reg_0_15_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0[0]_i_2_0\
    );
ram_reg_0_255_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => sig_buffer_dest_V_address0(7 downto 0),
      D => input_data_user_V_0_data_out,
      O => ram_reg_0_255_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
\ram_reg_0_255_0_0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => input_data_user_V_0_payload_B,
      I1 => input_data_user_V_0_payload_A,
      I2 => input_data_user_V_0_sel,
      O => input_data_user_V_0_data_out
    );
ram_reg_256_511_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => sig_buffer_dest_V_address0(7 downto 0),
      D => input_data_user_V_0_data_out,
      O => ram_reg_256_511_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0_reg[0]_3\
    );
ram_reg_512_767_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => sig_buffer_dest_V_address0(7 downto 0),
      D => input_data_user_V_0_data_out,
      O => ram_reg_512_767_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0_reg[0]_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_sig_buffer_user_V_ram_5 is
  port (
    input_data_last_V_tm_fu_626_p1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_buffer_dest_V_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : out STD_LOGIC;
    \q0_reg[0]_1\ : out STD_LOGIC;
    \i_2_reg_420_reg[8]\ : out STD_LOGIC;
    input_data_last_V_0_payload_B : in STD_LOGIC;
    input_data_last_V_0_sel : in STD_LOGIC;
    input_data_last_V_0_payload_A : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_0_reg_398_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \output_data_last_V_1_payload_B_reg[0]\ : in STD_LOGIC;
    \output_data_last_V_1_payload_B_reg[0]_0\ : in STD_LOGIC;
    output_data_last_V_1_sel_wr : in STD_LOGIC;
    output_data_last_V_1_payload_A : in STD_LOGIC;
    output_data_last_V_1_payload_B : in STD_LOGIC;
    input_data_data_V_0_ack_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_sig_buffer_user_V_ram_5 : entity is "network_sig_buffer_user_V_ram";
end design_1_network_0_0_network_sig_buffer_user_V_ram_5;

architecture STRUCTURE of design_1_network_0_0_network_sig_buffer_user_V_ram_5 is
  signal \^i_2_reg_420_reg[8]\ : STD_LOGIC;
  signal \^input_data_last_v_tm_fu_626_p1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \q0[0]_i_1__3_n_5\ : STD_LOGIC;
  signal \q0[0]_i_2__2_n_5\ : STD_LOGIC;
  signal \q0_reg_n_5_[0]\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_2__4_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_5 : STD_LOGIC;
  signal ram_reg_0_255_0_0_n_5 : STD_LOGIC;
  signal ram_reg_256_511_0_0_n_5 : STD_LOGIC;
  signal ram_reg_512_767_0_0_n_5 : STD_LOGIC;
  signal \^sig_buffer_dest_v_address0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_255_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_255_0_0 : label is 255;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_255_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_256_511_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin of ram_reg_256_511_0_0 : label is 256;
  attribute ram_addr_end of ram_reg_256_511_0_0 : label is 511;
  attribute ram_offset of ram_reg_256_511_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_256_511_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_256_511_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_512_767_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin of ram_reg_512_767_0_0 : label is 512;
  attribute ram_addr_end of ram_reg_512_767_0_0 : label is 767;
  attribute ram_offset of ram_reg_512_767_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_512_767_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_512_767_0_0 : label is 0;
begin
  \i_2_reg_420_reg[8]\ <= \^i_2_reg_420_reg[8]\;
  input_data_last_V_tm_fu_626_p1(0) <= \^input_data_last_v_tm_fu_626_p1\(0);
  sig_buffer_dest_V_address0(3 downto 0) <= \^sig_buffer_dest_v_address0\(3 downto 0);
\output_data_last_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \q0_reg_n_5_[0]\,
      I1 => \output_data_last_V_1_payload_B_reg[0]\,
      I2 => \output_data_last_V_1_payload_B_reg[0]_0\,
      I3 => output_data_last_V_1_sel_wr,
      I4 => output_data_last_V_1_payload_A,
      O => \q0_reg[0]_0\
    );
\output_data_last_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => \q0_reg_n_5_[0]\,
      I1 => output_data_last_V_1_sel_wr,
      I2 => \output_data_last_V_1_payload_B_reg[0]\,
      I3 => \output_data_last_V_1_payload_B_reg[0]_0\,
      I4 => output_data_last_V_1_payload_B,
      O => \q0_reg[0]_1\
    );
\q0[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0[0]_i_2__2_n_5\,
      I1 => ram_reg_512_767_0_0_n_5,
      I2 => \q0_reg[0]_3\(5),
      I3 => ram_reg_256_511_0_0_n_5,
      I4 => \q0_reg[0]_3\(4),
      I5 => ram_reg_0_255_0_0_n_5,
      O => \q0[0]_i_1__3_n_5\
    );
\q0[0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^sig_buffer_dest_v_address0\(2),
      I1 => \^sig_buffer_dest_v_address0\(0),
      I2 => ram_reg_0_15_0_0_n_5,
      I3 => \^sig_buffer_dest_v_address0\(1),
      I4 => \^sig_buffer_dest_v_address0\(3),
      O => \q0[0]_i_2__2_n_5\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sig_buffer_dest_V_ce0,
      D => \q0[0]_i_1__3_n_5\,
      Q => \q0_reg_n_5_[0]\,
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[0]_3\(0),
      A1 => \q0_reg[0]_3\(1),
      A2 => \q0_reg[0]_3\(2),
      A3 => \q0_reg[0]_3\(3),
      A4 => '0',
      D => \^input_data_last_v_tm_fu_626_p1\(0),
      O => ram_reg_0_15_0_0_n_5,
      WCLK => ap_clk,
      WE => \^i_2_reg_420_reg[8]\
    );
\ram_reg_0_15_0_0_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \ram_reg_0_15_0_0_i_2__4_n_5\,
      I1 => \^sig_buffer_dest_v_address0\(1),
      I2 => \^sig_buffer_dest_v_address0\(0),
      I3 => \^sig_buffer_dest_v_address0\(3),
      I4 => \^sig_buffer_dest_v_address0\(2),
      O => \^i_2_reg_420_reg[8]\
    );
\ram_reg_0_15_0_0_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"757FF5FF7F7FFFFF"
    )
        port map (
      I0 => input_data_data_V_0_ack_out,
      I1 => Q(4),
      I2 => ram_reg(0),
      I3 => i_0_reg_398_reg(4),
      I4 => Q(5),
      I5 => i_0_reg_398_reg(5),
      O => \ram_reg_0_15_0_0_i_2__4_n_5\
    );
ram_reg_0_255_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 4) => \^sig_buffer_dest_v_address0\(3 downto 0),
      A(3 downto 0) => \q0_reg[0]_3\(3 downto 0),
      D => \^input_data_last_v_tm_fu_626_p1\(0),
      O => ram_reg_0_255_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_0_255_0_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_data_last_V_0_payload_B,
      I1 => input_data_last_V_0_sel,
      I2 => input_data_last_V_0_payload_A,
      O => \^input_data_last_v_tm_fu_626_p1\(0)
    );
ram_reg_256_511_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 4) => \^sig_buffer_dest_v_address0\(3 downto 0),
      A(3 downto 0) => \q0_reg[0]_3\(3 downto 0),
      D => \^input_data_last_v_tm_fu_626_p1\(0),
      O => ram_reg_256_511_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0_reg[0]_4\
    );
ram_reg_512_767_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 4) => \^sig_buffer_dest_v_address0\(3 downto 0),
      A(3 downto 0) => \q0_reg[0]_3\(3 downto 0),
      D => \^input_data_last_v_tm_fu_626_p1\(0),
      O => ram_reg_512_767_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0_reg[0]_5\
    );
ram_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => ram_reg(0),
      I2 => i_0_reg_398_reg(3),
      O => \^sig_buffer_dest_v_address0\(3)
    );
ram_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg(0),
      I2 => i_0_reg_398_reg(2),
      O => \^sig_buffer_dest_v_address0\(2)
    );
ram_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg(0),
      I2 => i_0_reg_398_reg(1),
      O => \^sig_buffer_dest_v_address0\(1)
    );
ram_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg(0),
      I2 => i_0_reg_398_reg(0),
      O => \^sig_buffer_dest_v_address0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_sig_buffer_user_V_ram_7 is
  port (
    \q0_reg[0]_0\ : out STD_LOGIC;
    \q0_reg[0]_1\ : out STD_LOGIC;
    input_data_id_V_0_payload_B : in STD_LOGIC;
    input_data_id_V_0_payload_A : in STD_LOGIC;
    input_data_id_V_0_sel : in STD_LOGIC;
    \output_data_id_V_1_payload_B_reg[0]\ : in STD_LOGIC;
    \output_data_id_V_1_payload_B_reg[0]_0\ : in STD_LOGIC;
    output_data_id_V_1_sel_wr : in STD_LOGIC;
    output_data_id_V_1_payload_A : in STD_LOGIC;
    output_data_id_V_1_payload_B : in STD_LOGIC;
    sig_buffer_dest_V_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0[0]_i_2__1_0\ : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_sig_buffer_user_V_ram_7 : entity is "network_sig_buffer_user_V_ram";
end design_1_network_0_0_network_sig_buffer_user_V_ram_7;

architecture STRUCTURE of design_1_network_0_0_network_sig_buffer_user_V_ram_7 is
  signal input_data_id_V_0_data_out : STD_LOGIC;
  signal \q0[0]_i_1__4_n_5\ : STD_LOGIC;
  signal \q0[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \q0_reg_n_5_[0]\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_5 : STD_LOGIC;
  signal ram_reg_0_255_0_0_n_5 : STD_LOGIC;
  signal ram_reg_256_511_0_0_n_5 : STD_LOGIC;
  signal ram_reg_512_767_0_0_n_5 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_255_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_255_0_0 : label is 255;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_255_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_256_511_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin of ram_reg_256_511_0_0 : label is 256;
  attribute ram_addr_end of ram_reg_256_511_0_0 : label is 511;
  attribute ram_offset of ram_reg_256_511_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_256_511_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_256_511_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_512_767_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin of ram_reg_512_767_0_0 : label is 512;
  attribute ram_addr_end of ram_reg_512_767_0_0 : label is 767;
  attribute ram_offset of ram_reg_512_767_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_512_767_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_512_767_0_0 : label is 0;
begin
\output_data_id_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \q0_reg_n_5_[0]\,
      I1 => \output_data_id_V_1_payload_B_reg[0]\,
      I2 => \output_data_id_V_1_payload_B_reg[0]_0\,
      I3 => output_data_id_V_1_sel_wr,
      I4 => output_data_id_V_1_payload_A,
      O => \q0_reg[0]_0\
    );
\output_data_id_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => \q0_reg_n_5_[0]\,
      I1 => output_data_id_V_1_sel_wr,
      I2 => \output_data_id_V_1_payload_B_reg[0]\,
      I3 => \output_data_id_V_1_payload_B_reg[0]_0\,
      I4 => output_data_id_V_1_payload_B,
      O => \q0_reg[0]_1\
    );
\q0[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0[0]_i_2__1_n_5\,
      I1 => ram_reg_512_767_0_0_n_5,
      I2 => sig_buffer_dest_V_address0(9),
      I3 => ram_reg_256_511_0_0_n_5,
      I4 => sig_buffer_dest_V_address0(8),
      I5 => ram_reg_0_255_0_0_n_5,
      O => \q0[0]_i_1__4_n_5\
    );
\q0[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sig_buffer_dest_V_address0(6),
      I1 => sig_buffer_dest_V_address0(4),
      I2 => ram_reg_0_15_0_0_n_5,
      I3 => sig_buffer_dest_V_address0(5),
      I4 => sig_buffer_dest_V_address0(7),
      O => \q0[0]_i_2__1_n_5\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sig_buffer_dest_V_ce0,
      D => \q0[0]_i_1__4_n_5\,
      Q => \q0_reg_n_5_[0]\,
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => sig_buffer_dest_V_address0(0),
      A1 => sig_buffer_dest_V_address0(1),
      A2 => sig_buffer_dest_V_address0(2),
      A3 => sig_buffer_dest_V_address0(3),
      A4 => '0',
      D => input_data_id_V_0_data_out,
      O => ram_reg_0_15_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0[0]_i_2__1_0\
    );
ram_reg_0_255_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => sig_buffer_dest_V_address0(7 downto 0),
      D => input_data_id_V_0_data_out,
      O => ram_reg_0_255_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
\ram_reg_0_255_0_0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => input_data_id_V_0_payload_B,
      I1 => input_data_id_V_0_payload_A,
      I2 => input_data_id_V_0_sel,
      O => input_data_id_V_0_data_out
    );
ram_reg_256_511_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => sig_buffer_dest_V_address0(7 downto 0),
      D => input_data_id_V_0_data_out,
      O => ram_reg_256_511_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0_reg[0]_3\
    );
ram_reg_512_767_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => sig_buffer_dest_V_address0(7 downto 0),
      D => input_data_id_V_0_data_out,
      O => ram_reg_512_767_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0_reg[0]_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_sig_buffer_user_V_ram_8 is
  port (
    sig_buffer_dest_V_ce0 : out STD_LOGIC;
    sig_buffer_dest_V_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_0\ : out STD_LOGIC;
    \q0_reg[0]_1\ : out STD_LOGIC;
    \i_2_reg_420_reg[8]\ : out STD_LOGIC;
    \i_0_reg_398_reg[9]\ : out STD_LOGIC;
    \i_0_reg_398_reg[8]\ : out STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_0_reg_398_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    input_data_dest_V_0_payload_B : in STD_LOGIC;
    input_data_dest_V_0_payload_A : in STD_LOGIC;
    input_data_dest_V_0_sel : in STD_LOGIC;
    \output_data_dest_V_1_payload_B_reg[0]\ : in STD_LOGIC;
    \output_data_dest_V_1_payload_B_reg[0]_0\ : in STD_LOGIC;
    output_data_dest_V_1_sel_wr : in STD_LOGIC;
    output_data_dest_V_1_payload_A : in STD_LOGIC;
    output_data_dest_V_1_payload_B : in STD_LOGIC;
    input_data_data_V_0_ack_out : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0[0]_i_2__0_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_sig_buffer_user_V_ram_8 : entity is "network_sig_buffer_user_V_ram";
end design_1_network_0_0_network_sig_buffer_user_V_ram_8;

architecture STRUCTURE of design_1_network_0_0_network_sig_buffer_user_V_ram_8 is
  signal \^i_0_reg_398_reg[8]\ : STD_LOGIC;
  signal \^i_0_reg_398_reg[9]\ : STD_LOGIC;
  signal \^i_2_reg_420_reg[8]\ : STD_LOGIC;
  signal input_data_dest_V_0_data_out : STD_LOGIC;
  signal \q0[0]_i_1__5_n_5\ : STD_LOGIC;
  signal \q0[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \q0_reg_n_5_[0]\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_5 : STD_LOGIC;
  signal ram_reg_0_255_0_0_n_5 : STD_LOGIC;
  signal ram_reg_256_511_0_0_n_5 : STD_LOGIC;
  signal ram_reg_512_767_0_0_n_5 : STD_LOGIC;
  signal \^sig_buffer_dest_v_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^sig_buffer_dest_v_ce0\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_255_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_255_0_0 : label is 255;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_255_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_256_511_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin of ram_reg_256_511_0_0 : label is 256;
  attribute ram_addr_end of ram_reg_256_511_0_0 : label is 511;
  attribute ram_offset of ram_reg_256_511_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_256_511_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_256_511_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_512_767_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin of ram_reg_512_767_0_0 : label is 512;
  attribute ram_addr_end of ram_reg_512_767_0_0 : label is 767;
  attribute ram_offset of ram_reg_512_767_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_512_767_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_512_767_0_0 : label is 0;
begin
  \i_0_reg_398_reg[8]\ <= \^i_0_reg_398_reg[8]\;
  \i_0_reg_398_reg[9]\ <= \^i_0_reg_398_reg[9]\;
  \i_2_reg_420_reg[8]\ <= \^i_2_reg_420_reg[8]\;
  sig_buffer_dest_V_address0(5 downto 0) <= \^sig_buffer_dest_v_address0\(5 downto 0);
  sig_buffer_dest_V_ce0 <= \^sig_buffer_dest_v_ce0\;
\output_data_dest_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBA008A"
    )
        port map (
      I0 => \q0_reg_n_5_[0]\,
      I1 => \output_data_dest_V_1_payload_B_reg[0]\,
      I2 => \output_data_dest_V_1_payload_B_reg[0]_0\,
      I3 => output_data_dest_V_1_sel_wr,
      I4 => output_data_dest_V_1_payload_A,
      O => \q0_reg[0]_0\
    );
\output_data_dest_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => \q0_reg_n_5_[0]\,
      I1 => output_data_dest_V_1_sel_wr,
      I2 => \output_data_dest_V_1_payload_B_reg[0]\,
      I3 => \output_data_dest_V_1_payload_B_reg[0]_0\,
      I4 => output_data_dest_V_1_payload_B,
      O => \q0_reg[0]_1\
    );
\q0[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0[0]_i_2__0_n_5\,
      I1 => ram_reg_512_767_0_0_n_5,
      I2 => \^sig_buffer_dest_v_address0\(5),
      I3 => ram_reg_256_511_0_0_n_5,
      I4 => \^sig_buffer_dest_v_address0\(4),
      I5 => ram_reg_0_255_0_0_n_5,
      O => \q0[0]_i_1__5_n_5\
    );
\q0[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \q0_reg[0]_3\(2),
      I1 => \q0_reg[0]_3\(0),
      I2 => ram_reg_0_15_0_0_n_5,
      I3 => \q0_reg[0]_3\(1),
      I4 => \q0_reg[0]_3\(3),
      O => \q0[0]_i_2__0_n_5\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sig_buffer_dest_v_ce0\,
      D => \q0[0]_i_1__5_n_5\,
      Q => \q0_reg_n_5_[0]\,
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^sig_buffer_dest_v_address0\(0),
      A1 => \^sig_buffer_dest_v_address0\(1),
      A2 => \^sig_buffer_dest_v_address0\(2),
      A3 => \^sig_buffer_dest_v_address0\(3),
      A4 => '0',
      D => input_data_dest_V_0_data_out,
      O => ram_reg_0_15_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0[0]_i_2__0_0\
    );
ram_reg_0_255_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 4) => \q0_reg[0]_3\(3 downto 0),
      A(3 downto 0) => \^sig_buffer_dest_v_address0\(3 downto 0),
      D => input_data_dest_V_0_data_out,
      O => ram_reg_0_255_0_0_n_5,
      WCLK => ap_clk,
      WE => \^i_2_reg_420_reg[8]\
    );
\ram_reg_0_255_0_0_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => input_data_dest_V_0_payload_B,
      I1 => input_data_dest_V_0_payload_A,
      I2 => input_data_dest_V_0_sel,
      O => input_data_dest_V_0_data_out
    );
ram_reg_0_255_0_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002020000A202A"
    )
        port map (
      I0 => input_data_data_V_0_ack_out,
      I1 => ram_reg(4),
      I2 => Q(1),
      I3 => i_0_reg_398_reg(4),
      I4 => ram_reg(5),
      I5 => i_0_reg_398_reg(5),
      O => \^i_2_reg_420_reg[8]\
    );
ram_reg_256_511_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 4) => \q0_reg[0]_3\(3 downto 0),
      A(3 downto 0) => \^sig_buffer_dest_v_address0\(3 downto 0),
      D => input_data_dest_V_0_data_out,
      O => ram_reg_256_511_0_0_n_5,
      WCLK => ap_clk,
      WE => \^i_0_reg_398_reg[9]\
    );
ram_reg_256_511_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3055300000000000"
    )
        port map (
      I0 => i_0_reg_398_reg(5),
      I1 => ram_reg(5),
      I2 => ram_reg(4),
      I3 => Q(1),
      I4 => i_0_reg_398_reg(4),
      I5 => input_data_data_V_0_ack_out,
      O => \^i_0_reg_398_reg[9]\
    );
ram_reg_512_767_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 4) => \q0_reg[0]_3\(3 downto 0),
      A(3 downto 0) => \^sig_buffer_dest_v_address0\(3 downto 0),
      D => input_data_dest_V_0_data_out,
      O => ram_reg_512_767_0_0_n_5,
      WCLK => ap_clk,
      WE => \^i_0_reg_398_reg[8]\
    );
ram_reg_512_767_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3055300000000000"
    )
        port map (
      I0 => i_0_reg_398_reg(4),
      I1 => ram_reg(4),
      I2 => ram_reg(5),
      I3 => Q(1),
      I4 => i_0_reg_398_reg(5),
      I5 => input_data_data_V_0_ack_out,
      O => \^i_0_reg_398_reg[8]\
    );
ram_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \q0_reg[0]_2\,
      I1 => Q(0),
      I2 => Q(1),
      O => \^sig_buffer_dest_v_ce0\
    );
ram_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg(1),
      I1 => Q(1),
      I2 => i_0_reg_398_reg(1),
      O => \^sig_buffer_dest_v_address0\(1)
    );
ram_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg(0),
      I1 => Q(1),
      I2 => i_0_reg_398_reg(0),
      O => \^sig_buffer_dest_v_address0\(0)
    );
ram_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg(5),
      I1 => Q(1),
      I2 => i_0_reg_398_reg(5),
      O => \^sig_buffer_dest_v_address0\(5)
    );
ram_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg(4),
      I1 => Q(1),
      I2 => i_0_reg_398_reg(4),
      O => \^sig_buffer_dest_v_address0\(4)
    );
ram_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg(3),
      I1 => Q(1),
      I2 => i_0_reg_398_reg(3),
      O => \^sig_buffer_dest_v_address0\(3)
    );
ram_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => Q(1),
      I2 => i_0_reg_398_reg(2),
      O => \^sig_buffer_dest_v_address0\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_padding2d_fix16 is
  port (
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[21]\ : out STD_LOGIC;
    input_r_address0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[21]_0\ : out STD_LOGIC;
    grp_padding2d_fix16_fu_431_ap_start_reg_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_padding2d_fix16_fu_431_output_r_we0 : out STD_LOGIC;
    grp_padding2d_fix16_fu_431_output_r_address0 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ram_reg_0_i_62 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    output_r_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_padding2d_fix16_fu_431_ap_start_reg0 : in STD_LOGIC;
    grp_padding2d_fix16_fu_431_ap_start_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_padding2d_fix16 : entity is "padding2d_fix16";
end design_1_network_0_0_padding2d_fix16;

architecture STRUCTURE of design_1_network_0_0_padding2d_fix16 is
  signal add_ln11_13_reg_779 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add_ln11_13_reg_779[4]_i_2_n_5\ : STD_LOGIC;
  signal add_ln11_2_fu_419_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln11_6_fu_646_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln11_7_fu_651_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln11_9_fu_488_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln11_reg_690 : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \add_ln11_reg_690[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln11_reg_690[4]_i_1_n_5\ : STD_LOGIC;
  signal add_ln17_2_fu_561_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln17_2_reg_835 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln17_2_reg_835[13]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln17_2_reg_835[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln17_2_reg_835[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln17_2_reg_835[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln17_2_reg_835[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln17_2_reg_835[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln17_2_reg_835_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln17_2_reg_835_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln17_2_reg_835_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln17_2_reg_835_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln17_2_reg_835_reg[13]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln17_2_reg_835_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln17_2_reg_835_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln17_2_reg_835_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln17_2_reg_835_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln17_2_reg_835_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln17_2_reg_835_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln17_2_reg_835_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln17_2_reg_835_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln17_3_fu_582_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln17_3_reg_853 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln17_3_reg_853[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln17_3_reg_853[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln17_3_reg_853[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln17_3_reg_853[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln17_3_reg_853[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln17_3_reg_853_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln17_3_reg_853_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln17_3_reg_853_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln17_3_reg_853_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln17_3_reg_853_reg[13]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln17_3_reg_853_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln17_3_reg_853_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln17_3_reg_853_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln17_3_reg_853_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln17_3_reg_853_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln17_3_reg_853_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln17_3_reg_853_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln17_3_reg_853_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln20_1_fu_540_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln20_1_reg_816 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln20_1_reg_816[11]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln20_1_reg_816[11]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln20_1_reg_816[11]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln20_1_reg_816[11]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln20_1_reg_816[11]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln20_1_reg_816[11]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln20_1_reg_816[11]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln20_1_reg_816[11]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln20_1_reg_816[13]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln20_1_reg_816[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln20_1_reg_816[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln20_1_reg_816[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln20_1_reg_816[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln20_1_reg_816[3]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln20_1_reg_816[3]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln20_1_reg_816[3]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln20_1_reg_816[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln20_1_reg_816[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln20_1_reg_816[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln20_1_reg_816[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln20_1_reg_816[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln20_1_reg_816[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln20_1_reg_816[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln20_1_reg_816[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln20_1_reg_816_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln20_1_reg_816_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln20_1_reg_816_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln20_1_reg_816_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln20_1_reg_816_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln20_1_reg_816_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln20_1_reg_816_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln20_1_reg_816_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln20_1_reg_816_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln20_1_reg_816_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln20_1_reg_816_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln20_1_reg_816_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln20_1_reg_816_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln27_1_fu_576_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln27_1_reg_848 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln27_1_reg_848_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln27_1_reg_848_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln27_1_reg_848_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln27_1_reg_848_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln27_1_reg_848_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln27_1_reg_848_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln27_1_reg_848_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln27_1_reg_848_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln27_1_reg_848_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln27_1_reg_848_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln27_1_reg_848_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln27_1_reg_848_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal add_ln27_fu_556_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln27_reg_830 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln27_reg_830[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln27_reg_830[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln27_reg_830[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln27_reg_830[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln27_reg_830[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln27_reg_830_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln27_reg_830_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln27_reg_830_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln27_reg_830_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln27_reg_830_reg[13]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln27_reg_830_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln27_reg_830_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln27_reg_830_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln27_reg_830_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln27_reg_830_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln27_reg_830_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln27_reg_830_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln27_reg_830_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_10_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_11_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_12_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_13_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_14_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_15_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_7_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_8_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_9_n_5\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[6]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_6_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_6_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_6_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_6_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal ap_NS_fsm11_out : STD_LOGIC;
  signal ap_NS_fsm12_out : STD_LOGIC;
  signal ap_NS_fsm13_out : STD_LOGIC;
  signal ap_NS_fsm14_out : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal depth_0_reg_202 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal depth_fu_503_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal depth_reg_798 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal empty_38_fu_401_p2 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal empty_39_reg_711 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal empty_40_reg_785 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \empty_40_reg_785[3]_i_1_n_5\ : STD_LOGIC;
  signal grp_padding2d_fix16_fu_431_ap_done : STD_LOGIC;
  signal grp_padding2d_fix16_fu_431_ap_ready : STD_LOGIC;
  signal grp_padding2d_fix16_fu_431_input_depth : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_padding2d_fix16_fu_431_input_height : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal grp_padding2d_fix16_fu_431_input_r_address0 : STD_LOGIC_VECTOR ( 13 downto 12 );
  signal height_0_reg_267 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \height_0_reg_267[4]_i_3_n_5\ : STD_LOGIC;
  signal height_fu_550_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal height_reg_825 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal i_count_0_reg_190 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal i_count_1_reg_256 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \i_count_1_reg_256[0]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_256[10]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_256[11]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_256[12]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_256[13]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_256[1]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_256[2]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_256[3]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_256[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_256[5]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_256[6]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_256[7]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_256[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_256[9]_i_1_n_5\ : STD_LOGIC;
  signal i_count_2_reg_2890 : STD_LOGIC;
  signal \i_count_2_reg_289[0]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_289[10]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_289[11]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_289[12]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_289[13]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_289[1]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_289[2]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_289[3]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_289[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_289[5]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_289[6]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_289[7]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_289[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_289[9]_i_1_n_5\ : STD_LOGIC;
  signal i_count_fu_530_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal i_count_reg_811 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \i_count_reg_811[11]_i_2_n_5\ : STD_LOGIC;
  signal \i_count_reg_811[11]_i_3_n_5\ : STD_LOGIC;
  signal \i_count_reg_811[11]_i_4_n_5\ : STD_LOGIC;
  signal \i_count_reg_811[11]_i_5_n_5\ : STD_LOGIC;
  signal \i_count_reg_811[13]_i_2_n_5\ : STD_LOGIC;
  signal \i_count_reg_811[13]_i_3_n_5\ : STD_LOGIC;
  signal \i_count_reg_811[3]_i_2_n_5\ : STD_LOGIC;
  signal \i_count_reg_811[3]_i_3_n_5\ : STD_LOGIC;
  signal \i_count_reg_811[3]_i_4_n_5\ : STD_LOGIC;
  signal \i_count_reg_811[3]_i_5_n_5\ : STD_LOGIC;
  signal \i_count_reg_811[7]_i_2_n_5\ : STD_LOGIC;
  signal \i_count_reg_811[7]_i_3_n_5\ : STD_LOGIC;
  signal \i_count_reg_811[7]_i_4_n_5\ : STD_LOGIC;
  signal \i_count_reg_811[7]_i_5_n_5\ : STD_LOGIC;
  signal \i_count_reg_811_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_reg_811_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \i_count_reg_811_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \i_count_reg_811_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \i_count_reg_811_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \i_count_reg_811_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_reg_811_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \i_count_reg_811_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \i_count_reg_811_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \i_count_reg_811_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_reg_811_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \i_count_reg_811_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \i_count_reg_811_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal icmp_ln23_fu_565_p2 : STD_LOGIC;
  signal icmp_ln31_fu_598_p2 : STD_LOGIC;
  signal indvars_iv10_reg_168 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \indvars_iv10_reg_168[0]_i_1_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_168[11]_i_2_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_168[11]_i_3_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_168[1]_i_1_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_168[2]_i_1_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_168[3]_i_1_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_168[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_168[7]_i_10_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_168[7]_i_3_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_168[7]_i_4_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_168[7]_i_5_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_168[7]_i_6_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_168[7]_i_7_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_168[7]_i_8_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_168[7]_i_9_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_168_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_168_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \indvars_iv10_reg_168_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \indvars_iv10_reg_168_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \indvars_iv10_reg_168_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \indvars_iv10_reg_168_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_168_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \indvars_iv10_reg_168_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \indvars_iv10_reg_168_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \indvars_iv10_reg_168_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_168_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \indvars_iv10_reg_168_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \indvars_iv10_reg_168_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal indvars_iv1_reg_148 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \indvars_iv1_reg_148[11]_i_2_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_148[11]_i_3_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_148[11]_i_4_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_148[11]_i_5_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_148[11]_i_6_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_148[11]_i_7_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_148[13]_i_2_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_148[13]_i_3_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_148[3]_i_2_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_148[3]_i_3_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_148[3]_i_4_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_148[3]_i_5_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_148[3]_i_6_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_148[3]_i_7_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_148[3]_i_8_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_148[3]_i_9_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_148[7]_i_2_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_148[7]_i_3_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_148[7]_i_4_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_148[7]_i_5_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_148[7]_i_6_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_148[7]_i_7_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_148[7]_i_8_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_148[7]_i_9_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_148_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \indvars_iv1_reg_148_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \indvars_iv1_reg_148_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \indvars_iv1_reg_148_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_148_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \indvars_iv1_reg_148_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \indvars_iv1_reg_148_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \indvars_iv1_reg_148_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \indvars_iv1_reg_148_reg[13]_i_1_n_11\ : STD_LOGIC;
  signal \indvars_iv1_reg_148_reg[13]_i_1_n_12\ : STD_LOGIC;
  signal \indvars_iv1_reg_148_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \indvars_iv1_reg_148_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \indvars_iv1_reg_148_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \indvars_iv1_reg_148_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \indvars_iv1_reg_148_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_148_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \indvars_iv1_reg_148_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \indvars_iv1_reg_148_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \indvars_iv1_reg_148_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \indvars_iv1_reg_148_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \indvars_iv1_reg_148_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \indvars_iv1_reg_148_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \indvars_iv1_reg_148_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_148_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \indvars_iv1_reg_148_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \indvars_iv1_reg_148_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \indvars_iv1_reg_148_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \indvars_iv2_reg_128[2]_i_2_n_5\ : STD_LOGIC;
  signal \indvars_iv2_reg_128[3]_i_2_n_5\ : STD_LOGIC;
  signal \indvars_iv2_reg_128[4]_i_2_n_5\ : STD_LOGIC;
  signal indvars_iv2_reg_128_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \indvars_iv_reg_138[1]_i_2_n_5\ : STD_LOGIC;
  signal \indvars_iv_reg_138[2]_i_2_n_5\ : STD_LOGIC;
  signal \indvars_iv_reg_138[3]_i_2_n_5\ : STD_LOGIC;
  signal \indvars_iv_reg_138[4]_i_2_n_5\ : STD_LOGIC;
  signal indvars_iv_reg_138_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^input_r_address0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal mul_ln11_1_reg_695 : STD_LOGIC_VECTOR ( 11 downto 5 );
  signal \mul_ln11_1_reg_695[11]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln11_1_reg_695[11]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln11_1_reg_695[11]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln11_1_reg_695[11]_i_7_n_5\ : STD_LOGIC;
  signal \mul_ln11_1_reg_695[5]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln11_1_reg_695[5]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln11_1_reg_695[5]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln11_1_reg_695[5]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln11_1_reg_695[5]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln11_1_reg_695[6]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln11_1_reg_695[6]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln11_1_reg_695[6]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln11_1_reg_695[6]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln11_1_reg_695[6]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln11_1_reg_695[6]_i_7_n_5\ : STD_LOGIC;
  signal \mul_ln11_1_reg_695[6]_i_8_n_5\ : STD_LOGIC;
  signal \mul_ln11_1_reg_695[6]_i_9_n_5\ : STD_LOGIC;
  signal \mul_ln11_1_reg_695_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \mul_ln11_1_reg_695_reg[11]_i_2_n_8\ : STD_LOGIC;
  signal \mul_ln11_1_reg_695_reg[11]_i_4_n_10\ : STD_LOGIC;
  signal \mul_ln11_1_reg_695_reg[11]_i_4_n_11\ : STD_LOGIC;
  signal \mul_ln11_1_reg_695_reg[11]_i_4_n_12\ : STD_LOGIC;
  signal \mul_ln11_1_reg_695_reg[11]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln11_1_reg_695_reg[11]_i_4_n_6\ : STD_LOGIC;
  signal \mul_ln11_1_reg_695_reg[11]_i_4_n_7\ : STD_LOGIC;
  signal \mul_ln11_1_reg_695_reg[11]_i_4_n_8\ : STD_LOGIC;
  signal \mul_ln11_1_reg_695_reg[11]_i_4_n_9\ : STD_LOGIC;
  signal \mul_ln11_1_reg_695_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln11_1_reg_695_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln11_1_reg_695_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln11_1_reg_695_reg[5]_i_1_n_8\ : STD_LOGIC;
  signal \mul_ln11_1_reg_695_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln11_1_reg_695_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln11_1_reg_695_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln11_1_reg_695_reg[6]_i_1_n_8\ : STD_LOGIC;
  signal mul_ln11_fu_371_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal mul_ln11_reg_728 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \mul_ln11_reg_728[10]_i_11_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[10]_i_12_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[10]_i_13_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[10]_i_14_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[10]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[10]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[10]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[10]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[10]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[10]_i_7_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[10]_i_8_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[10]_i_9_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[13]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[13]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[13]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[2]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[2]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[2]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[2]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[2]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[2]_i_7_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[3]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[3]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[3]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[3]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[3]_i_7_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[3]_i_8_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[6]_i_10_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[6]_i_11_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[6]_i_13_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[6]_i_14_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[6]_i_15_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[6]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[6]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[6]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[6]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[6]_i_7_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[6]_i_9_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728_reg[10]_i_10_n_11\ : STD_LOGIC;
  signal \mul_ln11_reg_728_reg[10]_i_10_n_12\ : STD_LOGIC;
  signal \mul_ln11_reg_728_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \mul_ln11_reg_728_reg[10]_i_10_n_8\ : STD_LOGIC;
  signal \mul_ln11_reg_728_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln11_reg_728_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln11_reg_728_reg[10]_i_1_n_8\ : STD_LOGIC;
  signal \mul_ln11_reg_728_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln11_reg_728_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \mul_ln11_reg_728_reg[13]_i_2_n_8\ : STD_LOGIC;
  signal \mul_ln11_reg_728_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln11_reg_728_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln11_reg_728_reg[2]_i_1_n_8\ : STD_LOGIC;
  signal \mul_ln11_reg_728_reg[2]_i_1_n_9\ : STD_LOGIC;
  signal \mul_ln11_reg_728_reg[3]_i_2_n_10\ : STD_LOGIC;
  signal \mul_ln11_reg_728_reg[3]_i_2_n_11\ : STD_LOGIC;
  signal \mul_ln11_reg_728_reg[3]_i_2_n_12\ : STD_LOGIC;
  signal \mul_ln11_reg_728_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \mul_ln11_reg_728_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \mul_ln11_reg_728_reg[3]_i_2_n_8\ : STD_LOGIC;
  signal \mul_ln11_reg_728_reg[3]_i_2_n_9\ : STD_LOGIC;
  signal \mul_ln11_reg_728_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln11_reg_728_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln11_reg_728_reg[6]_i_1_n_8\ : STD_LOGIC;
  signal \mul_ln11_reg_728_reg[6]_i_3_n_10\ : STD_LOGIC;
  signal \mul_ln11_reg_728_reg[6]_i_3_n_11\ : STD_LOGIC;
  signal \mul_ln11_reg_728_reg[6]_i_3_n_12\ : STD_LOGIC;
  signal \mul_ln11_reg_728_reg[6]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728_reg[6]_i_3_n_6\ : STD_LOGIC;
  signal \mul_ln11_reg_728_reg[6]_i_3_n_7\ : STD_LOGIC;
  signal \mul_ln11_reg_728_reg[6]_i_3_n_8\ : STD_LOGIC;
  signal \mul_ln11_reg_728_reg[6]_i_3_n_9\ : STD_LOGIC;
  signal o_count_0_reg_178 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \o_count_1_reg_213[0]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_213[0]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_213[0]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_213[0]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_213[0]_i_6_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_213[0]_i_7_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_213[0]_i_8_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_213[12]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_213[12]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_213[4]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_213[4]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_213[4]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_213[4]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_213[8]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_213[8]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_213[8]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_213[8]_i_5_n_5\ : STD_LOGIC;
  signal o_count_1_reg_213_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \o_count_1_reg_213_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \o_count_1_reg_213_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \o_count_1_reg_213_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \o_count_1_reg_213_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_213_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \o_count_1_reg_213_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \o_count_1_reg_213_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \o_count_1_reg_213_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \o_count_1_reg_213_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_1_reg_213_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_1_reg_213_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_1_reg_213_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_1_reg_213_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_1_reg_213_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_1_reg_213_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_213_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_1_reg_213_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_1_reg_213_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_1_reg_213_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \o_count_1_reg_213_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_1_reg_213_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_1_reg_213_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_1_reg_213_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_213_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_1_reg_213_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_1_reg_213_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_1_reg_213_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal o_count_2_reg_245 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \o_count_3_reg_278[0]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_278[0]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_278[0]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_278[0]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_278[12]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_278[12]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_278[4]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_278[4]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_278[4]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_278[4]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_278[8]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_278[8]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_278[8]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_278[8]_i_5_n_5\ : STD_LOGIC;
  signal o_count_3_reg_278_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \o_count_3_reg_278_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_3_reg_278_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_3_reg_278_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_3_reg_278_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_278_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_3_reg_278_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_3_reg_278_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_3_reg_278_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \o_count_3_reg_278_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_3_reg_278_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_3_reg_278_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_3_reg_278_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_3_reg_278_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_3_reg_278_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_3_reg_278_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_278_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_3_reg_278_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_3_reg_278_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_3_reg_278_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \o_count_3_reg_278_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_3_reg_278_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_3_reg_278_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_3_reg_278_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_278_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_3_reg_278_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_3_reg_278_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_3_reg_278_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal o_count_4_reg_2991 : STD_LOGIC;
  signal \o_count_4_reg_299[0]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_299[0]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_299[0]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_299[0]_i_6_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_299[0]_i_7_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_299[12]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_299[12]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_299[4]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_299[4]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_299[4]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_299[4]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_299[8]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_299[8]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_299[8]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_299[8]_i_5_n_5\ : STD_LOGIC;
  signal o_count_4_reg_299_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \o_count_4_reg_299_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \o_count_4_reg_299_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \o_count_4_reg_299_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \o_count_4_reg_299_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_299_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \o_count_4_reg_299_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \o_count_4_reg_299_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \o_count_4_reg_299_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \o_count_4_reg_299_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_4_reg_299_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_4_reg_299_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_4_reg_299_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_4_reg_299_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_4_reg_299_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_4_reg_299_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_299_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_4_reg_299_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_4_reg_299_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_4_reg_299_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \o_count_4_reg_299_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_4_reg_299_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_4_reg_299_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_4_reg_299_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_299_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_4_reg_299_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_4_reg_299_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_4_reg_299_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal o_count_5_reg_3091 : STD_LOGIC;
  signal \o_count_5_reg_309[0]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_309[0]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_309[0]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_309[0]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_309[12]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_309[12]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_309[4]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_309[4]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_309[4]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_309[4]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_309[8]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_309[8]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_309[8]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_309[8]_i_5_n_5\ : STD_LOGIC;
  signal o_count_5_reg_309_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \o_count_5_reg_309_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_5_reg_309_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_5_reg_309_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_5_reg_309_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_309_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_5_reg_309_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_5_reg_309_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_5_reg_309_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \o_count_5_reg_309_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_5_reg_309_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_5_reg_309_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_5_reg_309_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_5_reg_309_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_5_reg_309_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_5_reg_309_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_309_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_5_reg_309_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_5_reg_309_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_5_reg_309_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \o_count_5_reg_309_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_5_reg_309_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_5_reg_309_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_5_reg_309_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_309_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_5_reg_309_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_5_reg_309_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_5_reg_309_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \o_count_reg_234[0]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_reg_234[0]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_reg_234[0]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_reg_234[0]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_reg_234[0]_i_6_n_5\ : STD_LOGIC;
  signal \o_count_reg_234[0]_i_7_n_5\ : STD_LOGIC;
  signal \o_count_reg_234[0]_i_8_n_5\ : STD_LOGIC;
  signal \o_count_reg_234[0]_i_9_n_5\ : STD_LOGIC;
  signal \o_count_reg_234[12]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_reg_234[12]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_reg_234[4]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_reg_234[4]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_reg_234[4]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_reg_234[4]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_reg_234[4]_i_6_n_5\ : STD_LOGIC;
  signal \o_count_reg_234[8]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_reg_234[8]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_reg_234[8]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_reg_234[8]_i_5_n_5\ : STD_LOGIC;
  signal o_count_reg_234_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \o_count_reg_234_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_reg_234_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_reg_234_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_reg_234_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_reg_234_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_reg_234_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_reg_234_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_reg_234_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \o_count_reg_234_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_reg_234_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_reg_234_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_reg_234_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_reg_234_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_reg_234_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_reg_234_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_reg_234_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_reg_234_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_reg_234_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_reg_234_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \o_count_reg_234_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_reg_234_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_reg_234_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_reg_234_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_reg_234_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_reg_234_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_reg_234_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_reg_234_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_cast4_reg_753 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \p_cast8_reg_743[0]_i_1_n_5\ : STD_LOGIC;
  signal \p_cast8_reg_743[1]_i_1_n_5\ : STD_LOGIC;
  signal \p_cast8_reg_743[2]_i_1_n_5\ : STD_LOGIC;
  signal \p_cast8_reg_743[3]_i_1_n_5\ : STD_LOGIC;
  signal \p_cast8_reg_743[4]_i_1_n_5\ : STD_LOGIC;
  signal \p_cast8_reg_743_reg_n_5_[0]\ : STD_LOGIC;
  signal \p_cast8_reg_743_reg_n_5_[1]\ : STD_LOGIC;
  signal \p_cast8_reg_743_reg_n_5_[2]\ : STD_LOGIC;
  signal \p_cast8_reg_743_reg_n_5_[3]\ : STD_LOGIC;
  signal \p_cast8_reg_743_reg_n_5_[4]\ : STD_LOGIC;
  signal phi_ln11_1_reg_223 : STD_LOGIC;
  signal \phi_ln11_1_reg_223[0]_i_2_n_5\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223[0]_i_3_n_5\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223[0]_i_4_n_5\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223[0]_i_5_n_5\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223[0]_i_6_n_5\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223[0]_i_7_n_5\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223[0]_i_8_n_5\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223[0]_i_9_n_5\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223[12]_i_2_n_5\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223[12]_i_3_n_5\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223[4]_i_2_n_5\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223[4]_i_3_n_5\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223[4]_i_4_n_5\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223[4]_i_5_n_5\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223[4]_i_6_n_5\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223[8]_i_2_n_5\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223[8]_i_3_n_5\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223[8]_i_4_n_5\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223[8]_i_5_n_5\ : STD_LOGIC;
  signal phi_ln11_1_reg_223_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \phi_ln11_1_reg_223_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \phi_ln11_1_reg_223_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \phi_ln11_reg_158[11]_i_2_n_5\ : STD_LOGIC;
  signal \phi_ln11_reg_158[11]_i_3_n_5\ : STD_LOGIC;
  signal \phi_ln11_reg_158[13]_i_3_n_5\ : STD_LOGIC;
  signal \phi_ln11_reg_158[3]_i_2_n_5\ : STD_LOGIC;
  signal \phi_ln11_reg_158[5]_i_2_n_5\ : STD_LOGIC;
  signal \phi_ln11_reg_158[7]_i_10_n_5\ : STD_LOGIC;
  signal \phi_ln11_reg_158[7]_i_3_n_5\ : STD_LOGIC;
  signal \phi_ln11_reg_158[7]_i_4_n_5\ : STD_LOGIC;
  signal \phi_ln11_reg_158[7]_i_5_n_5\ : STD_LOGIC;
  signal \phi_ln11_reg_158[7]_i_6_n_5\ : STD_LOGIC;
  signal \phi_ln11_reg_158[7]_i_7_n_5\ : STD_LOGIC;
  signal \phi_ln11_reg_158[7]_i_8_n_5\ : STD_LOGIC;
  signal \phi_ln11_reg_158[7]_i_9_n_5\ : STD_LOGIC;
  signal \phi_ln11_reg_158_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln11_reg_158_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \phi_ln11_reg_158_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \phi_ln11_reg_158_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \phi_ln11_reg_158_reg[13]_i_2_n_8\ : STD_LOGIC;
  signal \phi_ln11_reg_158_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln11_reg_158_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \phi_ln11_reg_158_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \phi_ln11_reg_158_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \phi_ln11_reg_158_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \phi_ln11_reg_158_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \phi_ln11_reg_158_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \phi_ln11_reg_158_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \phi_ln11_reg_158_reg_n_5_[0]\ : STD_LOGIC;
  signal \phi_ln11_reg_158_reg_n_5_[10]\ : STD_LOGIC;
  signal \phi_ln11_reg_158_reg_n_5_[11]\ : STD_LOGIC;
  signal \phi_ln11_reg_158_reg_n_5_[12]\ : STD_LOGIC;
  signal \phi_ln11_reg_158_reg_n_5_[13]\ : STD_LOGIC;
  signal \phi_ln11_reg_158_reg_n_5_[1]\ : STD_LOGIC;
  signal \phi_ln11_reg_158_reg_n_5_[2]\ : STD_LOGIC;
  signal \phi_ln11_reg_158_reg_n_5_[3]\ : STD_LOGIC;
  signal \phi_ln11_reg_158_reg_n_5_[4]\ : STD_LOGIC;
  signal \phi_ln11_reg_158_reg_n_5_[5]\ : STD_LOGIC;
  signal \phi_ln11_reg_158_reg_n_5_[6]\ : STD_LOGIC;
  signal \phi_ln11_reg_158_reg_n_5_[7]\ : STD_LOGIC;
  signal \phi_ln11_reg_158_reg_n_5_[8]\ : STD_LOGIC;
  signal \phi_ln11_reg_158_reg_n_5_[9]\ : STD_LOGIC;
  signal ram_reg_0_i_127_n_5 : STD_LOGIC;
  signal ram_reg_0_i_129_n_5 : STD_LOGIC;
  signal ram_reg_0_i_169_n_5 : STD_LOGIC;
  signal ram_reg_0_i_174_n_5 : STD_LOGIC;
  signal ram_reg_0_i_188_n_5 : STD_LOGIC;
  signal ram_reg_0_i_189_n_5 : STD_LOGIC;
  signal ram_reg_0_i_190_n_5 : STD_LOGIC;
  signal ram_reg_0_i_191_n_5 : STD_LOGIC;
  signal ram_reg_0_i_203_n_5 : STD_LOGIC;
  signal ram_reg_0_i_209_n_5 : STD_LOGIC;
  signal ram_reg_0_i_210_n_5 : STD_LOGIC;
  signal ram_reg_0_i_211_n_5 : STD_LOGIC;
  signal ram_reg_0_i_216_n_5 : STD_LOGIC;
  signal ram_reg_0_i_217_n_5 : STD_LOGIC;
  signal ram_reg_0_i_218_n_5 : STD_LOGIC;
  signal trunc_ln11_1_fu_350_p1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal trunc_ln11_1_reg_706 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \trunc_ln11_1_reg_706[0]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln11_1_reg_706[0]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln11_1_reg_706[0]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln11_1_reg_706[0]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln11_1_reg_706[0]_i_6_n_5\ : STD_LOGIC;
  signal \trunc_ln11_1_reg_706_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \trunc_ln11_1_reg_706_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln11_1_reg_706_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln11_1_reg_706_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln11_1_reg_706_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln11_1_reg_706_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \zext_ln11_10_reg_790[3]_i_2_n_5\ : STD_LOGIC;
  signal \zext_ln11_10_reg_790[3]_i_3_n_5\ : STD_LOGIC;
  signal \zext_ln11_10_reg_790[3]_i_4_n_5\ : STD_LOGIC;
  signal \zext_ln11_10_reg_790[3]_i_5_n_5\ : STD_LOGIC;
  signal \zext_ln11_10_reg_790[7]_i_2_n_5\ : STD_LOGIC;
  signal \zext_ln11_10_reg_790[7]_i_3_n_5\ : STD_LOGIC;
  signal \zext_ln11_10_reg_790[7]_i_4_n_5\ : STD_LOGIC;
  signal \zext_ln11_10_reg_790[7]_i_5_n_5\ : STD_LOGIC;
  signal zext_ln11_10_reg_790_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \zext_ln11_10_reg_790_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln11_10_reg_790_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \zext_ln11_10_reg_790_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \zext_ln11_10_reg_790_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \zext_ln11_10_reg_790_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln11_10_reg_790_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \zext_ln11_10_reg_790_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \zext_ln11_10_reg_790_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \zext_ln11_10_reg_790_reg[9]_i_1_n_8\ : STD_LOGIC;
  signal zext_ln11_2_reg_723 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \zext_ln11_5_reg_733_reg_n_5_[10]\ : STD_LOGIC;
  signal \zext_ln11_5_reg_733_reg_n_5_[11]\ : STD_LOGIC;
  signal \zext_ln11_5_reg_733_reg_n_5_[1]\ : STD_LOGIC;
  signal \zext_ln11_5_reg_733_reg_n_5_[2]\ : STD_LOGIC;
  signal \zext_ln11_5_reg_733_reg_n_5_[3]\ : STD_LOGIC;
  signal \zext_ln11_5_reg_733_reg_n_5_[4]\ : STD_LOGIC;
  signal \zext_ln11_5_reg_733_reg_n_5_[5]\ : STD_LOGIC;
  signal \zext_ln11_5_reg_733_reg_n_5_[6]\ : STD_LOGIC;
  signal \zext_ln11_5_reg_733_reg_n_5_[7]\ : STD_LOGIC;
  signal \zext_ln11_5_reg_733_reg_n_5_[8]\ : STD_LOGIC;
  signal \zext_ln11_5_reg_733_reg_n_5_[9]\ : STD_LOGIC;
  signal zext_ln11_6_reg_758 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \zext_ln11_6_reg_758[3]_i_2_n_5\ : STD_LOGIC;
  signal \zext_ln11_6_reg_758[3]_i_3_n_5\ : STD_LOGIC;
  signal \zext_ln11_6_reg_758[3]_i_4_n_5\ : STD_LOGIC;
  signal \zext_ln11_6_reg_758[3]_i_5_n_5\ : STD_LOGIC;
  signal \zext_ln11_6_reg_758[3]_i_6_n_5\ : STD_LOGIC;
  signal \zext_ln11_6_reg_758[3]_i_7_n_5\ : STD_LOGIC;
  signal \zext_ln11_6_reg_758[7]_i_2_n_5\ : STD_LOGIC;
  signal \zext_ln11_6_reg_758[7]_i_3_n_5\ : STD_LOGIC;
  signal \zext_ln11_6_reg_758[7]_i_4_n_5\ : STD_LOGIC;
  signal \zext_ln11_6_reg_758_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln11_6_reg_758_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \zext_ln11_6_reg_758_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \zext_ln11_6_reg_758_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \zext_ln11_6_reg_758_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln11_6_reg_758_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \zext_ln11_6_reg_758_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \zext_ln11_6_reg_758_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \zext_ln11_6_reg_758_reg[9]_i_1_n_8\ : STD_LOGIC;
  signal zext_ln11_reg_716 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_add_ln17_2_reg_835_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln17_2_reg_835_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln17_3_reg_853_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln17_3_reg_853_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln20_1_reg_816_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln20_1_reg_816_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln27_1_reg_848_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln27_1_reg_848_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln27_reg_830_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln27_reg_830_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ap_CS_fsm_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ap_CS_fsm_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[7]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ap_CS_fsm_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[7]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[7]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_count_reg_811_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i_count_reg_811_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_indvars_iv10_reg_168_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_indvars_iv10_reg_168_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_indvars_iv1_reg_148_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_indvars_iv1_reg_148_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mul_ln11_1_reg_695_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mul_ln11_1_reg_695_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mul_ln11_1_reg_695_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mul_ln11_1_reg_695_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_ln11_reg_728_reg[10]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mul_ln11_reg_728_reg[10]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mul_ln11_reg_728_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mul_ln11_reg_728_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mul_ln11_reg_728_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mul_ln11_reg_728_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_ln11_reg_728_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_o_count_1_reg_213_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_o_count_1_reg_213_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_o_count_3_reg_278_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_o_count_3_reg_278_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_o_count_4_reg_299_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_o_count_4_reg_299_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_o_count_5_reg_309_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_o_count_5_reg_309_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_o_count_reg_234_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_o_count_reg_234_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_phi_ln11_1_reg_223_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_phi_ln11_1_reg_223_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_phi_ln11_reg_158_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_phi_ln11_reg_158_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_zext_ln11_10_reg_790_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_zext_ln11_10_reg_790_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_zext_ln11_6_reg_758_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_zext_ln11_6_reg_758_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln11_13_reg_779[1]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \add_ln11_13_reg_779[2]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \add_ln11_13_reg_779[3]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \add_ln11_13_reg_779[4]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \add_ln11_reg_690[3]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \add_ln17_2_reg_835[13]_i_3\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \ap_CS_fsm[12]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \ap_CS_fsm[19]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \ap_CS_fsm[20]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \ap_CS_fsm[27]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \ap_CS_fsm[28]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \ap_CS_fsm[35]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \ap_CS_fsm[36]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__8\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__8\ : label is "soft_lutpair101";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute SOFT_HLUTNM of \depth_reg_798[0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \depth_reg_798[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \depth_reg_798[2]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \depth_reg_798[3]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \depth_reg_798[4]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \empty_40_reg_785[0]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \empty_40_reg_785[4]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of grp_padding2d_fix16_fu_431_ap_start_reg_i_1 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \height_reg_825[0]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \height_reg_825[1]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \height_reg_825[2]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \height_reg_825[3]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \height_reg_825[4]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \i_count_1_reg_256[0]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \i_count_1_reg_256[10]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \i_count_1_reg_256[11]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \i_count_1_reg_256[12]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \i_count_1_reg_256[13]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \i_count_1_reg_256[1]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \i_count_1_reg_256[2]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \i_count_1_reg_256[3]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \i_count_1_reg_256[4]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \i_count_1_reg_256[5]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \i_count_1_reg_256[6]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \i_count_1_reg_256[7]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \i_count_1_reg_256[8]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \i_count_1_reg_256[9]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \i_count_2_reg_289[0]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \i_count_2_reg_289[10]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \i_count_2_reg_289[11]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \i_count_2_reg_289[12]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \i_count_2_reg_289[13]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \i_count_2_reg_289[1]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \i_count_2_reg_289[2]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \i_count_2_reg_289[3]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \i_count_2_reg_289[4]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \i_count_2_reg_289[5]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \i_count_2_reg_289[6]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \i_count_2_reg_289[7]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \i_count_2_reg_289[8]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \i_count_2_reg_289[9]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \indvars_iv10_reg_168[0]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \indvars_iv10_reg_168[1]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \indvars_iv10_reg_168[2]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \indvars_iv10_reg_168[3]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \indvars_iv2_reg_128[0]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \indvars_iv2_reg_128[2]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \indvars_iv2_reg_128[3]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \indvars_iv2_reg_128[4]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \indvars_iv_reg_138[1]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \indvars_iv_reg_138[3]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \indvars_iv_reg_138[4]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \o_count_2_reg_245[0]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \o_count_2_reg_245[10]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \o_count_2_reg_245[11]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \o_count_2_reg_245[12]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \o_count_2_reg_245[13]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \o_count_2_reg_245[1]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \o_count_2_reg_245[2]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \o_count_2_reg_245[3]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \o_count_2_reg_245[4]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \o_count_2_reg_245[5]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \o_count_2_reg_245[6]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \o_count_2_reg_245[7]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \o_count_2_reg_245[8]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \o_count_2_reg_245[9]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \p_cast4_reg_753[1]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \p_cast4_reg_753[2]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \p_cast4_reg_753[3]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \p_cast4_reg_753[4]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \p_cast8_reg_743[1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \p_cast8_reg_743[2]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \p_cast8_reg_743[3]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \p_cast8_reg_743[4]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \phi_ln11_reg_158[0]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \phi_ln11_reg_158[3]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \phi_ln11_reg_158[3]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of ram_reg_0_i_174 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of ram_reg_0_i_218 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \zext_ln11_2_reg_723[1]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \zext_ln11_2_reg_723[3]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \zext_ln11_2_reg_723[4]_i_1\ : label is "soft_lutpair134";
begin
  \ap_CS_fsm_reg[6]_0\(1 downto 0) <= \^ap_cs_fsm_reg[6]_0\(1 downto 0);
  input_r_address0(11 downto 0) <= \^input_r_address0\(11 downto 0);
\add_ln11_13_reg_779[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln11_1_reg_706(1),
      I1 => empty_39_reg_711(0),
      O => data(1)
    );
\add_ln11_13_reg_779[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => empty_39_reg_711(1),
      I1 => trunc_ln11_1_reg_706(2),
      I2 => empty_39_reg_711(0),
      I3 => trunc_ln11_1_reg_706(1),
      O => data(2)
    );
\add_ln11_13_reg_779[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7EEE8111"
    )
        port map (
      I0 => trunc_ln11_1_reg_706(2),
      I1 => empty_39_reg_711(1),
      I2 => trunc_ln11_1_reg_706(1),
      I3 => empty_39_reg_711(0),
      I4 => trunc_ln11_1_reg_706(3),
      O => data(3)
    );
\add_ln11_13_reg_779[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F708EF1008F710EF"
    )
        port map (
      I0 => trunc_ln11_1_reg_706(2),
      I1 => empty_39_reg_711(1),
      I2 => \add_ln11_13_reg_779[4]_i_2_n_5\,
      I3 => empty_39_reg_711(3),
      I4 => trunc_ln11_1_reg_706(3),
      I5 => trunc_ln11_1_reg_706(4),
      O => data(4)
    );
\add_ln11_13_reg_779[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => trunc_ln11_1_reg_706(1),
      I1 => empty_39_reg_711(0),
      O => \add_ln11_13_reg_779[4]_i_2_n_5\
    );
\add_ln11_13_reg_779_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln11_1_reg_706(0),
      Q => add_ln11_13_reg_779(0),
      R => '0'
    );
\add_ln11_13_reg_779_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => data(1),
      Q => add_ln11_13_reg_779(1),
      R => '0'
    );
\add_ln11_13_reg_779_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => data(2),
      Q => add_ln11_13_reg_779(2),
      R => '0'
    );
\add_ln11_13_reg_779_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => data(3),
      Q => add_ln11_13_reg_779(3),
      R => '0'
    );
\add_ln11_13_reg_779_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => data(4),
      Q => add_ln11_13_reg_779(4),
      R => '0'
    );
\add_ln11_reg_690[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => Q(3),
      I1 => Q(9),
      I2 => Q(6),
      O => \add_ln11_reg_690[3]_i_1_n_5\
    );
\add_ln11_reg_690[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      O => \add_ln11_reg_690[4]_i_1_n_5\
    );
\add_ln11_reg_690_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \add_ln11_reg_690[3]_i_1_n_5\,
      Q => add_ln11_reg_690(3),
      R => '0'
    );
\add_ln11_reg_690_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \add_ln11_reg_690[4]_i_1_n_5\,
      Q => add_ln11_reg_690(4),
      R => '0'
    );
\add_ln17_2_reg_835[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008000000008008"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \add_ln17_2_reg_835[13]_i_3_n_5\,
      I2 => height_0_reg_267(3),
      I3 => empty_39_reg_711(3),
      I4 => height_0_reg_267(4),
      I5 => empty_39_reg_711(4),
      O => ap_NS_fsm12_out
    );
\add_ln17_2_reg_835[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => height_0_reg_267(2),
      I1 => empty_39_reg_711(0),
      I2 => height_0_reg_267(0),
      I3 => height_0_reg_267(1),
      I4 => empty_39_reg_711(1),
      O => \add_ln17_2_reg_835[13]_i_3_n_5\
    );
\add_ln17_2_reg_835[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln20_1_reg_816(3),
      I1 => p_cast4_reg_753(3),
      O => \add_ln17_2_reg_835[3]_i_2_n_5\
    );
\add_ln17_2_reg_835[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln20_1_reg_816(2),
      I1 => p_cast4_reg_753(2),
      O => \add_ln17_2_reg_835[3]_i_3_n_5\
    );
\add_ln17_2_reg_835[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln20_1_reg_816(1),
      I1 => p_cast4_reg_753(1),
      O => \add_ln17_2_reg_835[3]_i_4_n_5\
    );
\add_ln17_2_reg_835[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln20_1_reg_816(0),
      I1 => \p_cast8_reg_743_reg_n_5_[0]\,
      O => \add_ln17_2_reg_835[3]_i_5_n_5\
    );
\add_ln17_2_reg_835[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln20_1_reg_816(4),
      I1 => p_cast4_reg_753(4),
      O => \add_ln17_2_reg_835[7]_i_2_n_5\
    );
\add_ln17_2_reg_835_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => add_ln17_2_fu_561_p2(0),
      Q => add_ln17_2_reg_835(0),
      R => '0'
    );
\add_ln17_2_reg_835_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => add_ln17_2_fu_561_p2(10),
      Q => add_ln17_2_reg_835(10),
      R => '0'
    );
\add_ln17_2_reg_835_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => add_ln17_2_fu_561_p2(11),
      Q => add_ln17_2_reg_835(11),
      R => '0'
    );
\add_ln17_2_reg_835_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln17_2_reg_835_reg[7]_i_1_n_5\,
      CO(3) => \add_ln17_2_reg_835_reg[11]_i_1_n_5\,
      CO(2) => \add_ln17_2_reg_835_reg[11]_i_1_n_6\,
      CO(1) => \add_ln17_2_reg_835_reg[11]_i_1_n_7\,
      CO(0) => \add_ln17_2_reg_835_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln20_1_reg_816(11 downto 8),
      O(3 downto 0) => add_ln17_2_fu_561_p2(11 downto 8),
      S(3 downto 0) => add_ln20_1_reg_816(11 downto 8)
    );
\add_ln17_2_reg_835_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => add_ln17_2_fu_561_p2(12),
      Q => add_ln17_2_reg_835(12),
      R => '0'
    );
\add_ln17_2_reg_835_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => add_ln17_2_fu_561_p2(13),
      Q => add_ln17_2_reg_835(13),
      R => '0'
    );
\add_ln17_2_reg_835_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln17_2_reg_835_reg[11]_i_1_n_5\,
      CO(3 downto 1) => \NLW_add_ln17_2_reg_835_reg[13]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln17_2_reg_835_reg[13]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => add_ln20_1_reg_816(12),
      O(3 downto 2) => \NLW_add_ln17_2_reg_835_reg[13]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln17_2_fu_561_p2(13 downto 12),
      S(3 downto 2) => B"00",
      S(1 downto 0) => add_ln20_1_reg_816(13 downto 12)
    );
\add_ln17_2_reg_835_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => add_ln17_2_fu_561_p2(1),
      Q => add_ln17_2_reg_835(1),
      R => '0'
    );
\add_ln17_2_reg_835_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => add_ln17_2_fu_561_p2(2),
      Q => add_ln17_2_reg_835(2),
      R => '0'
    );
\add_ln17_2_reg_835_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => add_ln17_2_fu_561_p2(3),
      Q => add_ln17_2_reg_835(3),
      R => '0'
    );
\add_ln17_2_reg_835_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln17_2_reg_835_reg[3]_i_1_n_5\,
      CO(2) => \add_ln17_2_reg_835_reg[3]_i_1_n_6\,
      CO(1) => \add_ln17_2_reg_835_reg[3]_i_1_n_7\,
      CO(0) => \add_ln17_2_reg_835_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln20_1_reg_816(3 downto 0),
      O(3 downto 0) => add_ln17_2_fu_561_p2(3 downto 0),
      S(3) => \add_ln17_2_reg_835[3]_i_2_n_5\,
      S(2) => \add_ln17_2_reg_835[3]_i_3_n_5\,
      S(1) => \add_ln17_2_reg_835[3]_i_4_n_5\,
      S(0) => \add_ln17_2_reg_835[3]_i_5_n_5\
    );
\add_ln17_2_reg_835_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => add_ln17_2_fu_561_p2(4),
      Q => add_ln17_2_reg_835(4),
      R => '0'
    );
\add_ln17_2_reg_835_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => add_ln17_2_fu_561_p2(5),
      Q => add_ln17_2_reg_835(5),
      R => '0'
    );
\add_ln17_2_reg_835_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => add_ln17_2_fu_561_p2(6),
      Q => add_ln17_2_reg_835(6),
      R => '0'
    );
\add_ln17_2_reg_835_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => add_ln17_2_fu_561_p2(7),
      Q => add_ln17_2_reg_835(7),
      R => '0'
    );
\add_ln17_2_reg_835_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln17_2_reg_835_reg[3]_i_1_n_5\,
      CO(3) => \add_ln17_2_reg_835_reg[7]_i_1_n_5\,
      CO(2) => \add_ln17_2_reg_835_reg[7]_i_1_n_6\,
      CO(1) => \add_ln17_2_reg_835_reg[7]_i_1_n_7\,
      CO(0) => \add_ln17_2_reg_835_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln20_1_reg_816(7 downto 4),
      O(3 downto 0) => add_ln17_2_fu_561_p2(7 downto 4),
      S(3 downto 1) => add_ln20_1_reg_816(7 downto 5),
      S(0) => \add_ln17_2_reg_835[7]_i_2_n_5\
    );
\add_ln17_2_reg_835_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => add_ln17_2_fu_561_p2(8),
      Q => add_ln17_2_reg_835(8),
      R => '0'
    );
\add_ln17_2_reg_835_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => add_ln17_2_fu_561_p2(9),
      Q => add_ln17_2_reg_835(9),
      R => '0'
    );
\add_ln17_3_reg_853[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[6]_0\(0),
      I1 => icmp_ln23_fu_565_p2,
      O => ap_NS_fsm11_out
    );
\add_ln17_3_reg_853[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln11_reg_716(3),
      I1 => o_count_2_reg_245(3),
      O => \add_ln17_3_reg_853[3]_i_2_n_5\
    );
\add_ln17_3_reg_853[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln11_reg_716(2),
      I1 => o_count_2_reg_245(2),
      O => \add_ln17_3_reg_853[3]_i_3_n_5\
    );
\add_ln17_3_reg_853[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln11_reg_716(2),
      I1 => o_count_2_reg_245(1),
      O => \add_ln17_3_reg_853[3]_i_4_n_5\
    );
\add_ln17_3_reg_853[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln11_reg_716(0),
      I1 => o_count_2_reg_245(0),
      O => \add_ln17_3_reg_853[3]_i_5_n_5\
    );
\add_ln17_3_reg_853[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln11_reg_716(4),
      I1 => o_count_2_reg_245(4),
      O => \add_ln17_3_reg_853[7]_i_2_n_5\
    );
\add_ln17_3_reg_853_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln17_3_fu_582_p2(0),
      Q => add_ln17_3_reg_853(0),
      R => '0'
    );
\add_ln17_3_reg_853_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln17_3_fu_582_p2(10),
      Q => add_ln17_3_reg_853(10),
      R => '0'
    );
\add_ln17_3_reg_853_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln17_3_fu_582_p2(11),
      Q => add_ln17_3_reg_853(11),
      R => '0'
    );
\add_ln17_3_reg_853_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln17_3_reg_853_reg[7]_i_1_n_5\,
      CO(3) => \add_ln17_3_reg_853_reg[11]_i_1_n_5\,
      CO(2) => \add_ln17_3_reg_853_reg[11]_i_1_n_6\,
      CO(1) => \add_ln17_3_reg_853_reg[11]_i_1_n_7\,
      CO(0) => \add_ln17_3_reg_853_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln17_3_fu_582_p2(11 downto 8),
      S(3 downto 0) => o_count_2_reg_245(11 downto 8)
    );
\add_ln17_3_reg_853_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln17_3_fu_582_p2(12),
      Q => add_ln17_3_reg_853(12),
      R => '0'
    );
\add_ln17_3_reg_853_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln17_3_fu_582_p2(13),
      Q => add_ln17_3_reg_853(13),
      R => '0'
    );
\add_ln17_3_reg_853_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln17_3_reg_853_reg[11]_i_1_n_5\,
      CO(3 downto 1) => \NLW_add_ln17_3_reg_853_reg[13]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln17_3_reg_853_reg[13]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_add_ln17_3_reg_853_reg[13]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln17_3_fu_582_p2(13 downto 12),
      S(3 downto 2) => B"00",
      S(1 downto 0) => o_count_2_reg_245(13 downto 12)
    );
\add_ln17_3_reg_853_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln17_3_fu_582_p2(1),
      Q => add_ln17_3_reg_853(1),
      R => '0'
    );
\add_ln17_3_reg_853_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln17_3_fu_582_p2(2),
      Q => add_ln17_3_reg_853(2),
      R => '0'
    );
\add_ln17_3_reg_853_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln17_3_fu_582_p2(3),
      Q => add_ln17_3_reg_853(3),
      R => '0'
    );
\add_ln17_3_reg_853_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln17_3_reg_853_reg[3]_i_1_n_5\,
      CO(2) => \add_ln17_3_reg_853_reg[3]_i_1_n_6\,
      CO(1) => \add_ln17_3_reg_853_reg[3]_i_1_n_7\,
      CO(0) => \add_ln17_3_reg_853_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => zext_ln11_reg_716(3 downto 2),
      DI(1) => zext_ln11_reg_716(2),
      DI(0) => zext_ln11_reg_716(0),
      O(3 downto 0) => add_ln17_3_fu_582_p2(3 downto 0),
      S(3) => \add_ln17_3_reg_853[3]_i_2_n_5\,
      S(2) => \add_ln17_3_reg_853[3]_i_3_n_5\,
      S(1) => \add_ln17_3_reg_853[3]_i_4_n_5\,
      S(0) => \add_ln17_3_reg_853[3]_i_5_n_5\
    );
\add_ln17_3_reg_853_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln17_3_fu_582_p2(4),
      Q => add_ln17_3_reg_853(4),
      R => '0'
    );
\add_ln17_3_reg_853_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln17_3_fu_582_p2(5),
      Q => add_ln17_3_reg_853(5),
      R => '0'
    );
\add_ln17_3_reg_853_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln17_3_fu_582_p2(6),
      Q => add_ln17_3_reg_853(6),
      R => '0'
    );
\add_ln17_3_reg_853_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln17_3_fu_582_p2(7),
      Q => add_ln17_3_reg_853(7),
      R => '0'
    );
\add_ln17_3_reg_853_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln17_3_reg_853_reg[3]_i_1_n_5\,
      CO(3) => \add_ln17_3_reg_853_reg[7]_i_1_n_5\,
      CO(2) => \add_ln17_3_reg_853_reg[7]_i_1_n_6\,
      CO(1) => \add_ln17_3_reg_853_reg[7]_i_1_n_7\,
      CO(0) => \add_ln17_3_reg_853_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => zext_ln11_reg_716(4),
      O(3 downto 0) => add_ln17_3_fu_582_p2(7 downto 4),
      S(3 downto 1) => o_count_2_reg_245(7 downto 5),
      S(0) => \add_ln17_3_reg_853[7]_i_2_n_5\
    );
\add_ln17_3_reg_853_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln17_3_fu_582_p2(8),
      Q => add_ln17_3_reg_853(8),
      R => '0'
    );
\add_ln17_3_reg_853_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln17_3_fu_582_p2(9),
      Q => add_ln17_3_reg_853(9),
      R => '0'
    );
\add_ln20_1_reg_816[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => o_count_0_reg_178(10),
      I1 => \zext_ln11_5_reg_733_reg_n_5_[10]\,
      O => \add_ln20_1_reg_816[11]_i_2_n_5\
    );
\add_ln20_1_reg_816[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => o_count_0_reg_178(9),
      I1 => \zext_ln11_5_reg_733_reg_n_5_[9]\,
      O => \add_ln20_1_reg_816[11]_i_3_n_5\
    );
\add_ln20_1_reg_816[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => o_count_0_reg_178(8),
      I1 => \zext_ln11_5_reg_733_reg_n_5_[8]\,
      O => \add_ln20_1_reg_816[11]_i_4_n_5\
    );
\add_ln20_1_reg_816[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => o_count_0_reg_178(7),
      I1 => \zext_ln11_5_reg_733_reg_n_5_[7]\,
      O => \add_ln20_1_reg_816[11]_i_5_n_5\
    );
\add_ln20_1_reg_816[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \zext_ln11_5_reg_733_reg_n_5_[10]\,
      I1 => o_count_0_reg_178(10),
      I2 => o_count_0_reg_178(11),
      I3 => \zext_ln11_5_reg_733_reg_n_5_[11]\,
      O => \add_ln20_1_reg_816[11]_i_6_n_5\
    );
\add_ln20_1_reg_816[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \zext_ln11_5_reg_733_reg_n_5_[9]\,
      I1 => o_count_0_reg_178(9),
      I2 => o_count_0_reg_178(10),
      I3 => \zext_ln11_5_reg_733_reg_n_5_[10]\,
      O => \add_ln20_1_reg_816[11]_i_7_n_5\
    );
\add_ln20_1_reg_816[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \zext_ln11_5_reg_733_reg_n_5_[8]\,
      I1 => o_count_0_reg_178(8),
      I2 => o_count_0_reg_178(9),
      I3 => \zext_ln11_5_reg_733_reg_n_5_[9]\,
      O => \add_ln20_1_reg_816[11]_i_8_n_5\
    );
\add_ln20_1_reg_816[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \zext_ln11_5_reg_733_reg_n_5_[7]\,
      I1 => o_count_0_reg_178(7),
      I2 => o_count_0_reg_178(8),
      I3 => \zext_ln11_5_reg_733_reg_n_5_[8]\,
      O => \add_ln20_1_reg_816[11]_i_9_n_5\
    );
\add_ln20_1_reg_816[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \zext_ln11_5_reg_733_reg_n_5_[11]\,
      I1 => o_count_0_reg_178(11),
      I2 => o_count_0_reg_178(12),
      O => \add_ln20_1_reg_816[13]_i_2_n_5\
    );
\add_ln20_1_reg_816[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_cast8_reg_743_reg_n_5_[2]\,
      I1 => \zext_ln11_5_reg_733_reg_n_5_[2]\,
      I2 => o_count_0_reg_178(2),
      O => \add_ln20_1_reg_816[3]_i_2_n_5\
    );
\add_ln20_1_reg_816[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_cast8_reg_743_reg_n_5_[1]\,
      I1 => \zext_ln11_5_reg_733_reg_n_5_[1]\,
      I2 => o_count_0_reg_178(1),
      O => \add_ln20_1_reg_816[3]_i_3_n_5\
    );
\add_ln20_1_reg_816[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_cast8_reg_743_reg_n_5_[0]\,
      I1 => o_count_0_reg_178(0),
      I2 => add_ln11_13_reg_779(0),
      O => \add_ln20_1_reg_816[3]_i_4_n_5\
    );
\add_ln20_1_reg_816[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => o_count_0_reg_178(2),
      I1 => \zext_ln11_5_reg_733_reg_n_5_[2]\,
      I2 => \p_cast8_reg_743_reg_n_5_[2]\,
      I3 => \zext_ln11_5_reg_733_reg_n_5_[3]\,
      I4 => o_count_0_reg_178(3),
      I5 => \p_cast8_reg_743_reg_n_5_[3]\,
      O => \add_ln20_1_reg_816[3]_i_5_n_5\
    );
\add_ln20_1_reg_816[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => o_count_0_reg_178(1),
      I1 => \zext_ln11_5_reg_733_reg_n_5_[1]\,
      I2 => \p_cast8_reg_743_reg_n_5_[1]\,
      I3 => \zext_ln11_5_reg_733_reg_n_5_[2]\,
      I4 => o_count_0_reg_178(2),
      I5 => \p_cast8_reg_743_reg_n_5_[2]\,
      O => \add_ln20_1_reg_816[3]_i_6_n_5\
    );
\add_ln20_1_reg_816[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln11_13_reg_779(0),
      I1 => o_count_0_reg_178(0),
      I2 => \p_cast8_reg_743_reg_n_5_[0]\,
      I3 => \zext_ln11_5_reg_733_reg_n_5_[1]\,
      I4 => o_count_0_reg_178(1),
      I5 => \p_cast8_reg_743_reg_n_5_[1]\,
      O => \add_ln20_1_reg_816[3]_i_7_n_5\
    );
\add_ln20_1_reg_816[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \p_cast8_reg_743_reg_n_5_[0]\,
      I1 => o_count_0_reg_178(0),
      I2 => add_ln11_13_reg_779(0),
      O => \add_ln20_1_reg_816[3]_i_8_n_5\
    );
\add_ln20_1_reg_816[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => o_count_0_reg_178(6),
      I1 => \zext_ln11_5_reg_733_reg_n_5_[6]\,
      O => \add_ln20_1_reg_816[7]_i_2_n_5\
    );
\add_ln20_1_reg_816[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => o_count_0_reg_178(5),
      I1 => \zext_ln11_5_reg_733_reg_n_5_[5]\,
      O => \add_ln20_1_reg_816[7]_i_3_n_5\
    );
\add_ln20_1_reg_816[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_cast8_reg_743_reg_n_5_[4]\,
      I1 => \zext_ln11_5_reg_733_reg_n_5_[4]\,
      I2 => o_count_0_reg_178(4),
      O => \add_ln20_1_reg_816[7]_i_4_n_5\
    );
\add_ln20_1_reg_816[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_cast8_reg_743_reg_n_5_[3]\,
      I1 => \zext_ln11_5_reg_733_reg_n_5_[3]\,
      I2 => o_count_0_reg_178(3),
      O => \add_ln20_1_reg_816[7]_i_5_n_5\
    );
\add_ln20_1_reg_816[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \zext_ln11_5_reg_733_reg_n_5_[6]\,
      I1 => o_count_0_reg_178(6),
      I2 => o_count_0_reg_178(7),
      I3 => \zext_ln11_5_reg_733_reg_n_5_[7]\,
      O => \add_ln20_1_reg_816[7]_i_6_n_5\
    );
\add_ln20_1_reg_816[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \zext_ln11_5_reg_733_reg_n_5_[5]\,
      I1 => o_count_0_reg_178(5),
      I2 => o_count_0_reg_178(6),
      I3 => \zext_ln11_5_reg_733_reg_n_5_[6]\,
      O => \add_ln20_1_reg_816[7]_i_7_n_5\
    );
\add_ln20_1_reg_816[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => o_count_0_reg_178(4),
      I1 => \zext_ln11_5_reg_733_reg_n_5_[4]\,
      I2 => \p_cast8_reg_743_reg_n_5_[4]\,
      I3 => o_count_0_reg_178(5),
      I4 => \zext_ln11_5_reg_733_reg_n_5_[5]\,
      O => \add_ln20_1_reg_816[7]_i_8_n_5\
    );
\add_ln20_1_reg_816[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => o_count_0_reg_178(3),
      I1 => \zext_ln11_5_reg_733_reg_n_5_[3]\,
      I2 => \p_cast8_reg_743_reg_n_5_[3]\,
      I3 => \zext_ln11_5_reg_733_reg_n_5_[4]\,
      I4 => o_count_0_reg_178(4),
      I5 => \p_cast8_reg_743_reg_n_5_[4]\,
      O => \add_ln20_1_reg_816[7]_i_9_n_5\
    );
\add_ln20_1_reg_816_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln20_1_fu_540_p2(0),
      Q => add_ln20_1_reg_816(0),
      R => '0'
    );
\add_ln20_1_reg_816_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln20_1_fu_540_p2(10),
      Q => add_ln20_1_reg_816(10),
      R => '0'
    );
\add_ln20_1_reg_816_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln20_1_fu_540_p2(11),
      Q => add_ln20_1_reg_816(11),
      R => '0'
    );
\add_ln20_1_reg_816_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln20_1_reg_816_reg[7]_i_1_n_5\,
      CO(3) => \add_ln20_1_reg_816_reg[11]_i_1_n_5\,
      CO(2) => \add_ln20_1_reg_816_reg[11]_i_1_n_6\,
      CO(1) => \add_ln20_1_reg_816_reg[11]_i_1_n_7\,
      CO(0) => \add_ln20_1_reg_816_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln20_1_reg_816[11]_i_2_n_5\,
      DI(2) => \add_ln20_1_reg_816[11]_i_3_n_5\,
      DI(1) => \add_ln20_1_reg_816[11]_i_4_n_5\,
      DI(0) => \add_ln20_1_reg_816[11]_i_5_n_5\,
      O(3 downto 0) => add_ln20_1_fu_540_p2(11 downto 8),
      S(3) => \add_ln20_1_reg_816[11]_i_6_n_5\,
      S(2) => \add_ln20_1_reg_816[11]_i_7_n_5\,
      S(1) => \add_ln20_1_reg_816[11]_i_8_n_5\,
      S(0) => \add_ln20_1_reg_816[11]_i_9_n_5\
    );
\add_ln20_1_reg_816_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln20_1_fu_540_p2(12),
      Q => add_ln20_1_reg_816(12),
      R => '0'
    );
\add_ln20_1_reg_816_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln20_1_fu_540_p2(13),
      Q => add_ln20_1_reg_816(13),
      R => '0'
    );
\add_ln20_1_reg_816_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln20_1_reg_816_reg[11]_i_1_n_5\,
      CO(3 downto 1) => \NLW_add_ln20_1_reg_816_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln20_1_reg_816_reg[13]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => o_count_0_reg_178(12),
      O(3 downto 2) => \NLW_add_ln20_1_reg_816_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln20_1_fu_540_p2(13 downto 12),
      S(3 downto 2) => B"00",
      S(1) => o_count_0_reg_178(13),
      S(0) => \add_ln20_1_reg_816[13]_i_2_n_5\
    );
\add_ln20_1_reg_816_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln20_1_fu_540_p2(1),
      Q => add_ln20_1_reg_816(1),
      R => '0'
    );
\add_ln20_1_reg_816_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln20_1_fu_540_p2(2),
      Q => add_ln20_1_reg_816(2),
      R => '0'
    );
\add_ln20_1_reg_816_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln20_1_fu_540_p2(3),
      Q => add_ln20_1_reg_816(3),
      R => '0'
    );
\add_ln20_1_reg_816_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln20_1_reg_816_reg[3]_i_1_n_5\,
      CO(2) => \add_ln20_1_reg_816_reg[3]_i_1_n_6\,
      CO(1) => \add_ln20_1_reg_816_reg[3]_i_1_n_7\,
      CO(0) => \add_ln20_1_reg_816_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln20_1_reg_816[3]_i_2_n_5\,
      DI(2) => \add_ln20_1_reg_816[3]_i_3_n_5\,
      DI(1) => \add_ln20_1_reg_816[3]_i_4_n_5\,
      DI(0) => '0',
      O(3 downto 0) => add_ln20_1_fu_540_p2(3 downto 0),
      S(3) => \add_ln20_1_reg_816[3]_i_5_n_5\,
      S(2) => \add_ln20_1_reg_816[3]_i_6_n_5\,
      S(1) => \add_ln20_1_reg_816[3]_i_7_n_5\,
      S(0) => \add_ln20_1_reg_816[3]_i_8_n_5\
    );
\add_ln20_1_reg_816_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln20_1_fu_540_p2(4),
      Q => add_ln20_1_reg_816(4),
      R => '0'
    );
\add_ln20_1_reg_816_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln20_1_fu_540_p2(5),
      Q => add_ln20_1_reg_816(5),
      R => '0'
    );
\add_ln20_1_reg_816_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln20_1_fu_540_p2(6),
      Q => add_ln20_1_reg_816(6),
      R => '0'
    );
\add_ln20_1_reg_816_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln20_1_fu_540_p2(7),
      Q => add_ln20_1_reg_816(7),
      R => '0'
    );
\add_ln20_1_reg_816_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln20_1_reg_816_reg[3]_i_1_n_5\,
      CO(3) => \add_ln20_1_reg_816_reg[7]_i_1_n_5\,
      CO(2) => \add_ln20_1_reg_816_reg[7]_i_1_n_6\,
      CO(1) => \add_ln20_1_reg_816_reg[7]_i_1_n_7\,
      CO(0) => \add_ln20_1_reg_816_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln20_1_reg_816[7]_i_2_n_5\,
      DI(2) => \add_ln20_1_reg_816[7]_i_3_n_5\,
      DI(1) => \add_ln20_1_reg_816[7]_i_4_n_5\,
      DI(0) => \add_ln20_1_reg_816[7]_i_5_n_5\,
      O(3 downto 0) => add_ln20_1_fu_540_p2(7 downto 4),
      S(3) => \add_ln20_1_reg_816[7]_i_6_n_5\,
      S(2) => \add_ln20_1_reg_816[7]_i_7_n_5\,
      S(1) => \add_ln20_1_reg_816[7]_i_8_n_5\,
      S(0) => \add_ln20_1_reg_816[7]_i_9_n_5\
    );
\add_ln20_1_reg_816_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln20_1_fu_540_p2(8),
      Q => add_ln20_1_reg_816(8),
      R => '0'
    );
\add_ln20_1_reg_816_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln20_1_fu_540_p2(9),
      Q => add_ln20_1_reg_816(9),
      R => '0'
    );
\add_ln27_1_reg_848[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^input_r_address0\(0),
      O => add_ln27_1_fu_576_p2(0)
    );
\add_ln27_1_reg_848_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln27_1_fu_576_p2(0),
      Q => add_ln27_1_reg_848(0),
      R => '0'
    );
\add_ln27_1_reg_848_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln27_1_fu_576_p2(10),
      Q => add_ln27_1_reg_848(10),
      R => '0'
    );
\add_ln27_1_reg_848_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln27_1_fu_576_p2(11),
      Q => add_ln27_1_reg_848(11),
      R => '0'
    );
\add_ln27_1_reg_848_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln27_1_fu_576_p2(12),
      Q => add_ln27_1_reg_848(12),
      R => '0'
    );
\add_ln27_1_reg_848_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln27_1_reg_848_reg[8]_i_1_n_5\,
      CO(3) => \add_ln27_1_reg_848_reg[12]_i_1_n_5\,
      CO(2) => \add_ln27_1_reg_848_reg[12]_i_1_n_6\,
      CO(1) => \add_ln27_1_reg_848_reg[12]_i_1_n_7\,
      CO(0) => \add_ln27_1_reg_848_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln27_1_fu_576_p2(12 downto 9),
      S(3) => grp_padding2d_fix16_fu_431_input_r_address0(12),
      S(2 downto 0) => \^input_r_address0\(11 downto 9)
    );
\add_ln27_1_reg_848_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln27_1_fu_576_p2(13),
      Q => add_ln27_1_reg_848(13),
      R => '0'
    );
\add_ln27_1_reg_848_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln27_1_reg_848_reg[12]_i_1_n_5\,
      CO(3 downto 0) => \NLW_add_ln27_1_reg_848_reg[13]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln27_1_reg_848_reg[13]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln27_1_fu_576_p2(13),
      S(3 downto 1) => B"000",
      S(0) => grp_padding2d_fix16_fu_431_input_r_address0(13)
    );
\add_ln27_1_reg_848_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln27_1_fu_576_p2(1),
      Q => add_ln27_1_reg_848(1),
      R => '0'
    );
\add_ln27_1_reg_848_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln27_1_fu_576_p2(2),
      Q => add_ln27_1_reg_848(2),
      R => '0'
    );
\add_ln27_1_reg_848_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln27_1_fu_576_p2(3),
      Q => add_ln27_1_reg_848(3),
      R => '0'
    );
\add_ln27_1_reg_848_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln27_1_fu_576_p2(4),
      Q => add_ln27_1_reg_848(4),
      R => '0'
    );
\add_ln27_1_reg_848_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln27_1_reg_848_reg[4]_i_1_n_5\,
      CO(2) => \add_ln27_1_reg_848_reg[4]_i_1_n_6\,
      CO(1) => \add_ln27_1_reg_848_reg[4]_i_1_n_7\,
      CO(0) => \add_ln27_1_reg_848_reg[4]_i_1_n_8\,
      CYINIT => \^input_r_address0\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln27_1_fu_576_p2(4 downto 1),
      S(3 downto 0) => \^input_r_address0\(4 downto 1)
    );
\add_ln27_1_reg_848_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln27_1_fu_576_p2(5),
      Q => add_ln27_1_reg_848(5),
      R => '0'
    );
\add_ln27_1_reg_848_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln27_1_fu_576_p2(6),
      Q => add_ln27_1_reg_848(6),
      R => '0'
    );
\add_ln27_1_reg_848_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln27_1_fu_576_p2(7),
      Q => add_ln27_1_reg_848(7),
      R => '0'
    );
\add_ln27_1_reg_848_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln27_1_fu_576_p2(8),
      Q => add_ln27_1_reg_848(8),
      R => '0'
    );
\add_ln27_1_reg_848_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln27_1_reg_848_reg[4]_i_1_n_5\,
      CO(3) => \add_ln27_1_reg_848_reg[8]_i_1_n_5\,
      CO(2) => \add_ln27_1_reg_848_reg[8]_i_1_n_6\,
      CO(1) => \add_ln27_1_reg_848_reg[8]_i_1_n_7\,
      CO(0) => \add_ln27_1_reg_848_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln27_1_fu_576_p2(8 downto 5),
      S(3 downto 0) => \^input_r_address0\(8 downto 5)
    );
\add_ln27_1_reg_848_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln27_1_fu_576_p2(9),
      Q => add_ln27_1_reg_848(9),
      R => '0'
    );
\add_ln27_reg_830[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AA2AAAAAAAA2AA2"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \add_ln17_2_reg_835[13]_i_3_n_5\,
      I2 => height_0_reg_267(3),
      I3 => empty_39_reg_711(3),
      I4 => height_0_reg_267(4),
      I5 => empty_39_reg_711(4),
      O => i_count_2_reg_2890
    );
\add_ln27_reg_830[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln11_2_reg_723(3),
      I1 => i_count_1_reg_256(3),
      O => \add_ln27_reg_830[3]_i_2_n_5\
    );
\add_ln27_reg_830[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_count_1_reg_256(2),
      O => \add_ln27_reg_830[3]_i_3_n_5\
    );
\add_ln27_reg_830[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln11_2_reg_723(1),
      I1 => i_count_1_reg_256(1),
      O => \add_ln27_reg_830[3]_i_4_n_5\
    );
\add_ln27_reg_830[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln11_2_reg_723(0),
      I1 => i_count_1_reg_256(0),
      O => \add_ln27_reg_830[3]_i_5_n_5\
    );
\add_ln27_reg_830[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln11_2_reg_723(4),
      I1 => i_count_1_reg_256(4),
      O => \add_ln27_reg_830[7]_i_2_n_5\
    );
\add_ln27_reg_830_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2890,
      D => add_ln27_fu_556_p2(0),
      Q => add_ln27_reg_830(0),
      R => '0'
    );
\add_ln27_reg_830_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2890,
      D => add_ln27_fu_556_p2(10),
      Q => add_ln27_reg_830(10),
      R => '0'
    );
\add_ln27_reg_830_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2890,
      D => add_ln27_fu_556_p2(11),
      Q => add_ln27_reg_830(11),
      R => '0'
    );
\add_ln27_reg_830_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln27_reg_830_reg[7]_i_1_n_5\,
      CO(3) => \add_ln27_reg_830_reg[11]_i_1_n_5\,
      CO(2) => \add_ln27_reg_830_reg[11]_i_1_n_6\,
      CO(1) => \add_ln27_reg_830_reg[11]_i_1_n_7\,
      CO(0) => \add_ln27_reg_830_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln27_fu_556_p2(11 downto 8),
      S(3 downto 0) => i_count_1_reg_256(11 downto 8)
    );
\add_ln27_reg_830_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2890,
      D => add_ln27_fu_556_p2(12),
      Q => add_ln27_reg_830(12),
      R => '0'
    );
\add_ln27_reg_830_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2890,
      D => add_ln27_fu_556_p2(13),
      Q => add_ln27_reg_830(13),
      R => '0'
    );
\add_ln27_reg_830_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln27_reg_830_reg[11]_i_1_n_5\,
      CO(3 downto 1) => \NLW_add_ln27_reg_830_reg[13]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln27_reg_830_reg[13]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_add_ln27_reg_830_reg[13]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln27_fu_556_p2(13 downto 12),
      S(3 downto 2) => B"00",
      S(1 downto 0) => i_count_1_reg_256(13 downto 12)
    );
\add_ln27_reg_830_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2890,
      D => add_ln27_fu_556_p2(1),
      Q => add_ln27_reg_830(1),
      R => '0'
    );
\add_ln27_reg_830_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2890,
      D => add_ln27_fu_556_p2(2),
      Q => add_ln27_reg_830(2),
      R => '0'
    );
\add_ln27_reg_830_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2890,
      D => add_ln27_fu_556_p2(3),
      Q => add_ln27_reg_830(3),
      R => '0'
    );
\add_ln27_reg_830_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln27_reg_830_reg[3]_i_1_n_5\,
      CO(2) => \add_ln27_reg_830_reg[3]_i_1_n_6\,
      CO(1) => \add_ln27_reg_830_reg[3]_i_1_n_7\,
      CO(0) => \add_ln27_reg_830_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => zext_ln11_2_reg_723(3),
      DI(2) => '1',
      DI(1 downto 0) => zext_ln11_2_reg_723(1 downto 0),
      O(3 downto 0) => add_ln27_fu_556_p2(3 downto 0),
      S(3) => \add_ln27_reg_830[3]_i_2_n_5\,
      S(2) => \add_ln27_reg_830[3]_i_3_n_5\,
      S(1) => \add_ln27_reg_830[3]_i_4_n_5\,
      S(0) => \add_ln27_reg_830[3]_i_5_n_5\
    );
\add_ln27_reg_830_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2890,
      D => add_ln27_fu_556_p2(4),
      Q => add_ln27_reg_830(4),
      R => '0'
    );
\add_ln27_reg_830_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2890,
      D => add_ln27_fu_556_p2(5),
      Q => add_ln27_reg_830(5),
      R => '0'
    );
\add_ln27_reg_830_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2890,
      D => add_ln27_fu_556_p2(6),
      Q => add_ln27_reg_830(6),
      R => '0'
    );
\add_ln27_reg_830_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2890,
      D => add_ln27_fu_556_p2(7),
      Q => add_ln27_reg_830(7),
      R => '0'
    );
\add_ln27_reg_830_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln27_reg_830_reg[3]_i_1_n_5\,
      CO(3) => \add_ln27_reg_830_reg[7]_i_1_n_5\,
      CO(2) => \add_ln27_reg_830_reg[7]_i_1_n_6\,
      CO(1) => \add_ln27_reg_830_reg[7]_i_1_n_7\,
      CO(0) => \add_ln27_reg_830_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => zext_ln11_2_reg_723(4),
      O(3 downto 0) => add_ln27_fu_556_p2(7 downto 4),
      S(3 downto 1) => i_count_1_reg_256(7 downto 5),
      S(0) => \add_ln27_reg_830[7]_i_2_n_5\
    );
\add_ln27_reg_830_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2890,
      D => add_ln27_fu_556_p2(8),
      Q => add_ln27_reg_830(8),
      R => '0'
    );
\add_ln27_reg_830_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2890,
      D => add_ln27_fu_556_p2(9),
      Q => add_ln27_reg_830(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_431_ap_ready,
      I1 => grp_padding2d_fix16_fu_431_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      O => grp_padding2d_fix16_fu_431_ap_done
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008000000008008"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \ap_CS_fsm[3]_i_3_n_5\,
      I2 => depth_0_reg_202(0),
      I3 => empty_40_reg_785(0),
      I4 => depth_0_reg_202(4),
      I5 => empty_40_reg_785(4),
      O => grp_padding2d_fix16_fu_431_ap_ready
    );
\ap_CS_fsm[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4500"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_431_ap_ready,
      I1 => grp_padding2d_fix16_fu_431_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(3),
      I4 => Q(2),
      O => D(2)
    );
\ap_CS_fsm[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_431_ap_ready,
      I1 => grp_padding2d_fix16_fu_431_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(3),
      O => D(3)
    );
\ap_CS_fsm[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4500"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_431_ap_ready,
      I1 => grp_padding2d_fix16_fu_431_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(6),
      I4 => Q(5),
      O => D(4)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_padding2d_fix16_fu_431_ap_start_reg,
      O => ap_NS_fsm14_out
    );
\ap_CS_fsm[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_431_ap_ready,
      I1 => grp_padding2d_fix16_fu_431_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(6),
      O => D(5)
    );
\ap_CS_fsm[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4500"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_431_ap_ready,
      I1 => grp_padding2d_fix16_fu_431_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(9),
      I4 => Q(8),
      O => D(6)
    );
\ap_CS_fsm[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_431_ap_ready,
      I1 => grp_padding2d_fix16_fu_431_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(9),
      O => D(7)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => ap_CS_fsm_state2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4500"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_431_ap_ready,
      I1 => grp_padding2d_fix16_fu_431_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(12),
      I4 => Q(11),
      O => D(8)
    );
\ap_CS_fsm[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_431_ap_ready,
      I1 => grp_padding2d_fix16_fu_431_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(12),
      O => D(9)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => ap_NS_fsm13_out,
      I1 => ap_CS_fsm_state4,
      I2 => \ap_CS_fsm[3]_i_2_n_5\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4500"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_431_ap_ready,
      I1 => grp_padding2d_fix16_fu_431_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(1),
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AA2AAAAAAAA2AA2"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \ap_CS_fsm[3]_i_3_n_5\,
      I2 => depth_0_reg_202(0),
      I3 => empty_40_reg_785(0),
      I4 => depth_0_reg_202(4),
      I5 => empty_40_reg_785(4),
      O => \ap_CS_fsm[3]_i_2_n_5\
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
        port map (
      I0 => depth_0_reg_202(2),
      I1 => depth_0_reg_202(1),
      I2 => depth_0_reg_202(3),
      I3 => empty_40_reg_785(3),
      O => \ap_CS_fsm[3]_i_3_n_5\
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ap_NS_fsm13_out,
      I1 => ap_CS_fsm_state4,
      I2 => icmp_ln31_fu_598_p2,
      I3 => ap_CS_fsm_state8,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_431_ap_ready,
      I1 => grp_padding2d_fix16_fu_431_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_count_2_reg_2890,
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[6]_0\(0),
      I1 => icmp_ln23_fu_565_p2,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => icmp_ln31_fu_598_p2,
      I1 => ap_CS_fsm_state8,
      I2 => icmp_ln23_fu_565_p2,
      I3 => \^ap_cs_fsm_reg[6]_0\(0),
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => o_count_4_reg_299_reg(3),
      I1 => phi_ln11_1_reg_223_reg(3),
      I2 => o_count_4_reg_299_reg(4),
      I3 => phi_ln11_1_reg_223_reg(4),
      I4 => phi_ln11_1_reg_223_reg(5),
      I5 => o_count_4_reg_299_reg(5),
      O => \ap_CS_fsm[7]_i_10_n_5\
    );
\ap_CS_fsm[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => o_count_4_reg_299_reg(0),
      I1 => phi_ln11_1_reg_223_reg(0),
      I2 => o_count_4_reg_299_reg(1),
      I3 => phi_ln11_1_reg_223_reg(1),
      I4 => phi_ln11_1_reg_223_reg(2),
      I5 => o_count_4_reg_299_reg(2),
      O => \ap_CS_fsm[7]_i_11_n_5\
    );
\ap_CS_fsm[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => o_count_3_reg_278_reg(9),
      I1 => o_count_reg_234_reg(9),
      I2 => o_count_3_reg_278_reg(10),
      I3 => o_count_reg_234_reg(10),
      I4 => o_count_reg_234_reg(11),
      I5 => o_count_3_reg_278_reg(11),
      O => \ap_CS_fsm[7]_i_12_n_5\
    );
\ap_CS_fsm[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => o_count_3_reg_278_reg(6),
      I1 => o_count_reg_234_reg(6),
      I2 => o_count_3_reg_278_reg(7),
      I3 => o_count_reg_234_reg(7),
      I4 => o_count_reg_234_reg(8),
      I5 => o_count_3_reg_278_reg(8),
      O => \ap_CS_fsm[7]_i_13_n_5\
    );
\ap_CS_fsm[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => o_count_3_reg_278_reg(3),
      I1 => o_count_reg_234_reg(3),
      I2 => o_count_3_reg_278_reg(4),
      I3 => o_count_reg_234_reg(4),
      I4 => o_count_reg_234_reg(5),
      I5 => o_count_3_reg_278_reg(5),
      O => \ap_CS_fsm[7]_i_14_n_5\
    );
\ap_CS_fsm[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => o_count_3_reg_278_reg(0),
      I1 => o_count_reg_234_reg(0),
      I2 => o_count_3_reg_278_reg(1),
      I3 => o_count_reg_234_reg(1),
      I4 => o_count_reg_234_reg(2),
      I5 => o_count_3_reg_278_reg(2),
      O => \ap_CS_fsm[7]_i_15_n_5\
    );
\ap_CS_fsm[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => o_count_4_reg_299_reg(12),
      I1 => phi_ln11_1_reg_223_reg(12),
      I2 => o_count_4_reg_299_reg(13),
      I3 => phi_ln11_1_reg_223_reg(13),
      O => \ap_CS_fsm[7]_i_5_n_5\
    );
\ap_CS_fsm[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => o_count_3_reg_278_reg(12),
      I1 => o_count_reg_234_reg(12),
      I2 => o_count_3_reg_278_reg(13),
      I3 => o_count_reg_234_reg(13),
      O => \ap_CS_fsm[7]_i_7_n_5\
    );
\ap_CS_fsm[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => o_count_4_reg_299_reg(9),
      I1 => phi_ln11_1_reg_223_reg(9),
      I2 => o_count_4_reg_299_reg(10),
      I3 => phi_ln11_1_reg_223_reg(10),
      I4 => phi_ln11_1_reg_223_reg(11),
      I5 => o_count_4_reg_299_reg(11),
      O => \ap_CS_fsm[7]_i_8_n_5\
    );
\ap_CS_fsm[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => o_count_4_reg_299_reg(6),
      I1 => phi_ln11_1_reg_223_reg(6),
      I2 => o_count_4_reg_299_reg(7),
      I3 => phi_ln11_1_reg_223_reg(7),
      I4 => phi_ln11_1_reg_223_reg(8),
      I5 => o_count_4_reg_299_reg(8),
      O => \ap_CS_fsm[7]_i_9_n_5\
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_NS_fsm12_out,
      I1 => o_count_5_reg_3091,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28AAAA28AAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => o_count_5_reg_309_reg(4),
      I2 => indvars_iv_reg_138_reg(4),
      I3 => o_count_5_reg_309_reg(0),
      I4 => indvars_iv_reg_138_reg(0),
      I5 => \phi_ln11_reg_158[13]_i_3_n_5\,
      O => o_count_5_reg_3091
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_padding2d_fix16_fu_431_ap_done,
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm14_out,
      Q => ap_CS_fsm_state2,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => SR(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => SR(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => \^ap_cs_fsm_reg[6]_0\(0),
      R => SR(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => \^ap_cs_fsm_reg[6]_0\(1),
      R => SR(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => SR(0)
    );
\ap_CS_fsm_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[7]_i_4_n_5\,
      CO(3 downto 1) => \NLW_ap_CS_fsm_reg[7]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln31_fu_598_p2,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ap_CS_fsm[7]_i_5_n_5\
    );
\ap_CS_fsm_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[7]_i_6_n_5\,
      CO(3 downto 1) => \NLW_ap_CS_fsm_reg[7]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln23_fu_565_p2,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[7]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ap_CS_fsm[7]_i_7_n_5\
    );
\ap_CS_fsm_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[7]_i_4_n_5\,
      CO(2) => \ap_CS_fsm_reg[7]_i_4_n_6\,
      CO(1) => \ap_CS_fsm_reg[7]_i_4_n_7\,
      CO(0) => \ap_CS_fsm_reg[7]_i_4_n_8\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[7]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[7]_i_8_n_5\,
      S(2) => \ap_CS_fsm[7]_i_9_n_5\,
      S(1) => \ap_CS_fsm[7]_i_10_n_5\,
      S(0) => \ap_CS_fsm[7]_i_11_n_5\
    );
\ap_CS_fsm_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[7]_i_6_n_5\,
      CO(2) => \ap_CS_fsm_reg[7]_i_6_n_6\,
      CO(1) => \ap_CS_fsm_reg[7]_i_6_n_7\,
      CO(0) => \ap_CS_fsm_reg[7]_i_6_n_8\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[7]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[7]_i_12_n_5\,
      S(2) => \ap_CS_fsm[7]_i_13_n_5\,
      S(1) => \ap_CS_fsm[7]_i_14_n_5\,
      S(0) => \ap_CS_fsm[7]_i_15_n_5\
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => SR(0)
    );
\depth_0_reg_202_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => depth_reg_798(0),
      Q => depth_0_reg_202(0),
      R => ap_CS_fsm_state2
    );
\depth_0_reg_202_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => depth_reg_798(1),
      Q => depth_0_reg_202(1),
      R => ap_CS_fsm_state2
    );
\depth_0_reg_202_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => depth_reg_798(2),
      Q => depth_0_reg_202(2),
      R => ap_CS_fsm_state2
    );
\depth_0_reg_202_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => depth_reg_798(3),
      Q => depth_0_reg_202(3),
      R => ap_CS_fsm_state2
    );
\depth_0_reg_202_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => depth_reg_798(4),
      Q => depth_0_reg_202(4),
      R => ap_CS_fsm_state2
    );
\depth_reg_798[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => depth_0_reg_202(0),
      O => depth_fu_503_p2(0)
    );
\depth_reg_798[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => depth_0_reg_202(0),
      I1 => depth_0_reg_202(1),
      O => depth_fu_503_p2(1)
    );
\depth_reg_798[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => depth_0_reg_202(0),
      I1 => depth_0_reg_202(1),
      I2 => depth_0_reg_202(2),
      O => depth_fu_503_p2(2)
    );
\depth_reg_798[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => depth_0_reg_202(2),
      I1 => depth_0_reg_202(1),
      I2 => depth_0_reg_202(0),
      I3 => depth_0_reg_202(3),
      O => depth_fu_503_p2(3)
    );
\depth_reg_798[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => depth_0_reg_202(3),
      I1 => depth_0_reg_202(0),
      I2 => depth_0_reg_202(1),
      I3 => depth_0_reg_202(2),
      I4 => depth_0_reg_202(4),
      O => depth_fu_503_p2(4)
    );
\depth_reg_798_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => depth_fu_503_p2(0),
      Q => depth_reg_798(0),
      R => '0'
    );
\depth_reg_798_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => depth_fu_503_p2(1),
      Q => depth_reg_798(1),
      R => '0'
    );
\depth_reg_798_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => depth_fu_503_p2(2),
      Q => depth_reg_798(2),
      R => '0'
    );
\depth_reg_798_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => depth_fu_503_p2(3),
      Q => depth_reg_798(3),
      R => '0'
    );
\depth_reg_798_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => depth_fu_503_p2(4),
      Q => depth_reg_798(4),
      R => '0'
    );
\empty_39_reg_711_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => Q(6),
      Q => empty_39_reg_711(0),
      R => '0'
    );
\empty_39_reg_711_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => grp_padding2d_fix16_fu_431_input_height(1),
      Q => empty_39_reg_711(1),
      R => '0'
    );
\empty_39_reg_711_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => grp_padding2d_fix16_fu_431_input_height(3),
      Q => empty_39_reg_711(3),
      R => '0'
    );
\empty_39_reg_711_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => grp_padding2d_fix16_fu_431_input_height(4),
      Q => empty_39_reg_711(4),
      R => '0'
    );
\empty_40_reg_785[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(12),
      I2 => Q(9),
      I3 => Q(6),
      O => grp_padding2d_fix16_fu_431_input_depth(0)
    );
\empty_40_reg_785[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(6),
      I1 => Q(9),
      O => \empty_40_reg_785[3]_i_1_n_5\
    );
\empty_40_reg_785[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => Q(3),
      I1 => Q(12),
      I2 => Q(9),
      I3 => Q(6),
      O => grp_padding2d_fix16_fu_431_input_depth(4)
    );
\empty_40_reg_785_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_padding2d_fix16_fu_431_input_depth(0),
      Q => empty_40_reg_785(0),
      R => '0'
    );
\empty_40_reg_785_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \empty_40_reg_785[3]_i_1_n_5\,
      Q => empty_40_reg_785(3),
      R => '0'
    );
\empty_40_reg_785_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_padding2d_fix16_fu_431_input_depth(4),
      Q => empty_40_reg_785(4),
      R => '0'
    );
grp_padding2d_fix16_fu_431_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_431_ap_ready,
      I1 => grp_padding2d_fix16_fu_431_ap_start_reg0,
      I2 => grp_padding2d_fix16_fu_431_ap_start_reg,
      O => grp_padding2d_fix16_fu_431_ap_start_reg_reg
    );
\height_0_reg_267[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200000000"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => o_count_1_reg_213_reg(4),
      I2 => indvars_iv2_reg_128_reg(4),
      I3 => o_count_1_reg_213_reg(0),
      I4 => indvars_iv2_reg_128_reg(0),
      I5 => \height_0_reg_267[4]_i_3_n_5\,
      O => ap_NS_fsm13_out
    );
\height_0_reg_267[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => icmp_ln31_fu_598_p2,
      O => ap_NS_fsm10_out
    );
\height_0_reg_267[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvars_iv2_reg_128_reg(3),
      I1 => o_count_1_reg_213_reg(3),
      I2 => indvars_iv2_reg_128_reg(1),
      I3 => o_count_1_reg_213_reg(1),
      I4 => o_count_1_reg_213_reg(2),
      I5 => indvars_iv2_reg_128_reg(2),
      O => \height_0_reg_267[4]_i_3_n_5\
    );
\height_0_reg_267_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => height_reg_825(0),
      Q => height_0_reg_267(0),
      R => ap_NS_fsm13_out
    );
\height_0_reg_267_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => height_reg_825(1),
      Q => height_0_reg_267(1),
      R => ap_NS_fsm13_out
    );
\height_0_reg_267_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => height_reg_825(2),
      Q => height_0_reg_267(2),
      R => ap_NS_fsm13_out
    );
\height_0_reg_267_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => height_reg_825(3),
      Q => height_0_reg_267(3),
      R => ap_NS_fsm13_out
    );
\height_0_reg_267_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => height_reg_825(4),
      Q => height_0_reg_267(4),
      R => ap_NS_fsm13_out
    );
\height_reg_825[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => height_0_reg_267(0),
      O => height_fu_550_p2(0)
    );
\height_reg_825[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => height_0_reg_267(0),
      I1 => height_0_reg_267(1),
      O => height_fu_550_p2(1)
    );
\height_reg_825[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => height_0_reg_267(0),
      I1 => height_0_reg_267(1),
      I2 => height_0_reg_267(2),
      O => height_fu_550_p2(2)
    );
\height_reg_825[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => height_0_reg_267(2),
      I1 => height_0_reg_267(1),
      I2 => height_0_reg_267(0),
      I3 => height_0_reg_267(3),
      O => height_fu_550_p2(3)
    );
\height_reg_825[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => height_0_reg_267(3),
      I1 => height_0_reg_267(0),
      I2 => height_0_reg_267(1),
      I3 => height_0_reg_267(2),
      I4 => height_0_reg_267(4),
      O => height_fu_550_p2(4)
    );
\height_reg_825_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => height_fu_550_p2(0),
      Q => height_reg_825(0),
      R => '0'
    );
\height_reg_825_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => height_fu_550_p2(1),
      Q => height_reg_825(1),
      R => '0'
    );
\height_reg_825_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => height_fu_550_p2(2),
      Q => height_reg_825(2),
      R => '0'
    );
\height_reg_825_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => height_fu_550_p2(3),
      Q => height_reg_825(3),
      R => '0'
    );
\height_reg_825_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => height_fu_550_p2(4),
      Q => height_reg_825(4),
      R => '0'
    );
\i_count_0_reg_190_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_count_reg_811(0),
      Q => i_count_0_reg_190(0),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_190_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_count_reg_811(10),
      Q => i_count_0_reg_190(10),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_190_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_count_reg_811(11),
      Q => i_count_0_reg_190(11),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_190_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_count_reg_811(12),
      Q => i_count_0_reg_190(12),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_190_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_count_reg_811(13),
      Q => i_count_0_reg_190(13),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_190_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_count_reg_811(1),
      Q => i_count_0_reg_190(1),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_190_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_count_reg_811(2),
      Q => i_count_0_reg_190(2),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_190_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_count_reg_811(3),
      Q => i_count_0_reg_190(3),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_190_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_count_reg_811(4),
      Q => i_count_0_reg_190(4),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_190_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_count_reg_811(5),
      Q => i_count_0_reg_190(5),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_190_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_count_reg_811(6),
      Q => i_count_0_reg_190(6),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_190_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_count_reg_811(7),
      Q => i_count_0_reg_190(7),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_190_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_count_reg_811(8),
      Q => i_count_0_reg_190(8),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_190_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_count_reg_811(9),
      Q => i_count_0_reg_190(9),
      R => ap_CS_fsm_state2
    );
\i_count_1_reg_256[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_count_0_reg_190(0),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln27_reg_830(0),
      O => \i_count_1_reg_256[0]_i_1_n_5\
    );
\i_count_1_reg_256[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_count_0_reg_190(10),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln27_reg_830(10),
      O => \i_count_1_reg_256[10]_i_1_n_5\
    );
\i_count_1_reg_256[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_count_0_reg_190(11),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln27_reg_830(11),
      O => \i_count_1_reg_256[11]_i_1_n_5\
    );
\i_count_1_reg_256[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_count_0_reg_190(12),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln27_reg_830(12),
      O => \i_count_1_reg_256[12]_i_1_n_5\
    );
\i_count_1_reg_256[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_count_0_reg_190(13),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln27_reg_830(13),
      O => \i_count_1_reg_256[13]_i_1_n_5\
    );
\i_count_1_reg_256[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_count_0_reg_190(1),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln27_reg_830(1),
      O => \i_count_1_reg_256[1]_i_1_n_5\
    );
\i_count_1_reg_256[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_count_0_reg_190(2),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln27_reg_830(2),
      O => \i_count_1_reg_256[2]_i_1_n_5\
    );
\i_count_1_reg_256[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_count_0_reg_190(3),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln27_reg_830(3),
      O => \i_count_1_reg_256[3]_i_1_n_5\
    );
\i_count_1_reg_256[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_count_0_reg_190(4),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln27_reg_830(4),
      O => \i_count_1_reg_256[4]_i_1_n_5\
    );
\i_count_1_reg_256[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_count_0_reg_190(5),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln27_reg_830(5),
      O => \i_count_1_reg_256[5]_i_1_n_5\
    );
\i_count_1_reg_256[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_count_0_reg_190(6),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln27_reg_830(6),
      O => \i_count_1_reg_256[6]_i_1_n_5\
    );
\i_count_1_reg_256[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_count_0_reg_190(7),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln27_reg_830(7),
      O => \i_count_1_reg_256[7]_i_1_n_5\
    );
\i_count_1_reg_256[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_count_0_reg_190(8),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln27_reg_830(8),
      O => \i_count_1_reg_256[8]_i_1_n_5\
    );
\i_count_1_reg_256[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_count_0_reg_190(9),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln27_reg_830(9),
      O => \i_count_1_reg_256[9]_i_1_n_5\
    );
\i_count_1_reg_256_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \i_count_1_reg_256[0]_i_1_n_5\,
      Q => i_count_1_reg_256(0),
      R => '0'
    );
\i_count_1_reg_256_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \i_count_1_reg_256[10]_i_1_n_5\,
      Q => i_count_1_reg_256(10),
      R => '0'
    );
\i_count_1_reg_256_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \i_count_1_reg_256[11]_i_1_n_5\,
      Q => i_count_1_reg_256(11),
      R => '0'
    );
\i_count_1_reg_256_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \i_count_1_reg_256[12]_i_1_n_5\,
      Q => i_count_1_reg_256(12),
      R => '0'
    );
\i_count_1_reg_256_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \i_count_1_reg_256[13]_i_1_n_5\,
      Q => i_count_1_reg_256(13),
      R => '0'
    );
\i_count_1_reg_256_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \i_count_1_reg_256[1]_i_1_n_5\,
      Q => i_count_1_reg_256(1),
      R => '0'
    );
\i_count_1_reg_256_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \i_count_1_reg_256[2]_i_1_n_5\,
      Q => i_count_1_reg_256(2),
      R => '0'
    );
\i_count_1_reg_256_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \i_count_1_reg_256[3]_i_1_n_5\,
      Q => i_count_1_reg_256(3),
      R => '0'
    );
\i_count_1_reg_256_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \i_count_1_reg_256[4]_i_1_n_5\,
      Q => i_count_1_reg_256(4),
      R => '0'
    );
\i_count_1_reg_256_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \i_count_1_reg_256[5]_i_1_n_5\,
      Q => i_count_1_reg_256(5),
      R => '0'
    );
\i_count_1_reg_256_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \i_count_1_reg_256[6]_i_1_n_5\,
      Q => i_count_1_reg_256(6),
      R => '0'
    );
\i_count_1_reg_256_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \i_count_1_reg_256[7]_i_1_n_5\,
      Q => i_count_1_reg_256(7),
      R => '0'
    );
\i_count_1_reg_256_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \i_count_1_reg_256[8]_i_1_n_5\,
      Q => i_count_1_reg_256(8),
      R => '0'
    );
\i_count_1_reg_256_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \i_count_1_reg_256[9]_i_1_n_5\,
      Q => i_count_1_reg_256(9),
      R => '0'
    );
\i_count_2_reg_289[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln27_1_reg_848(0),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => i_count_1_reg_256(0),
      O => \i_count_2_reg_289[0]_i_1_n_5\
    );
\i_count_2_reg_289[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln27_1_reg_848(10),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => i_count_1_reg_256(10),
      O => \i_count_2_reg_289[10]_i_1_n_5\
    );
\i_count_2_reg_289[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln27_1_reg_848(11),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => i_count_1_reg_256(11),
      O => \i_count_2_reg_289[11]_i_1_n_5\
    );
\i_count_2_reg_289[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln27_1_reg_848(12),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => i_count_1_reg_256(12),
      O => \i_count_2_reg_289[12]_i_1_n_5\
    );
\i_count_2_reg_289[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln27_1_reg_848(13),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => i_count_1_reg_256(13),
      O => \i_count_2_reg_289[13]_i_1_n_5\
    );
\i_count_2_reg_289[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln27_1_reg_848(1),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => i_count_1_reg_256(1),
      O => \i_count_2_reg_289[1]_i_1_n_5\
    );
\i_count_2_reg_289[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln27_1_reg_848(2),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => i_count_1_reg_256(2),
      O => \i_count_2_reg_289[2]_i_1_n_5\
    );
\i_count_2_reg_289[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln27_1_reg_848(3),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => i_count_1_reg_256(3),
      O => \i_count_2_reg_289[3]_i_1_n_5\
    );
\i_count_2_reg_289[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln27_1_reg_848(4),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => i_count_1_reg_256(4),
      O => \i_count_2_reg_289[4]_i_1_n_5\
    );
\i_count_2_reg_289[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln27_1_reg_848(5),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => i_count_1_reg_256(5),
      O => \i_count_2_reg_289[5]_i_1_n_5\
    );
\i_count_2_reg_289[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln27_1_reg_848(6),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => i_count_1_reg_256(6),
      O => \i_count_2_reg_289[6]_i_1_n_5\
    );
\i_count_2_reg_289[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln27_1_reg_848(7),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => i_count_1_reg_256(7),
      O => \i_count_2_reg_289[7]_i_1_n_5\
    );
\i_count_2_reg_289[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln27_1_reg_848(8),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => i_count_1_reg_256(8),
      O => \i_count_2_reg_289[8]_i_1_n_5\
    );
\i_count_2_reg_289[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln27_1_reg_848(9),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => i_count_1_reg_256(9),
      O => \i_count_2_reg_289[9]_i_1_n_5\
    );
\i_count_2_reg_289_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_2_reg_289[0]_i_1_n_5\,
      Q => \^input_r_address0\(0),
      R => '0'
    );
\i_count_2_reg_289_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_2_reg_289[10]_i_1_n_5\,
      Q => \^input_r_address0\(10),
      R => '0'
    );
\i_count_2_reg_289_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_2_reg_289[11]_i_1_n_5\,
      Q => \^input_r_address0\(11),
      R => '0'
    );
\i_count_2_reg_289_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_2_reg_289[12]_i_1_n_5\,
      Q => grp_padding2d_fix16_fu_431_input_r_address0(12),
      R => '0'
    );
\i_count_2_reg_289_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_2_reg_289[13]_i_1_n_5\,
      Q => grp_padding2d_fix16_fu_431_input_r_address0(13),
      R => '0'
    );
\i_count_2_reg_289_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_2_reg_289[1]_i_1_n_5\,
      Q => \^input_r_address0\(1),
      R => '0'
    );
\i_count_2_reg_289_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_2_reg_289[2]_i_1_n_5\,
      Q => \^input_r_address0\(2),
      R => '0'
    );
\i_count_2_reg_289_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_2_reg_289[3]_i_1_n_5\,
      Q => \^input_r_address0\(3),
      R => '0'
    );
\i_count_2_reg_289_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_2_reg_289[4]_i_1_n_5\,
      Q => \^input_r_address0\(4),
      R => '0'
    );
\i_count_2_reg_289_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_2_reg_289[5]_i_1_n_5\,
      Q => \^input_r_address0\(5),
      R => '0'
    );
\i_count_2_reg_289_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_2_reg_289[6]_i_1_n_5\,
      Q => \^input_r_address0\(6),
      R => '0'
    );
\i_count_2_reg_289_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_2_reg_289[7]_i_1_n_5\,
      Q => \^input_r_address0\(7),
      R => '0'
    );
\i_count_2_reg_289_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_2_reg_289[8]_i_1_n_5\,
      Q => \^input_r_address0\(8),
      R => '0'
    );
\i_count_2_reg_289_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_2_reg_289[9]_i_1_n_5\,
      Q => \^input_r_address0\(9),
      R => '0'
    );
\i_count_reg_811[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln11_reg_728(11),
      I1 => i_count_0_reg_190(11),
      O => \i_count_reg_811[11]_i_2_n_5\
    );
\i_count_reg_811[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln11_reg_728(10),
      I1 => i_count_0_reg_190(10),
      O => \i_count_reg_811[11]_i_3_n_5\
    );
\i_count_reg_811[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln11_reg_728(9),
      I1 => i_count_0_reg_190(9),
      O => \i_count_reg_811[11]_i_4_n_5\
    );
\i_count_reg_811[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln11_reg_728(8),
      I1 => i_count_0_reg_190(8),
      O => \i_count_reg_811[11]_i_5_n_5\
    );
\i_count_reg_811[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln11_reg_728(13),
      I1 => i_count_0_reg_190(13),
      O => \i_count_reg_811[13]_i_2_n_5\
    );
\i_count_reg_811[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln11_reg_728(12),
      I1 => i_count_0_reg_190(12),
      O => \i_count_reg_811[13]_i_3_n_5\
    );
\i_count_reg_811[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln11_reg_728(3),
      I1 => i_count_0_reg_190(3),
      O => \i_count_reg_811[3]_i_2_n_5\
    );
\i_count_reg_811[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln11_reg_728(2),
      I1 => i_count_0_reg_190(2),
      O => \i_count_reg_811[3]_i_3_n_5\
    );
\i_count_reg_811[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln11_reg_728(1),
      I1 => i_count_0_reg_190(1),
      O => \i_count_reg_811[3]_i_4_n_5\
    );
\i_count_reg_811[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln11_reg_728(0),
      I1 => i_count_0_reg_190(0),
      O => \i_count_reg_811[3]_i_5_n_5\
    );
\i_count_reg_811[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln11_reg_728(7),
      I1 => i_count_0_reg_190(7),
      O => \i_count_reg_811[7]_i_2_n_5\
    );
\i_count_reg_811[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln11_reg_728(6),
      I1 => i_count_0_reg_190(6),
      O => \i_count_reg_811[7]_i_3_n_5\
    );
\i_count_reg_811[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln11_reg_728(5),
      I1 => i_count_0_reg_190(5),
      O => \i_count_reg_811[7]_i_4_n_5\
    );
\i_count_reg_811[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln11_reg_728(4),
      I1 => i_count_0_reg_190(4),
      O => \i_count_reg_811[7]_i_5_n_5\
    );
\i_count_reg_811_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => i_count_fu_530_p2(0),
      Q => i_count_reg_811(0),
      R => '0'
    );
\i_count_reg_811_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => i_count_fu_530_p2(10),
      Q => i_count_reg_811(10),
      R => '0'
    );
\i_count_reg_811_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => i_count_fu_530_p2(11),
      Q => i_count_reg_811(11),
      R => '0'
    );
\i_count_reg_811_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_count_reg_811_reg[7]_i_1_n_5\,
      CO(3) => \i_count_reg_811_reg[11]_i_1_n_5\,
      CO(2) => \i_count_reg_811_reg[11]_i_1_n_6\,
      CO(1) => \i_count_reg_811_reg[11]_i_1_n_7\,
      CO(0) => \i_count_reg_811_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln11_reg_728(11 downto 8),
      O(3 downto 0) => i_count_fu_530_p2(11 downto 8),
      S(3) => \i_count_reg_811[11]_i_2_n_5\,
      S(2) => \i_count_reg_811[11]_i_3_n_5\,
      S(1) => \i_count_reg_811[11]_i_4_n_5\,
      S(0) => \i_count_reg_811[11]_i_5_n_5\
    );
\i_count_reg_811_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => i_count_fu_530_p2(12),
      Q => i_count_reg_811(12),
      R => '0'
    );
\i_count_reg_811_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => i_count_fu_530_p2(13),
      Q => i_count_reg_811(13),
      R => '0'
    );
\i_count_reg_811_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_count_reg_811_reg[11]_i_1_n_5\,
      CO(3 downto 1) => \NLW_i_count_reg_811_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \i_count_reg_811_reg[13]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => mul_ln11_reg_728(12),
      O(3 downto 2) => \NLW_i_count_reg_811_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => i_count_fu_530_p2(13 downto 12),
      S(3 downto 2) => B"00",
      S(1) => \i_count_reg_811[13]_i_2_n_5\,
      S(0) => \i_count_reg_811[13]_i_3_n_5\
    );
\i_count_reg_811_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => i_count_fu_530_p2(1),
      Q => i_count_reg_811(1),
      R => '0'
    );
\i_count_reg_811_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => i_count_fu_530_p2(2),
      Q => i_count_reg_811(2),
      R => '0'
    );
\i_count_reg_811_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => i_count_fu_530_p2(3),
      Q => i_count_reg_811(3),
      R => '0'
    );
\i_count_reg_811_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_count_reg_811_reg[3]_i_1_n_5\,
      CO(2) => \i_count_reg_811_reg[3]_i_1_n_6\,
      CO(1) => \i_count_reg_811_reg[3]_i_1_n_7\,
      CO(0) => \i_count_reg_811_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln11_reg_728(3 downto 0),
      O(3 downto 0) => i_count_fu_530_p2(3 downto 0),
      S(3) => \i_count_reg_811[3]_i_2_n_5\,
      S(2) => \i_count_reg_811[3]_i_3_n_5\,
      S(1) => \i_count_reg_811[3]_i_4_n_5\,
      S(0) => \i_count_reg_811[3]_i_5_n_5\
    );
\i_count_reg_811_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => i_count_fu_530_p2(4),
      Q => i_count_reg_811(4),
      R => '0'
    );
\i_count_reg_811_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => i_count_fu_530_p2(5),
      Q => i_count_reg_811(5),
      R => '0'
    );
\i_count_reg_811_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => i_count_fu_530_p2(6),
      Q => i_count_reg_811(6),
      R => '0'
    );
\i_count_reg_811_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => i_count_fu_530_p2(7),
      Q => i_count_reg_811(7),
      R => '0'
    );
\i_count_reg_811_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_count_reg_811_reg[3]_i_1_n_5\,
      CO(3) => \i_count_reg_811_reg[7]_i_1_n_5\,
      CO(2) => \i_count_reg_811_reg[7]_i_1_n_6\,
      CO(1) => \i_count_reg_811_reg[7]_i_1_n_7\,
      CO(0) => \i_count_reg_811_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln11_reg_728(7 downto 4),
      O(3 downto 0) => i_count_fu_530_p2(7 downto 4),
      S(3) => \i_count_reg_811[7]_i_2_n_5\,
      S(2) => \i_count_reg_811[7]_i_3_n_5\,
      S(1) => \i_count_reg_811[7]_i_4_n_5\,
      S(0) => \i_count_reg_811[7]_i_5_n_5\
    );
\i_count_reg_811_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => i_count_fu_530_p2(8),
      Q => i_count_reg_811(8),
      R => '0'
    );
\i_count_reg_811_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => i_count_fu_530_p2(9),
      Q => i_count_reg_811(9),
      R => '0'
    );
\indvars_iv10_reg_168[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => empty_39_reg_711(0),
      I1 => ap_CS_fsm_state2,
      I2 => add_ln11_6_fu_646_p2(0),
      O => \indvars_iv10_reg_168[0]_i_1_n_5\
    );
\indvars_iv10_reg_168[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln11_6_reg_758(9),
      I1 => indvars_iv10_reg_168(9),
      O => \indvars_iv10_reg_168[11]_i_2_n_5\
    );
\indvars_iv10_reg_168[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln11_6_reg_758(8),
      I1 => indvars_iv10_reg_168(8),
      O => \indvars_iv10_reg_168[11]_i_3_n_5\
    );
\indvars_iv10_reg_168[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3AA"
    )
        port map (
      I0 => add_ln11_6_fu_646_p2(1),
      I1 => empty_39_reg_711(0),
      I2 => empty_39_reg_711(1),
      I3 => ap_CS_fsm_state2,
      O => \indvars_iv10_reg_168[1]_i_1_n_5\
    );
\indvars_iv10_reg_168[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => empty_39_reg_711(1),
      I1 => empty_39_reg_711(0),
      I2 => ap_CS_fsm_state2,
      I3 => add_ln11_6_fu_646_p2(2),
      O => \indvars_iv10_reg_168[2]_i_1_n_5\
    );
\indvars_iv10_reg_168[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222EEEE2"
    )
        port map (
      I0 => add_ln11_6_fu_646_p2(3),
      I1 => ap_CS_fsm_state2,
      I2 => empty_39_reg_711(1),
      I3 => empty_39_reg_711(0),
      I4 => empty_39_reg_711(3),
      O => \indvars_iv10_reg_168[3]_i_1_n_5\
    );
\indvars_iv10_reg_168[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2E2EEEE2E2E222"
    )
        port map (
      I0 => add_ln11_6_fu_646_p2(4),
      I1 => ap_CS_fsm_state2,
      I2 => empty_39_reg_711(3),
      I3 => empty_39_reg_711(0),
      I4 => empty_39_reg_711(1),
      I5 => empty_39_reg_711(4),
      O => \indvars_iv10_reg_168[4]_i_1_n_5\
    );
\indvars_iv10_reg_168[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln11_6_reg_758(0),
      I1 => indvars_iv10_reg_168(0),
      O => \indvars_iv10_reg_168[7]_i_10_n_5\
    );
\indvars_iv10_reg_168[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln11_6_reg_758(7),
      I1 => indvars_iv10_reg_168(7),
      O => \indvars_iv10_reg_168[7]_i_3_n_5\
    );
\indvars_iv10_reg_168[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln11_6_reg_758(6),
      I1 => indvars_iv10_reg_168(6),
      O => \indvars_iv10_reg_168[7]_i_4_n_5\
    );
\indvars_iv10_reg_168[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln11_6_reg_758(5),
      I1 => indvars_iv10_reg_168(5),
      O => \indvars_iv10_reg_168[7]_i_5_n_5\
    );
\indvars_iv10_reg_168[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln11_6_reg_758(4),
      I1 => indvars_iv10_reg_168(4),
      O => \indvars_iv10_reg_168[7]_i_6_n_5\
    );
\indvars_iv10_reg_168[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln11_6_reg_758(3),
      I1 => indvars_iv10_reg_168(3),
      O => \indvars_iv10_reg_168[7]_i_7_n_5\
    );
\indvars_iv10_reg_168[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln11_6_reg_758(2),
      I1 => indvars_iv10_reg_168(2),
      O => \indvars_iv10_reg_168[7]_i_8_n_5\
    );
\indvars_iv10_reg_168[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln11_6_reg_758(1),
      I1 => indvars_iv10_reg_168(1),
      O => \indvars_iv10_reg_168[7]_i_9_n_5\
    );
\indvars_iv10_reg_168_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \indvars_iv10_reg_168[0]_i_1_n_5\,
      Q => indvars_iv10_reg_168(0),
      R => '0'
    );
\indvars_iv10_reg_168_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln11_6_fu_646_p2(10),
      Q => indvars_iv10_reg_168(10),
      R => ap_CS_fsm_state2
    );
\indvars_iv10_reg_168_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln11_6_fu_646_p2(11),
      Q => indvars_iv10_reg_168(11),
      R => ap_CS_fsm_state2
    );
\indvars_iv10_reg_168_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvars_iv10_reg_168_reg[7]_i_1_n_5\,
      CO(3) => \indvars_iv10_reg_168_reg[11]_i_1_n_5\,
      CO(2) => \indvars_iv10_reg_168_reg[11]_i_1_n_6\,
      CO(1) => \indvars_iv10_reg_168_reg[11]_i_1_n_7\,
      CO(0) => \indvars_iv10_reg_168_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => zext_ln11_6_reg_758(9 downto 8),
      O(3 downto 0) => add_ln11_6_fu_646_p2(11 downto 8),
      S(3 downto 2) => indvars_iv10_reg_168(11 downto 10),
      S(1) => \indvars_iv10_reg_168[11]_i_2_n_5\,
      S(0) => \indvars_iv10_reg_168[11]_i_3_n_5\
    );
\indvars_iv10_reg_168_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln11_6_fu_646_p2(12),
      Q => indvars_iv10_reg_168(12),
      R => ap_CS_fsm_state2
    );
\indvars_iv10_reg_168_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln11_6_fu_646_p2(13),
      Q => indvars_iv10_reg_168(13),
      R => ap_CS_fsm_state2
    );
\indvars_iv10_reg_168_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvars_iv10_reg_168_reg[11]_i_1_n_5\,
      CO(3 downto 1) => \NLW_indvars_iv10_reg_168_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \indvars_iv10_reg_168_reg[13]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_indvars_iv10_reg_168_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln11_6_fu_646_p2(13 downto 12),
      S(3 downto 2) => B"00",
      S(1 downto 0) => indvars_iv10_reg_168(13 downto 12)
    );
\indvars_iv10_reg_168_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \indvars_iv10_reg_168[1]_i_1_n_5\,
      Q => indvars_iv10_reg_168(1),
      R => '0'
    );
\indvars_iv10_reg_168_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \indvars_iv10_reg_168[2]_i_1_n_5\,
      Q => indvars_iv10_reg_168(2),
      R => '0'
    );
\indvars_iv10_reg_168_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \indvars_iv10_reg_168[3]_i_1_n_5\,
      Q => indvars_iv10_reg_168(3),
      R => '0'
    );
\indvars_iv10_reg_168_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \indvars_iv10_reg_168[4]_i_1_n_5\,
      Q => indvars_iv10_reg_168(4),
      R => '0'
    );
\indvars_iv10_reg_168_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln11_6_fu_646_p2(5),
      Q => indvars_iv10_reg_168(5),
      R => ap_CS_fsm_state2
    );
\indvars_iv10_reg_168_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln11_6_fu_646_p2(6),
      Q => indvars_iv10_reg_168(6),
      R => ap_CS_fsm_state2
    );
\indvars_iv10_reg_168_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln11_6_fu_646_p2(7),
      Q => indvars_iv10_reg_168(7),
      R => ap_CS_fsm_state2
    );
\indvars_iv10_reg_168_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvars_iv10_reg_168_reg[7]_i_2_n_5\,
      CO(3) => \indvars_iv10_reg_168_reg[7]_i_1_n_5\,
      CO(2) => \indvars_iv10_reg_168_reg[7]_i_1_n_6\,
      CO(1) => \indvars_iv10_reg_168_reg[7]_i_1_n_7\,
      CO(0) => \indvars_iv10_reg_168_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln11_6_reg_758(7 downto 4),
      O(3 downto 0) => add_ln11_6_fu_646_p2(7 downto 4),
      S(3) => \indvars_iv10_reg_168[7]_i_3_n_5\,
      S(2) => \indvars_iv10_reg_168[7]_i_4_n_5\,
      S(1) => \indvars_iv10_reg_168[7]_i_5_n_5\,
      S(0) => \indvars_iv10_reg_168[7]_i_6_n_5\
    );
\indvars_iv10_reg_168_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvars_iv10_reg_168_reg[7]_i_2_n_5\,
      CO(2) => \indvars_iv10_reg_168_reg[7]_i_2_n_6\,
      CO(1) => \indvars_iv10_reg_168_reg[7]_i_2_n_7\,
      CO(0) => \indvars_iv10_reg_168_reg[7]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln11_6_reg_758(3 downto 0),
      O(3 downto 0) => add_ln11_6_fu_646_p2(3 downto 0),
      S(3) => \indvars_iv10_reg_168[7]_i_7_n_5\,
      S(2) => \indvars_iv10_reg_168[7]_i_8_n_5\,
      S(1) => \indvars_iv10_reg_168[7]_i_9_n_5\,
      S(0) => \indvars_iv10_reg_168[7]_i_10_n_5\
    );
\indvars_iv10_reg_168_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln11_6_fu_646_p2(8),
      Q => indvars_iv10_reg_168(8),
      R => ap_CS_fsm_state2
    );
\indvars_iv10_reg_168_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln11_6_fu_646_p2(9),
      Q => indvars_iv10_reg_168(9),
      R => ap_CS_fsm_state2
    );
\indvars_iv1_reg_148[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln11_10_reg_790_reg(9),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_148[11]_i_2_n_5\
    );
\indvars_iv1_reg_148[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln11_10_reg_790_reg(8),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_148[11]_i_3_n_5\
    );
\indvars_iv1_reg_148[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvars_iv1_reg_148(11),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_148[11]_i_4_n_5\
    );
\indvars_iv1_reg_148[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvars_iv1_reg_148(10),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_148[11]_i_5_n_5\
    );
\indvars_iv1_reg_148[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => zext_ln11_10_reg_790_reg(9),
      I1 => ap_CS_fsm_state2,
      I2 => indvars_iv1_reg_148(9),
      O => \indvars_iv1_reg_148[11]_i_6_n_5\
    );
\indvars_iv1_reg_148[11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => zext_ln11_10_reg_790_reg(8),
      I1 => ap_CS_fsm_state2,
      I2 => indvars_iv1_reg_148(8),
      O => \indvars_iv1_reg_148[11]_i_7_n_5\
    );
\indvars_iv1_reg_148[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvars_iv1_reg_148(13),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_148[13]_i_2_n_5\
    );
\indvars_iv1_reg_148[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvars_iv1_reg_148(12),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_148[13]_i_3_n_5\
    );
\indvars_iv1_reg_148[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln11_10_reg_790_reg(3),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_148[3]_i_2_n_5\
    );
\indvars_iv1_reg_148[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln11_10_reg_790_reg(2),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_148[3]_i_3_n_5\
    );
\indvars_iv1_reg_148[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln11_10_reg_790_reg(1),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_148[3]_i_4_n_5\
    );
\indvars_iv1_reg_148[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln11_10_reg_790_reg(0),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_148[3]_i_5_n_5\
    );
\indvars_iv1_reg_148[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06060606060606F6"
    )
        port map (
      I0 => zext_ln11_10_reg_790_reg(3),
      I1 => indvars_iv1_reg_148(3),
      I2 => ap_CS_fsm_state2,
      I3 => Q(9),
      I4 => Q(6),
      I5 => Q(3),
      O => \indvars_iv1_reg_148[3]_i_6_n_5\
    );
\indvars_iv1_reg_148[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06060606060606F6"
    )
        port map (
      I0 => zext_ln11_10_reg_790_reg(2),
      I1 => indvars_iv1_reg_148(2),
      I2 => ap_CS_fsm_state2,
      I3 => Q(9),
      I4 => Q(6),
      I5 => Q(3),
      O => \indvars_iv1_reg_148[3]_i_7_n_5\
    );
\indvars_iv1_reg_148[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => zext_ln11_10_reg_790_reg(1),
      I1 => indvars_iv1_reg_148(1),
      I2 => ap_CS_fsm_state2,
      I3 => Q(6),
      O => \indvars_iv1_reg_148[3]_i_8_n_5\
    );
\indvars_iv1_reg_148[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => zext_ln11_10_reg_790_reg(0),
      I1 => indvars_iv1_reg_148(0),
      I2 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_148[3]_i_9_n_5\
    );
\indvars_iv1_reg_148[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln11_10_reg_790_reg(7),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_148[7]_i_2_n_5\
    );
\indvars_iv1_reg_148[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln11_10_reg_790_reg(6),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_148[7]_i_3_n_5\
    );
\indvars_iv1_reg_148[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln11_10_reg_790_reg(5),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_148[7]_i_4_n_5\
    );
\indvars_iv1_reg_148[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln11_10_reg_790_reg(4),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_148[7]_i_5_n_5\
    );
\indvars_iv1_reg_148[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => zext_ln11_10_reg_790_reg(7),
      I1 => ap_CS_fsm_state2,
      I2 => indvars_iv1_reg_148(7),
      O => \indvars_iv1_reg_148[7]_i_6_n_5\
    );
\indvars_iv1_reg_148[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => zext_ln11_10_reg_790_reg(6),
      I1 => ap_CS_fsm_state2,
      I2 => indvars_iv1_reg_148(6),
      O => \indvars_iv1_reg_148[7]_i_7_n_5\
    );
\indvars_iv1_reg_148[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"06F6"
    )
        port map (
      I0 => zext_ln11_10_reg_790_reg(5),
      I1 => indvars_iv1_reg_148(5),
      I2 => ap_CS_fsm_state2,
      I3 => Q(6),
      O => \indvars_iv1_reg_148[7]_i_8_n_5\
    );
\indvars_iv1_reg_148[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F606F606F606F6F6"
    )
        port map (
      I0 => zext_ln11_10_reg_790_reg(4),
      I1 => indvars_iv1_reg_148(4),
      I2 => ap_CS_fsm_state2,
      I3 => Q(6),
      I4 => Q(9),
      I5 => Q(3),
      O => \indvars_iv1_reg_148[7]_i_9_n_5\
    );
\indvars_iv1_reg_148_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \indvars_iv1_reg_148_reg[3]_i_1_n_12\,
      Q => indvars_iv1_reg_148(0),
      R => '0'
    );
\indvars_iv1_reg_148_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \indvars_iv1_reg_148_reg[11]_i_1_n_10\,
      Q => indvars_iv1_reg_148(10),
      R => ap_CS_fsm_state2
    );
\indvars_iv1_reg_148_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \indvars_iv1_reg_148_reg[11]_i_1_n_9\,
      Q => indvars_iv1_reg_148(11),
      R => ap_CS_fsm_state2
    );
\indvars_iv1_reg_148_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvars_iv1_reg_148_reg[7]_i_1_n_5\,
      CO(3) => \indvars_iv1_reg_148_reg[11]_i_1_n_5\,
      CO(2) => \indvars_iv1_reg_148_reg[11]_i_1_n_6\,
      CO(1) => \indvars_iv1_reg_148_reg[11]_i_1_n_7\,
      CO(0) => \indvars_iv1_reg_148_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \indvars_iv1_reg_148[11]_i_2_n_5\,
      DI(0) => \indvars_iv1_reg_148[11]_i_3_n_5\,
      O(3) => \indvars_iv1_reg_148_reg[11]_i_1_n_9\,
      O(2) => \indvars_iv1_reg_148_reg[11]_i_1_n_10\,
      O(1) => \indvars_iv1_reg_148_reg[11]_i_1_n_11\,
      O(0) => \indvars_iv1_reg_148_reg[11]_i_1_n_12\,
      S(3) => \indvars_iv1_reg_148[11]_i_4_n_5\,
      S(2) => \indvars_iv1_reg_148[11]_i_5_n_5\,
      S(1) => \indvars_iv1_reg_148[11]_i_6_n_5\,
      S(0) => \indvars_iv1_reg_148[11]_i_7_n_5\
    );
\indvars_iv1_reg_148_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \indvars_iv1_reg_148_reg[13]_i_1_n_12\,
      Q => indvars_iv1_reg_148(12),
      R => ap_CS_fsm_state2
    );
\indvars_iv1_reg_148_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \indvars_iv1_reg_148_reg[13]_i_1_n_11\,
      Q => indvars_iv1_reg_148(13),
      R => ap_CS_fsm_state2
    );
\indvars_iv1_reg_148_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvars_iv1_reg_148_reg[11]_i_1_n_5\,
      CO(3 downto 1) => \NLW_indvars_iv1_reg_148_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \indvars_iv1_reg_148_reg[13]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_indvars_iv1_reg_148_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \indvars_iv1_reg_148_reg[13]_i_1_n_11\,
      O(0) => \indvars_iv1_reg_148_reg[13]_i_1_n_12\,
      S(3 downto 2) => B"00",
      S(1) => \indvars_iv1_reg_148[13]_i_2_n_5\,
      S(0) => \indvars_iv1_reg_148[13]_i_3_n_5\
    );
\indvars_iv1_reg_148_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \indvars_iv1_reg_148_reg[3]_i_1_n_11\,
      Q => indvars_iv1_reg_148(1),
      R => '0'
    );
\indvars_iv1_reg_148_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \indvars_iv1_reg_148_reg[3]_i_1_n_10\,
      Q => indvars_iv1_reg_148(2),
      R => '0'
    );
\indvars_iv1_reg_148_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \indvars_iv1_reg_148_reg[3]_i_1_n_9\,
      Q => indvars_iv1_reg_148(3),
      R => '0'
    );
\indvars_iv1_reg_148_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvars_iv1_reg_148_reg[3]_i_1_n_5\,
      CO(2) => \indvars_iv1_reg_148_reg[3]_i_1_n_6\,
      CO(1) => \indvars_iv1_reg_148_reg[3]_i_1_n_7\,
      CO(0) => \indvars_iv1_reg_148_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \indvars_iv1_reg_148[3]_i_2_n_5\,
      DI(2) => \indvars_iv1_reg_148[3]_i_3_n_5\,
      DI(1) => \indvars_iv1_reg_148[3]_i_4_n_5\,
      DI(0) => \indvars_iv1_reg_148[3]_i_5_n_5\,
      O(3) => \indvars_iv1_reg_148_reg[3]_i_1_n_9\,
      O(2) => \indvars_iv1_reg_148_reg[3]_i_1_n_10\,
      O(1) => \indvars_iv1_reg_148_reg[3]_i_1_n_11\,
      O(0) => \indvars_iv1_reg_148_reg[3]_i_1_n_12\,
      S(3) => \indvars_iv1_reg_148[3]_i_6_n_5\,
      S(2) => \indvars_iv1_reg_148[3]_i_7_n_5\,
      S(1) => \indvars_iv1_reg_148[3]_i_8_n_5\,
      S(0) => \indvars_iv1_reg_148[3]_i_9_n_5\
    );
\indvars_iv1_reg_148_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \indvars_iv1_reg_148_reg[7]_i_1_n_12\,
      Q => indvars_iv1_reg_148(4),
      R => '0'
    );
\indvars_iv1_reg_148_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \indvars_iv1_reg_148_reg[7]_i_1_n_11\,
      Q => indvars_iv1_reg_148(5),
      R => '0'
    );
\indvars_iv1_reg_148_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \indvars_iv1_reg_148_reg[7]_i_1_n_10\,
      Q => indvars_iv1_reg_148(6),
      R => ap_CS_fsm_state2
    );
\indvars_iv1_reg_148_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \indvars_iv1_reg_148_reg[7]_i_1_n_9\,
      Q => indvars_iv1_reg_148(7),
      R => ap_CS_fsm_state2
    );
\indvars_iv1_reg_148_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvars_iv1_reg_148_reg[3]_i_1_n_5\,
      CO(3) => \indvars_iv1_reg_148_reg[7]_i_1_n_5\,
      CO(2) => \indvars_iv1_reg_148_reg[7]_i_1_n_6\,
      CO(1) => \indvars_iv1_reg_148_reg[7]_i_1_n_7\,
      CO(0) => \indvars_iv1_reg_148_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \indvars_iv1_reg_148[7]_i_2_n_5\,
      DI(2) => \indvars_iv1_reg_148[7]_i_3_n_5\,
      DI(1) => \indvars_iv1_reg_148[7]_i_4_n_5\,
      DI(0) => \indvars_iv1_reg_148[7]_i_5_n_5\,
      O(3) => \indvars_iv1_reg_148_reg[7]_i_1_n_9\,
      O(2) => \indvars_iv1_reg_148_reg[7]_i_1_n_10\,
      O(1) => \indvars_iv1_reg_148_reg[7]_i_1_n_11\,
      O(0) => \indvars_iv1_reg_148_reg[7]_i_1_n_12\,
      S(3) => \indvars_iv1_reg_148[7]_i_6_n_5\,
      S(2) => \indvars_iv1_reg_148[7]_i_7_n_5\,
      S(1) => \indvars_iv1_reg_148[7]_i_8_n_5\,
      S(0) => \indvars_iv1_reg_148[7]_i_9_n_5\
    );
\indvars_iv1_reg_148_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \indvars_iv1_reg_148_reg[11]_i_1_n_12\,
      Q => indvars_iv1_reg_148(8),
      R => ap_CS_fsm_state2
    );
\indvars_iv1_reg_148_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \indvars_iv1_reg_148_reg[11]_i_1_n_11\,
      Q => indvars_iv1_reg_148(9),
      R => ap_CS_fsm_state2
    );
\indvars_iv2_reg_128[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F66"
    )
        port map (
      I0 => indvars_iv2_reg_128_reg(0),
      I1 => add_ln11_13_reg_779(0),
      I2 => empty_39_reg_711(0),
      I3 => ap_CS_fsm_state2,
      O => \p_0_in__1\(0)
    );
\indvars_iv2_reg_128[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7447474747747474"
    )
        port map (
      I0 => empty_38_fu_401_p2(1),
      I1 => ap_CS_fsm_state2,
      I2 => add_ln11_13_reg_779(1),
      I3 => add_ln11_13_reg_779(0),
      I4 => indvars_iv2_reg_128_reg(0),
      I5 => indvars_iv2_reg_128_reg(1),
      O => \p_0_in__1\(1)
    );
\indvars_iv2_reg_128[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111F00F11110FF0"
    )
        port map (
      I0 => empty_39_reg_711(1),
      I1 => empty_39_reg_711(0),
      I2 => indvars_iv2_reg_128_reg(2),
      I3 => add_ln11_13_reg_779(2),
      I4 => ap_CS_fsm_state2,
      I5 => \indvars_iv2_reg_128[2]_i_2_n_5\,
      O => \p_0_in__1\(2)
    );
\indvars_iv2_reg_128[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => add_ln11_13_reg_779(1),
      I1 => indvars_iv2_reg_128_reg(1),
      I2 => indvars_iv2_reg_128_reg(0),
      I3 => add_ln11_13_reg_779(0),
      O => \indvars_iv2_reg_128[2]_i_2_n_5\
    );
\indvars_iv2_reg_128[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88B8BB8"
    )
        port map (
      I0 => \p_cast8_reg_743[3]_i_1_n_5\,
      I1 => ap_CS_fsm_state2,
      I2 => add_ln11_13_reg_779(3),
      I3 => indvars_iv2_reg_128_reg(3),
      I4 => \indvars_iv2_reg_128[3]_i_2_n_5\,
      O => \p_0_in__1\(3)
    );
\indvars_iv2_reg_128[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE8E888E888E888"
    )
        port map (
      I0 => add_ln11_13_reg_779(2),
      I1 => indvars_iv2_reg_128_reg(2),
      I2 => add_ln11_13_reg_779(1),
      I3 => indvars_iv2_reg_128_reg(1),
      I4 => indvars_iv2_reg_128_reg(0),
      I5 => add_ln11_13_reg_779(0),
      O => \indvars_iv2_reg_128[3]_i_2_n_5\
    );
\indvars_iv2_reg_128[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAC3AA3C"
    )
        port map (
      I0 => \p_cast8_reg_743[4]_i_1_n_5\,
      I1 => indvars_iv2_reg_128_reg(4),
      I2 => add_ln11_13_reg_779(4),
      I3 => ap_CS_fsm_state2,
      I4 => \indvars_iv2_reg_128[4]_i_2_n_5\,
      O => \p_0_in__1\(4)
    );
\indvars_iv2_reg_128[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln11_13_reg_779(3),
      I1 => indvars_iv2_reg_128_reg(3),
      I2 => \indvars_iv2_reg_128[3]_i_2_n_5\,
      O => \indvars_iv2_reg_128[4]_i_2_n_5\
    );
\indvars_iv2_reg_128_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_0_in__1\(0),
      Q => indvars_iv2_reg_128_reg(0),
      R => '0'
    );
\indvars_iv2_reg_128_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_0_in__1\(1),
      Q => indvars_iv2_reg_128_reg(1),
      R => '0'
    );
\indvars_iv2_reg_128_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_0_in__1\(2),
      Q => indvars_iv2_reg_128_reg(2),
      R => '0'
    );
\indvars_iv2_reg_128_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_0_in__1\(3),
      Q => indvars_iv2_reg_128_reg(3),
      R => '0'
    );
\indvars_iv2_reg_128_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_0_in__1\(4),
      Q => indvars_iv2_reg_128_reg(4),
      R => '0'
    );
\indvars_iv_reg_138[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => indvars_iv_reg_138_reg(0),
      I1 => add_ln11_13_reg_779(0),
      I2 => ap_CS_fsm_state2,
      I3 => trunc_ln11_1_reg_706(0),
      O => \p_0_in__0\(0)
    );
\indvars_iv_reg_138[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66660FF06666F00F"
    )
        port map (
      I0 => empty_39_reg_711(0),
      I1 => trunc_ln11_1_reg_706(1),
      I2 => indvars_iv_reg_138_reg(1),
      I3 => add_ln11_13_reg_779(1),
      I4 => ap_CS_fsm_state2,
      I5 => \indvars_iv_reg_138[1]_i_2_n_5\,
      O => \p_0_in__0\(1)
    );
\indvars_iv_reg_138[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => add_ln11_13_reg_779(0),
      I1 => indvars_iv_reg_138_reg(0),
      O => \indvars_iv_reg_138[1]_i_2_n_5\
    );
\indvars_iv_reg_138[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAC3AA3C"
    )
        port map (
      I0 => data(2),
      I1 => indvars_iv_reg_138_reg(2),
      I2 => add_ln11_13_reg_779(2),
      I3 => ap_CS_fsm_state2,
      I4 => \indvars_iv_reg_138[2]_i_2_n_5\,
      O => \p_0_in__0\(2)
    );
\indvars_iv_reg_138[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => add_ln11_13_reg_779(1),
      I1 => indvars_iv_reg_138_reg(1),
      I2 => indvars_iv_reg_138_reg(0),
      I3 => add_ln11_13_reg_779(0),
      O => \indvars_iv_reg_138[2]_i_2_n_5\
    );
\indvars_iv_reg_138[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAC3AA3C"
    )
        port map (
      I0 => data(3),
      I1 => indvars_iv_reg_138_reg(3),
      I2 => add_ln11_13_reg_779(3),
      I3 => ap_CS_fsm_state2,
      I4 => \indvars_iv_reg_138[3]_i_2_n_5\,
      O => \p_0_in__0\(3)
    );
\indvars_iv_reg_138[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE8E888E888E888"
    )
        port map (
      I0 => add_ln11_13_reg_779(2),
      I1 => indvars_iv_reg_138_reg(2),
      I2 => add_ln11_13_reg_779(1),
      I3 => indvars_iv_reg_138_reg(1),
      I4 => indvars_iv_reg_138_reg(0),
      I5 => add_ln11_13_reg_779(0),
      O => \indvars_iv_reg_138[3]_i_2_n_5\
    );
\indvars_iv_reg_138[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAC3AA3C"
    )
        port map (
      I0 => data(4),
      I1 => indvars_iv_reg_138_reg(4),
      I2 => add_ln11_13_reg_779(4),
      I3 => ap_CS_fsm_state2,
      I4 => \indvars_iv_reg_138[4]_i_2_n_5\,
      O => \p_0_in__0\(4)
    );
\indvars_iv_reg_138[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln11_13_reg_779(3),
      I1 => indvars_iv_reg_138_reg(3),
      I2 => \indvars_iv_reg_138[3]_i_2_n_5\,
      O => \indvars_iv_reg_138[4]_i_2_n_5\
    );
\indvars_iv_reg_138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_0_in__0\(0),
      Q => indvars_iv_reg_138_reg(0),
      R => '0'
    );
\indvars_iv_reg_138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_0_in__0\(1),
      Q => indvars_iv_reg_138_reg(1),
      R => '0'
    );
\indvars_iv_reg_138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_0_in__0\(2),
      Q => indvars_iv_reg_138_reg(2),
      R => '0'
    );
\indvars_iv_reg_138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_0_in__0\(3),
      Q => indvars_iv_reg_138_reg(3),
      R => '0'
    );
\indvars_iv_reg_138_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_0_in__0\(4),
      Q => indvars_iv_reg_138_reg(4),
      R => '0'
    );
\mul_ln11_1_reg_695[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => Q(9),
      I1 => Q(6),
      I2 => Q(3),
      I3 => \mul_ln11_1_reg_695_reg[11]_i_2_n_8\,
      O => \mul_ln11_1_reg_695[11]_i_3_n_5\
    );
\mul_ln11_1_reg_695[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(9),
      I1 => Q(6),
      I2 => Q(3),
      O => \mul_ln11_1_reg_695[11]_i_5_n_5\
    );
\mul_ln11_1_reg_695[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(9),
      O => \mul_ln11_1_reg_695[11]_i_6_n_5\
    );
\mul_ln11_1_reg_695[11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(9),
      O => \mul_ln11_1_reg_695[11]_i_7_n_5\
    );
\mul_ln11_1_reg_695[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mul_ln11_1_reg_695_reg[11]_i_4_n_11\,
      O => \mul_ln11_1_reg_695[5]_i_2_n_5\
    );
\mul_ln11_1_reg_695[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mul_ln11_1_reg_695_reg[11]_i_4_n_12\,
      O => \mul_ln11_1_reg_695[5]_i_3_n_5\
    );
\mul_ln11_1_reg_695[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mul_ln11_1_reg_695_reg[11]_i_4_n_11\,
      O => \mul_ln11_1_reg_695[5]_i_4_n_5\
    );
\mul_ln11_1_reg_695[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln11_1_reg_695_reg[11]_i_4_n_12\,
      I1 => Q(6),
      O => \mul_ln11_1_reg_695[5]_i_5_n_5\
    );
\mul_ln11_1_reg_695[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln11_1_reg_706_reg[0]_i_1_n_9\,
      I1 => Q(6),
      O => \mul_ln11_1_reg_695[5]_i_6_n_5\
    );
\mul_ln11_1_reg_695[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(9),
      I3 => \mul_ln11_1_reg_695_reg[11]_i_2_n_8\,
      O => \mul_ln11_1_reg_695[6]_i_2_n_5\
    );
\mul_ln11_1_reg_695[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \mul_ln11_1_reg_695_reg[11]_i_2_n_8\,
      I1 => Q(9),
      I2 => Q(6),
      I3 => Q(3),
      O => \mul_ln11_1_reg_695[6]_i_3_n_5\
    );
\mul_ln11_1_reg_695[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AB"
    )
        port map (
      I0 => \mul_ln11_1_reg_695_reg[11]_i_4_n_10\,
      I1 => Q(3),
      I2 => Q(9),
      I3 => Q(6),
      O => \mul_ln11_1_reg_695[6]_i_4_n_5\
    );
\mul_ln11_1_reg_695[6]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mul_ln11_1_reg_695_reg[11]_i_4_n_11\,
      O => \mul_ln11_1_reg_695[6]_i_5_n_5\
    );
\mul_ln11_1_reg_695[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \mul_ln11_1_reg_695_reg[11]_i_2_n_8\,
      I1 => Q(9),
      I2 => Q(6),
      I3 => Q(3),
      O => \mul_ln11_1_reg_695[6]_i_6_n_5\
    );
\mul_ln11_1_reg_695[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55995595"
    )
        port map (
      I0 => \mul_ln11_1_reg_695_reg[11]_i_2_n_8\,
      I1 => \mul_ln11_1_reg_695_reg[11]_i_4_n_9\,
      I2 => Q(3),
      I3 => Q(6),
      I4 => Q(9),
      O => \mul_ln11_1_reg_695[6]_i_7_n_5\
    );
\mul_ln11_1_reg_695[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEC1113"
    )
        port map (
      I0 => \mul_ln11_1_reg_695_reg[11]_i_4_n_10\,
      I1 => Q(6),
      I2 => Q(9),
      I3 => Q(3),
      I4 => \mul_ln11_1_reg_695_reg[11]_i_4_n_9\,
      O => \mul_ln11_1_reg_695[6]_i_8_n_5\
    );
\mul_ln11_1_reg_695[6]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6665999A"
    )
        port map (
      I0 => \mul_ln11_1_reg_695_reg[11]_i_4_n_11\,
      I1 => Q(6),
      I2 => Q(9),
      I3 => Q(3),
      I4 => \mul_ln11_1_reg_695_reg[11]_i_4_n_10\,
      O => \mul_ln11_1_reg_695[6]_i_9_n_5\
    );
\mul_ln11_1_reg_695_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => trunc_ln11_1_fu_350_p1(10),
      Q => mul_ln11_1_reg_695(10),
      R => '0'
    );
\mul_ln11_1_reg_695_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => trunc_ln11_1_fu_350_p1(11),
      Q => mul_ln11_1_reg_695(11),
      R => '0'
    );
\mul_ln11_1_reg_695_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln11_1_reg_695_reg[6]_i_1_n_5\,
      CO(3 downto 1) => \NLW_mul_ln11_1_reg_695_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mul_ln11_1_reg_695_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mul_ln11_1_reg_695_reg[11]_i_2_n_8\,
      O(3 downto 2) => \NLW_mul_ln11_1_reg_695_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => trunc_ln11_1_fu_350_p1(11 downto 10),
      S(3 downto 1) => B"001",
      S(0) => \mul_ln11_1_reg_695[11]_i_3_n_5\
    );
\mul_ln11_1_reg_695_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln11_1_reg_695_reg[11]_i_4_n_5\,
      CO(3 downto 1) => \NLW_mul_ln11_1_reg_695_reg[11]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mul_ln11_1_reg_695_reg[11]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_mul_ln11_1_reg_695_reg[11]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\mul_ln11_1_reg_695_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln11_1_reg_706_reg[0]_i_1_n_5\,
      CO(3) => \mul_ln11_1_reg_695_reg[11]_i_4_n_5\,
      CO(2) => \mul_ln11_1_reg_695_reg[11]_i_4_n_6\,
      CO(1) => \mul_ln11_1_reg_695_reg[11]_i_4_n_7\,
      CO(0) => \mul_ln11_1_reg_695_reg[11]_i_4_n_8\,
      CYINIT => '0',
      DI(3) => \mul_ln11_1_reg_695[11]_i_5_n_5\,
      DI(2 downto 0) => B"100",
      O(3) => \mul_ln11_1_reg_695_reg[11]_i_4_n_9\,
      O(2) => \mul_ln11_1_reg_695_reg[11]_i_4_n_10\,
      O(1) => \mul_ln11_1_reg_695_reg[11]_i_4_n_11\,
      O(0) => \mul_ln11_1_reg_695_reg[11]_i_4_n_12\,
      S(3) => \mul_ln11_1_reg_695[11]_i_6_n_5\,
      S(2) => '0',
      S(1) => \mul_ln11_1_reg_695[11]_i_7_n_5\,
      S(0) => '0'
    );
\mul_ln11_1_reg_695_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => trunc_ln11_1_fu_350_p1(5),
      Q => mul_ln11_1_reg_695(5),
      R => '0'
    );
\mul_ln11_1_reg_695_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln11_1_reg_695_reg[5]_i_1_n_5\,
      CO(2) => \mul_ln11_1_reg_695_reg[5]_i_1_n_6\,
      CO(1) => \mul_ln11_1_reg_695_reg[5]_i_1_n_7\,
      CO(0) => \mul_ln11_1_reg_695_reg[5]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \mul_ln11_1_reg_695[5]_i_2_n_5\,
      DI(2) => \mul_ln11_1_reg_695[5]_i_3_n_5\,
      DI(1) => \trunc_ln11_1_reg_706_reg[0]_i_1_n_9\,
      DI(0) => '0',
      O(3 downto 0) => trunc_ln11_1_fu_350_p1(5 downto 2),
      S(3) => \mul_ln11_1_reg_695[5]_i_4_n_5\,
      S(2) => \mul_ln11_1_reg_695[5]_i_5_n_5\,
      S(1) => \mul_ln11_1_reg_695[5]_i_6_n_5\,
      S(0) => \trunc_ln11_1_reg_706_reg[0]_i_1_n_10\
    );
\mul_ln11_1_reg_695_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => trunc_ln11_1_fu_350_p1(6),
      Q => mul_ln11_1_reg_695(6),
      R => '0'
    );
\mul_ln11_1_reg_695_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln11_1_reg_695_reg[5]_i_1_n_5\,
      CO(3) => \mul_ln11_1_reg_695_reg[6]_i_1_n_5\,
      CO(2) => \mul_ln11_1_reg_695_reg[6]_i_1_n_6\,
      CO(1) => \mul_ln11_1_reg_695_reg[6]_i_1_n_7\,
      CO(0) => \mul_ln11_1_reg_695_reg[6]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \mul_ln11_1_reg_695[6]_i_2_n_5\,
      DI(2) => \mul_ln11_1_reg_695[6]_i_3_n_5\,
      DI(1) => \mul_ln11_1_reg_695[6]_i_4_n_5\,
      DI(0) => \mul_ln11_1_reg_695[6]_i_5_n_5\,
      O(3 downto 0) => trunc_ln11_1_fu_350_p1(9 downto 6),
      S(3) => \mul_ln11_1_reg_695[6]_i_6_n_5\,
      S(2) => \mul_ln11_1_reg_695[6]_i_7_n_5\,
      S(1) => \mul_ln11_1_reg_695[6]_i_8_n_5\,
      S(0) => \mul_ln11_1_reg_695[6]_i_9_n_5\
    );
\mul_ln11_1_reg_695_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => trunc_ln11_1_fu_350_p1(7),
      Q => mul_ln11_1_reg_695(7),
      R => '0'
    );
\mul_ln11_1_reg_695_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => trunc_ln11_1_fu_350_p1(8),
      Q => mul_ln11_1_reg_695(8),
      R => '0'
    );
\mul_ln11_1_reg_695_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => trunc_ln11_1_fu_350_p1(9),
      Q => mul_ln11_1_reg_695(9),
      R => '0'
    );
\mul_ln11_reg_728[10]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => empty_39_reg_711(4),
      I1 => Q(3),
      I2 => Q(6),
      I3 => Q(9),
      O => \mul_ln11_reg_728[10]_i_11_n_5\
    );
\mul_ln11_reg_728[10]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => empty_39_reg_711(3),
      I1 => empty_39_reg_711(4),
      I2 => Q(6),
      O => \mul_ln11_reg_728[10]_i_12_n_5\
    );
\mul_ln11_reg_728[10]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(9),
      I3 => empty_39_reg_711(3),
      I4 => empty_39_reg_711(4),
      O => \mul_ln11_reg_728[10]_i_13_n_5\
    );
\mul_ln11_reg_728[10]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00054444"
    )
        port map (
      I0 => Q(6),
      I1 => empty_39_reg_711(4),
      I2 => Q(3),
      I3 => Q(9),
      I4 => empty_39_reg_711(3),
      O => \mul_ln11_reg_728[10]_i_14_n_5\
    );
\mul_ln11_reg_728[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mul_ln11_reg_728_reg[10]_i_10_n_6\,
      I1 => \mul_ln11_reg_728_reg[13]_i_2_n_8\,
      O => \mul_ln11_reg_728[10]_i_2_n_5\
    );
\mul_ln11_reg_728[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mul_ln11_reg_728_reg[10]_i_10_n_11\,
      I1 => \mul_ln11_reg_728_reg[13]_i_2_n_8\,
      O => \mul_ln11_reg_728[10]_i_3_n_5\
    );
\mul_ln11_reg_728[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mul_ln11_reg_728_reg[10]_i_10_n_12\,
      I1 => \mul_ln11_reg_728_reg[6]_i_3_n_9\,
      O => \mul_ln11_reg_728[10]_i_4_n_5\
    );
\mul_ln11_reg_728[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln11_reg_728_reg[6]_i_3_n_9\,
      I1 => \mul_ln11_reg_728_reg[10]_i_10_n_12\,
      O => \mul_ln11_reg_728[10]_i_5_n_5\
    );
\mul_ln11_reg_728[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mul_ln11_reg_728_reg[10]_i_10_n_6\,
      I1 => \mul_ln11_reg_728_reg[13]_i_2_n_8\,
      O => \mul_ln11_reg_728[10]_i_6_n_5\
    );
\mul_ln11_reg_728[10]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \mul_ln11_reg_728_reg[10]_i_10_n_11\,
      I1 => \mul_ln11_reg_728_reg[13]_i_2_n_8\,
      I2 => \mul_ln11_reg_728_reg[10]_i_10_n_6\,
      O => \mul_ln11_reg_728[10]_i_7_n_5\
    );
\mul_ln11_reg_728[10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \mul_ln11_reg_728_reg[6]_i_3_n_9\,
      I1 => \mul_ln11_reg_728_reg[10]_i_10_n_12\,
      I2 => \mul_ln11_reg_728_reg[13]_i_2_n_8\,
      I3 => \mul_ln11_reg_728_reg[10]_i_10_n_11\,
      O => \mul_ln11_reg_728[10]_i_8_n_5\
    );
\mul_ln11_reg_728[10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \mul_ln11_reg_728_reg[10]_i_10_n_12\,
      I1 => \mul_ln11_reg_728_reg[6]_i_3_n_9\,
      I2 => \mul_ln11_reg_728_reg[6]_i_3_n_10\,
      I3 => \mul_ln11_reg_728_reg[3]_i_2_n_9\,
      O => \mul_ln11_reg_728[10]_i_9_n_5\
    );
\mul_ln11_reg_728[13]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mul_ln11_reg_728_reg[13]_i_2_n_8\,
      O => \mul_ln11_reg_728[13]_i_3_n_5\
    );
\mul_ln11_reg_728[13]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mul_ln11_reg_728_reg[13]_i_2_n_8\,
      O => \mul_ln11_reg_728[13]_i_4_n_5\
    );
\mul_ln11_reg_728[13]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mul_ln11_reg_728_reg[13]_i_2_n_8\,
      O => \mul_ln11_reg_728[13]_i_5_n_5\
    );
\mul_ln11_reg_728[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E01F1FE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(9),
      I2 => Q(6),
      I3 => empty_39_reg_711(0),
      I4 => empty_39_reg_711(1),
      O => \mul_ln11_reg_728[2]_i_2_n_5\
    );
\mul_ln11_reg_728[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(9),
      I3 => empty_39_reg_711(0),
      O => \mul_ln11_reg_728[2]_i_3_n_5\
    );
\mul_ln11_reg_728[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF99FF96"
    )
        port map (
      I0 => empty_39_reg_711(0),
      I1 => empty_39_reg_711(1),
      I2 => Q(9),
      I3 => Q(6),
      I4 => Q(3),
      O => \mul_ln11_reg_728[2]_i_4_n_5\
    );
\mul_ln11_reg_728[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AB5554AA"
    )
        port map (
      I0 => Q(6),
      I1 => Q(3),
      I2 => Q(9),
      I3 => empty_39_reg_711(1),
      I4 => empty_39_reg_711(0),
      O => \mul_ln11_reg_728[2]_i_5_n_5\
    );
\mul_ln11_reg_728[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AAA8A8"
    )
        port map (
      I0 => empty_39_reg_711(0),
      I1 => Q(9),
      I2 => Q(3),
      I3 => empty_39_reg_711(1),
      I4 => Q(6),
      O => \mul_ln11_reg_728[2]_i_6_n_5\
    );
\mul_ln11_reg_728[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(6),
      I1 => empty_39_reg_711(0),
      O => \mul_ln11_reg_728[2]_i_7_n_5\
    );
\mul_ln11_reg_728[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln11_reg_728_reg[2]_i_1_n_9\,
      I1 => \mul_ln11_reg_728_reg[3]_i_2_n_12\,
      O => mul_ln11_fu_371_p2(3)
    );
\mul_ln11_reg_728[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => empty_39_reg_711(3),
      I1 => Q(6),
      I2 => empty_39_reg_711(4),
      O => \mul_ln11_reg_728[3]_i_3_n_5\
    );
\mul_ln11_reg_728[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(9),
      I3 => empty_39_reg_711(3),
      O => \mul_ln11_reg_728[3]_i_4_n_5\
    );
\mul_ln11_reg_728[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => empty_39_reg_711(3),
      I1 => Q(6),
      I2 => empty_39_reg_711(4),
      O => \mul_ln11_reg_728[3]_i_5_n_5\
    );
\mul_ln11_reg_728[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5557AAA8"
    )
        port map (
      I0 => empty_39_reg_711(4),
      I1 => Q(9),
      I2 => Q(6),
      I3 => Q(3),
      I4 => empty_39_reg_711(3),
      O => \mul_ln11_reg_728[3]_i_6_n_5\
    );
\mul_ln11_reg_728[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AAA8A8"
    )
        port map (
      I0 => empty_39_reg_711(3),
      I1 => Q(9),
      I2 => Q(3),
      I3 => empty_39_reg_711(4),
      I4 => Q(6),
      O => \mul_ln11_reg_728[3]_i_7_n_5\
    );
\mul_ln11_reg_728[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(6),
      I1 => empty_39_reg_711(3),
      O => \mul_ln11_reg_728[3]_i_8_n_5\
    );
\mul_ln11_reg_728[6]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => empty_39_reg_711(1),
      I1 => Q(9),
      I2 => Q(3),
      I3 => Q(6),
      O => \mul_ln11_reg_728[6]_i_10_n_5\
    );
\mul_ln11_reg_728[6]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF32FE00"
    )
        port map (
      I0 => Q(9),
      I1 => Q(6),
      I2 => Q(3),
      I3 => empty_39_reg_711(1),
      I4 => empty_39_reg_711(0),
      O => \mul_ln11_reg_728[6]_i_11_n_5\
    );
\mul_ln11_reg_728[6]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(9),
      I3 => empty_39_reg_711(1),
      O => \mul_ln11_reg_728[6]_i_13_n_5\
    );
\mul_ln11_reg_728[6]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01013233"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(9),
      I3 => empty_39_reg_711(0),
      I4 => empty_39_reg_711(1),
      O => \mul_ln11_reg_728[6]_i_14_n_5\
    );
\mul_ln11_reg_728[6]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55BB55B1"
    )
        port map (
      I0 => empty_39_reg_711(1),
      I1 => empty_39_reg_711(0),
      I2 => Q(9),
      I3 => Q(6),
      I4 => Q(3),
      O => \mul_ln11_reg_728[6]_i_15_n_5\
    );
\mul_ln11_reg_728[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln11_reg_728_reg[6]_i_3_n_10\,
      I1 => \mul_ln11_reg_728_reg[3]_i_2_n_9\,
      O => \mul_ln11_reg_728[6]_i_2_n_5\
    );
\mul_ln11_reg_728[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln11_reg_728_reg[6]_i_3_n_10\,
      I1 => \mul_ln11_reg_728_reg[3]_i_2_n_9\,
      O => \mul_ln11_reg_728[6]_i_4_n_5\
    );
\mul_ln11_reg_728[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln11_reg_728_reg[6]_i_3_n_11\,
      I1 => \mul_ln11_reg_728_reg[3]_i_2_n_10\,
      O => \mul_ln11_reg_728[6]_i_5_n_5\
    );
\mul_ln11_reg_728[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln11_reg_728_reg[6]_i_3_n_12\,
      I1 => \mul_ln11_reg_728_reg[3]_i_2_n_11\,
      O => \mul_ln11_reg_728[6]_i_6_n_5\
    );
\mul_ln11_reg_728[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln11_reg_728_reg[2]_i_1_n_9\,
      I1 => \mul_ln11_reg_728_reg[3]_i_2_n_12\,
      O => \mul_ln11_reg_728[6]_i_7_n_5\
    );
\mul_ln11_reg_728[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => Q(6),
      I1 => Q(3),
      I2 => Q(9),
      I3 => empty_39_reg_711(1),
      O => \mul_ln11_reg_728[6]_i_9_n_5\
    );
\mul_ln11_reg_728_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln11_fu_371_p2(0),
      Q => mul_ln11_reg_728(0),
      R => '0'
    );
\mul_ln11_reg_728_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln11_fu_371_p2(10),
      Q => mul_ln11_reg_728(10),
      R => '0'
    );
\mul_ln11_reg_728_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln11_reg_728_reg[6]_i_1_n_5\,
      CO(3) => \mul_ln11_reg_728_reg[10]_i_1_n_5\,
      CO(2) => \mul_ln11_reg_728_reg[10]_i_1_n_6\,
      CO(1) => \mul_ln11_reg_728_reg[10]_i_1_n_7\,
      CO(0) => \mul_ln11_reg_728_reg[10]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \mul_ln11_reg_728[10]_i_2_n_5\,
      DI(2) => \mul_ln11_reg_728[10]_i_3_n_5\,
      DI(1) => \mul_ln11_reg_728[10]_i_4_n_5\,
      DI(0) => \mul_ln11_reg_728[10]_i_5_n_5\,
      O(3 downto 0) => mul_ln11_fu_371_p2(10 downto 7),
      S(3) => \mul_ln11_reg_728[10]_i_6_n_5\,
      S(2) => \mul_ln11_reg_728[10]_i_7_n_5\,
      S(1) => \mul_ln11_reg_728[10]_i_8_n_5\,
      S(0) => \mul_ln11_reg_728[10]_i_9_n_5\
    );
\mul_ln11_reg_728_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln11_reg_728_reg[3]_i_2_n_5\,
      CO(3) => \NLW_mul_ln11_reg_728_reg[10]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \mul_ln11_reg_728_reg[10]_i_10_n_6\,
      CO(1) => \NLW_mul_ln11_reg_728_reg[10]_i_10_CO_UNCONNECTED\(1),
      CO(0) => \mul_ln11_reg_728_reg[10]_i_10_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \mul_ln11_reg_728[10]_i_11_n_5\,
      DI(0) => \mul_ln11_reg_728[10]_i_12_n_5\,
      O(3 downto 2) => \NLW_mul_ln11_reg_728_reg[10]_i_10_O_UNCONNECTED\(3 downto 2),
      O(1) => \mul_ln11_reg_728_reg[10]_i_10_n_11\,
      O(0) => \mul_ln11_reg_728_reg[10]_i_10_n_12\,
      S(3 downto 2) => B"01",
      S(1) => \mul_ln11_reg_728[10]_i_13_n_5\,
      S(0) => \mul_ln11_reg_728[10]_i_14_n_5\
    );
\mul_ln11_reg_728_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln11_fu_371_p2(11),
      Q => mul_ln11_reg_728(11),
      R => '0'
    );
\mul_ln11_reg_728_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln11_fu_371_p2(12),
      Q => mul_ln11_reg_728(12),
      R => '0'
    );
\mul_ln11_reg_728_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln11_fu_371_p2(13),
      Q => mul_ln11_reg_728(13),
      R => '0'
    );
\mul_ln11_reg_728_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln11_reg_728_reg[10]_i_1_n_5\,
      CO(3 downto 2) => \NLW_mul_ln11_reg_728_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \mul_ln11_reg_728_reg[13]_i_1_n_7\,
      CO(0) => \mul_ln11_reg_728_reg[13]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \mul_ln11_reg_728_reg[13]_i_2_n_8\,
      DI(0) => \mul_ln11_reg_728[13]_i_3_n_5\,
      O(3) => \NLW_mul_ln11_reg_728_reg[13]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => mul_ln11_fu_371_p2(13 downto 11),
      S(3 downto 2) => B"01",
      S(1) => \mul_ln11_reg_728[13]_i_4_n_5\,
      S(0) => \mul_ln11_reg_728[13]_i_5_n_5\
    );
\mul_ln11_reg_728_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln11_reg_728_reg[6]_i_3_n_5\,
      CO(3 downto 1) => \NLW_mul_ln11_reg_728_reg[13]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mul_ln11_reg_728_reg[13]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_mul_ln11_reg_728_reg[13]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\mul_ln11_reg_728_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln11_fu_371_p2(1),
      Q => mul_ln11_reg_728(1),
      R => '0'
    );
\mul_ln11_reg_728_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln11_fu_371_p2(2),
      Q => mul_ln11_reg_728(2),
      R => '0'
    );
\mul_ln11_reg_728_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln11_reg_728_reg[2]_i_1_n_5\,
      CO(2) => \mul_ln11_reg_728_reg[2]_i_1_n_6\,
      CO(1) => \mul_ln11_reg_728_reg[2]_i_1_n_7\,
      CO(0) => \mul_ln11_reg_728_reg[2]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \mul_ln11_reg_728[2]_i_2_n_5\,
      DI(2) => empty_39_reg_711(0),
      DI(1) => \mul_ln11_reg_728[2]_i_3_n_5\,
      DI(0) => '0',
      O(3) => \mul_ln11_reg_728_reg[2]_i_1_n_9\,
      O(2 downto 0) => mul_ln11_fu_371_p2(2 downto 0),
      S(3) => \mul_ln11_reg_728[2]_i_4_n_5\,
      S(2) => \mul_ln11_reg_728[2]_i_5_n_5\,
      S(1) => \mul_ln11_reg_728[2]_i_6_n_5\,
      S(0) => \mul_ln11_reg_728[2]_i_7_n_5\
    );
\mul_ln11_reg_728_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln11_fu_371_p2(3),
      Q => mul_ln11_reg_728(3),
      R => '0'
    );
\mul_ln11_reg_728_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln11_reg_728_reg[3]_i_2_n_5\,
      CO(2) => \mul_ln11_reg_728_reg[3]_i_2_n_6\,
      CO(1) => \mul_ln11_reg_728_reg[3]_i_2_n_7\,
      CO(0) => \mul_ln11_reg_728_reg[3]_i_2_n_8\,
      CYINIT => '0',
      DI(3) => \mul_ln11_reg_728[3]_i_3_n_5\,
      DI(2) => empty_39_reg_711(3),
      DI(1) => \mul_ln11_reg_728[3]_i_4_n_5\,
      DI(0) => '0',
      O(3) => \mul_ln11_reg_728_reg[3]_i_2_n_9\,
      O(2) => \mul_ln11_reg_728_reg[3]_i_2_n_10\,
      O(1) => \mul_ln11_reg_728_reg[3]_i_2_n_11\,
      O(0) => \mul_ln11_reg_728_reg[3]_i_2_n_12\,
      S(3) => \mul_ln11_reg_728[3]_i_5_n_5\,
      S(2) => \mul_ln11_reg_728[3]_i_6_n_5\,
      S(1) => \mul_ln11_reg_728[3]_i_7_n_5\,
      S(0) => \mul_ln11_reg_728[3]_i_8_n_5\
    );
\mul_ln11_reg_728_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln11_fu_371_p2(4),
      Q => mul_ln11_reg_728(4),
      R => '0'
    );
\mul_ln11_reg_728_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln11_fu_371_p2(5),
      Q => mul_ln11_reg_728(5),
      R => '0'
    );
\mul_ln11_reg_728_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln11_fu_371_p2(6),
      Q => mul_ln11_reg_728(6),
      R => '0'
    );
\mul_ln11_reg_728_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln11_reg_728_reg[6]_i_1_n_5\,
      CO(2) => \mul_ln11_reg_728_reg[6]_i_1_n_6\,
      CO(1) => \mul_ln11_reg_728_reg[6]_i_1_n_7\,
      CO(0) => \mul_ln11_reg_728_reg[6]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \mul_ln11_reg_728[6]_i_2_n_5\,
      DI(2) => \mul_ln11_reg_728_reg[6]_i_3_n_11\,
      DI(1) => \mul_ln11_reg_728_reg[6]_i_3_n_12\,
      DI(0) => \mul_ln11_reg_728_reg[2]_i_1_n_9\,
      O(3 downto 1) => mul_ln11_fu_371_p2(6 downto 4),
      O(0) => \NLW_mul_ln11_reg_728_reg[6]_i_1_O_UNCONNECTED\(0),
      S(3) => \mul_ln11_reg_728[6]_i_4_n_5\,
      S(2) => \mul_ln11_reg_728[6]_i_5_n_5\,
      S(1) => \mul_ln11_reg_728[6]_i_6_n_5\,
      S(0) => \mul_ln11_reg_728[6]_i_7_n_5\
    );
\mul_ln11_reg_728_reg[6]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln11_reg_728_reg[2]_i_1_n_5\,
      CO(3) => \mul_ln11_reg_728_reg[6]_i_3_n_5\,
      CO(2) => \mul_ln11_reg_728_reg[6]_i_3_n_6\,
      CO(1) => \mul_ln11_reg_728_reg[6]_i_3_n_7\,
      CO(0) => \mul_ln11_reg_728_reg[6]_i_3_n_8\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2) => \mul_ln11_reg_728[6]_i_9_n_5\,
      DI(1) => \mul_ln11_reg_728[6]_i_10_n_5\,
      DI(0) => \mul_ln11_reg_728[6]_i_11_n_5\,
      O(3) => \mul_ln11_reg_728_reg[6]_i_3_n_9\,
      O(2) => \mul_ln11_reg_728_reg[6]_i_3_n_10\,
      O(1) => \mul_ln11_reg_728_reg[6]_i_3_n_11\,
      O(0) => \mul_ln11_reg_728_reg[6]_i_3_n_12\,
      S(3) => S(0),
      S(2) => \mul_ln11_reg_728[6]_i_13_n_5\,
      S(1) => \mul_ln11_reg_728[6]_i_14_n_5\,
      S(0) => \mul_ln11_reg_728[6]_i_15_n_5\
    );
\mul_ln11_reg_728_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln11_fu_371_p2(7),
      Q => mul_ln11_reg_728(7),
      R => '0'
    );
\mul_ln11_reg_728_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln11_fu_371_p2(8),
      Q => mul_ln11_reg_728(8),
      R => '0'
    );
\mul_ln11_reg_728_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln11_fu_371_p2(9),
      Q => mul_ln11_reg_728(9),
      R => '0'
    );
\o_count_0_reg_178_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln17_2_reg_835(0),
      Q => o_count_0_reg_178(0),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_178_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln17_2_reg_835(10),
      Q => o_count_0_reg_178(10),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_178_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln17_2_reg_835(11),
      Q => o_count_0_reg_178(11),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_178_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln17_2_reg_835(12),
      Q => o_count_0_reg_178(12),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_178_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln17_2_reg_835(13),
      Q => o_count_0_reg_178(13),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_178_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln17_2_reg_835(1),
      Q => o_count_0_reg_178(1),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_178_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln17_2_reg_835(2),
      Q => o_count_0_reg_178(2),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_178_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln17_2_reg_835(3),
      Q => o_count_0_reg_178(3),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_178_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln17_2_reg_835(4),
      Q => o_count_0_reg_178(4),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_178_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln17_2_reg_835(5),
      Q => o_count_0_reg_178(5),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_178_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln17_2_reg_835(6),
      Q => o_count_0_reg_178(6),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_178_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln17_2_reg_835(7),
      Q => o_count_0_reg_178(7),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_178_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln17_2_reg_835(8),
      Q => o_count_0_reg_178(8),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_178_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln17_2_reg_835(9),
      Q => o_count_0_reg_178(9),
      R => ap_CS_fsm_state2
    );
\o_count_1_reg_213[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \o_count_1_reg_213[0]_i_3_n_5\,
      I1 => \ap_CS_fsm[3]_i_2_n_5\,
      O => \o_count_1_reg_213[0]_i_1_n_5\
    );
\o_count_1_reg_213[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28AAAA28AAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => o_count_1_reg_213_reg(4),
      I2 => indvars_iv2_reg_128_reg(4),
      I3 => o_count_1_reg_213_reg(0),
      I4 => indvars_iv2_reg_128_reg(0),
      I5 => \height_0_reg_267[4]_i_3_n_5\,
      O => \o_count_1_reg_213[0]_i_3_n_5\
    );
\o_count_1_reg_213[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_0_reg_178(0),
      I1 => \ap_CS_fsm[3]_i_2_n_5\,
      I2 => o_count_1_reg_213_reg(0),
      O => \o_count_1_reg_213[0]_i_4_n_5\
    );
\o_count_1_reg_213[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_0_reg_178(3),
      I1 => \ap_CS_fsm[3]_i_2_n_5\,
      I2 => o_count_1_reg_213_reg(3),
      O => \o_count_1_reg_213[0]_i_5_n_5\
    );
\o_count_1_reg_213[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_0_reg_178(2),
      I1 => \ap_CS_fsm[3]_i_2_n_5\,
      I2 => o_count_1_reg_213_reg(2),
      O => \o_count_1_reg_213[0]_i_6_n_5\
    );
\o_count_1_reg_213[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_0_reg_178(1),
      I1 => \ap_CS_fsm[3]_i_2_n_5\,
      I2 => o_count_1_reg_213_reg(1),
      O => \o_count_1_reg_213[0]_i_7_n_5\
    );
\o_count_1_reg_213[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => o_count_1_reg_213_reg(0),
      I1 => o_count_0_reg_178(0),
      I2 => \ap_CS_fsm[3]_i_2_n_5\,
      O => \o_count_1_reg_213[0]_i_8_n_5\
    );
\o_count_1_reg_213[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_0_reg_178(13),
      I1 => \ap_CS_fsm[3]_i_2_n_5\,
      I2 => o_count_1_reg_213_reg(13),
      O => \o_count_1_reg_213[12]_i_2_n_5\
    );
\o_count_1_reg_213[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_0_reg_178(12),
      I1 => \ap_CS_fsm[3]_i_2_n_5\,
      I2 => o_count_1_reg_213_reg(12),
      O => \o_count_1_reg_213[12]_i_3_n_5\
    );
\o_count_1_reg_213[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_0_reg_178(7),
      I1 => \ap_CS_fsm[3]_i_2_n_5\,
      I2 => o_count_1_reg_213_reg(7),
      O => \o_count_1_reg_213[4]_i_2_n_5\
    );
\o_count_1_reg_213[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_0_reg_178(6),
      I1 => \ap_CS_fsm[3]_i_2_n_5\,
      I2 => o_count_1_reg_213_reg(6),
      O => \o_count_1_reg_213[4]_i_3_n_5\
    );
\o_count_1_reg_213[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_0_reg_178(5),
      I1 => \ap_CS_fsm[3]_i_2_n_5\,
      I2 => o_count_1_reg_213_reg(5),
      O => \o_count_1_reg_213[4]_i_4_n_5\
    );
\o_count_1_reg_213[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_0_reg_178(4),
      I1 => \ap_CS_fsm[3]_i_2_n_5\,
      I2 => o_count_1_reg_213_reg(4),
      O => \o_count_1_reg_213[4]_i_5_n_5\
    );
\o_count_1_reg_213[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_0_reg_178(11),
      I1 => \ap_CS_fsm[3]_i_2_n_5\,
      I2 => o_count_1_reg_213_reg(11),
      O => \o_count_1_reg_213[8]_i_2_n_5\
    );
\o_count_1_reg_213[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_0_reg_178(10),
      I1 => \ap_CS_fsm[3]_i_2_n_5\,
      I2 => o_count_1_reg_213_reg(10),
      O => \o_count_1_reg_213[8]_i_3_n_5\
    );
\o_count_1_reg_213[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_0_reg_178(9),
      I1 => \ap_CS_fsm[3]_i_2_n_5\,
      I2 => o_count_1_reg_213_reg(9),
      O => \o_count_1_reg_213[8]_i_4_n_5\
    );
\o_count_1_reg_213[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_0_reg_178(8),
      I1 => \ap_CS_fsm[3]_i_2_n_5\,
      I2 => o_count_1_reg_213_reg(8),
      O => \o_count_1_reg_213[8]_i_5_n_5\
    );
\o_count_1_reg_213_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_213[0]_i_1_n_5\,
      D => \o_count_1_reg_213_reg[0]_i_2_n_12\,
      Q => o_count_1_reg_213_reg(0),
      R => '0'
    );
\o_count_1_reg_213_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_count_1_reg_213_reg[0]_i_2_n_5\,
      CO(2) => \o_count_1_reg_213_reg[0]_i_2_n_6\,
      CO(1) => \o_count_1_reg_213_reg[0]_i_2_n_7\,
      CO(0) => \o_count_1_reg_213_reg[0]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \o_count_1_reg_213[0]_i_4_n_5\,
      O(3) => \o_count_1_reg_213_reg[0]_i_2_n_9\,
      O(2) => \o_count_1_reg_213_reg[0]_i_2_n_10\,
      O(1) => \o_count_1_reg_213_reg[0]_i_2_n_11\,
      O(0) => \o_count_1_reg_213_reg[0]_i_2_n_12\,
      S(3) => \o_count_1_reg_213[0]_i_5_n_5\,
      S(2) => \o_count_1_reg_213[0]_i_6_n_5\,
      S(1) => \o_count_1_reg_213[0]_i_7_n_5\,
      S(0) => \o_count_1_reg_213[0]_i_8_n_5\
    );
\o_count_1_reg_213_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_213[0]_i_1_n_5\,
      D => \o_count_1_reg_213_reg[8]_i_1_n_10\,
      Q => o_count_1_reg_213_reg(10),
      R => '0'
    );
\o_count_1_reg_213_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_213[0]_i_1_n_5\,
      D => \o_count_1_reg_213_reg[8]_i_1_n_9\,
      Q => o_count_1_reg_213_reg(11),
      R => '0'
    );
\o_count_1_reg_213_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_213[0]_i_1_n_5\,
      D => \o_count_1_reg_213_reg[12]_i_1_n_12\,
      Q => o_count_1_reg_213_reg(12),
      R => '0'
    );
\o_count_1_reg_213_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_1_reg_213_reg[8]_i_1_n_5\,
      CO(3 downto 1) => \NLW_o_count_1_reg_213_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_count_1_reg_213_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_o_count_1_reg_213_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \o_count_1_reg_213_reg[12]_i_1_n_11\,
      O(0) => \o_count_1_reg_213_reg[12]_i_1_n_12\,
      S(3 downto 2) => B"00",
      S(1) => \o_count_1_reg_213[12]_i_2_n_5\,
      S(0) => \o_count_1_reg_213[12]_i_3_n_5\
    );
\o_count_1_reg_213_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_213[0]_i_1_n_5\,
      D => \o_count_1_reg_213_reg[12]_i_1_n_11\,
      Q => o_count_1_reg_213_reg(13),
      R => '0'
    );
\o_count_1_reg_213_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_213[0]_i_1_n_5\,
      D => \o_count_1_reg_213_reg[0]_i_2_n_11\,
      Q => o_count_1_reg_213_reg(1),
      R => '0'
    );
\o_count_1_reg_213_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_213[0]_i_1_n_5\,
      D => \o_count_1_reg_213_reg[0]_i_2_n_10\,
      Q => o_count_1_reg_213_reg(2),
      R => '0'
    );
\o_count_1_reg_213_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_213[0]_i_1_n_5\,
      D => \o_count_1_reg_213_reg[0]_i_2_n_9\,
      Q => o_count_1_reg_213_reg(3),
      R => '0'
    );
\o_count_1_reg_213_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_213[0]_i_1_n_5\,
      D => \o_count_1_reg_213_reg[4]_i_1_n_12\,
      Q => o_count_1_reg_213_reg(4),
      R => '0'
    );
\o_count_1_reg_213_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_1_reg_213_reg[0]_i_2_n_5\,
      CO(3) => \o_count_1_reg_213_reg[4]_i_1_n_5\,
      CO(2) => \o_count_1_reg_213_reg[4]_i_1_n_6\,
      CO(1) => \o_count_1_reg_213_reg[4]_i_1_n_7\,
      CO(0) => \o_count_1_reg_213_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_count_1_reg_213_reg[4]_i_1_n_9\,
      O(2) => \o_count_1_reg_213_reg[4]_i_1_n_10\,
      O(1) => \o_count_1_reg_213_reg[4]_i_1_n_11\,
      O(0) => \o_count_1_reg_213_reg[4]_i_1_n_12\,
      S(3) => \o_count_1_reg_213[4]_i_2_n_5\,
      S(2) => \o_count_1_reg_213[4]_i_3_n_5\,
      S(1) => \o_count_1_reg_213[4]_i_4_n_5\,
      S(0) => \o_count_1_reg_213[4]_i_5_n_5\
    );
\o_count_1_reg_213_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_213[0]_i_1_n_5\,
      D => \o_count_1_reg_213_reg[4]_i_1_n_11\,
      Q => o_count_1_reg_213_reg(5),
      R => '0'
    );
\o_count_1_reg_213_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_213[0]_i_1_n_5\,
      D => \o_count_1_reg_213_reg[4]_i_1_n_10\,
      Q => o_count_1_reg_213_reg(6),
      R => '0'
    );
\o_count_1_reg_213_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_213[0]_i_1_n_5\,
      D => \o_count_1_reg_213_reg[4]_i_1_n_9\,
      Q => o_count_1_reg_213_reg(7),
      R => '0'
    );
\o_count_1_reg_213_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_213[0]_i_1_n_5\,
      D => \o_count_1_reg_213_reg[8]_i_1_n_12\,
      Q => o_count_1_reg_213_reg(8),
      R => '0'
    );
\o_count_1_reg_213_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_1_reg_213_reg[4]_i_1_n_5\,
      CO(3) => \o_count_1_reg_213_reg[8]_i_1_n_5\,
      CO(2) => \o_count_1_reg_213_reg[8]_i_1_n_6\,
      CO(1) => \o_count_1_reg_213_reg[8]_i_1_n_7\,
      CO(0) => \o_count_1_reg_213_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_count_1_reg_213_reg[8]_i_1_n_9\,
      O(2) => \o_count_1_reg_213_reg[8]_i_1_n_10\,
      O(1) => \o_count_1_reg_213_reg[8]_i_1_n_11\,
      O(0) => \o_count_1_reg_213_reg[8]_i_1_n_12\,
      S(3) => \o_count_1_reg_213[8]_i_2_n_5\,
      S(2) => \o_count_1_reg_213[8]_i_3_n_5\,
      S(1) => \o_count_1_reg_213[8]_i_4_n_5\,
      S(0) => \o_count_1_reg_213[8]_i_5_n_5\
    );
\o_count_1_reg_213_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_213[0]_i_1_n_5\,
      D => \o_count_1_reg_213_reg[8]_i_1_n_11\,
      Q => o_count_1_reg_213_reg(9),
      R => '0'
    );
\o_count_2_reg_245[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv10_reg_168(0),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln17_3_reg_853(0),
      O => p_0_in(0)
    );
\o_count_2_reg_245[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv10_reg_168(10),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln17_3_reg_853(10),
      O => p_0_in(10)
    );
\o_count_2_reg_245[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv10_reg_168(11),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln17_3_reg_853(11),
      O => p_0_in(11)
    );
\o_count_2_reg_245[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv10_reg_168(12),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln17_3_reg_853(12),
      O => p_0_in(12)
    );
\o_count_2_reg_245[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => icmp_ln31_fu_598_p2,
      I1 => ap_CS_fsm_state8,
      I2 => ap_NS_fsm13_out,
      O => phi_ln11_1_reg_223
    );
\o_count_2_reg_245[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv10_reg_168(13),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln17_3_reg_853(13),
      O => p_0_in(13)
    );
\o_count_2_reg_245[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv10_reg_168(1),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln17_3_reg_853(1),
      O => p_0_in(1)
    );
\o_count_2_reg_245[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv10_reg_168(2),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln17_3_reg_853(2),
      O => p_0_in(2)
    );
\o_count_2_reg_245[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv10_reg_168(3),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln17_3_reg_853(3),
      O => p_0_in(3)
    );
\o_count_2_reg_245[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv10_reg_168(4),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln17_3_reg_853(4),
      O => p_0_in(4)
    );
\o_count_2_reg_245[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv10_reg_168(5),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln17_3_reg_853(5),
      O => p_0_in(5)
    );
\o_count_2_reg_245[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv10_reg_168(6),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln17_3_reg_853(6),
      O => p_0_in(6)
    );
\o_count_2_reg_245[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv10_reg_168(7),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln17_3_reg_853(7),
      O => p_0_in(7)
    );
\o_count_2_reg_245[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv10_reg_168(8),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln17_3_reg_853(8),
      O => p_0_in(8)
    );
\o_count_2_reg_245[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv10_reg_168(9),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln17_3_reg_853(9),
      O => p_0_in(9)
    );
\o_count_2_reg_245_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => p_0_in(0),
      Q => o_count_2_reg_245(0),
      R => '0'
    );
\o_count_2_reg_245_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => p_0_in(10),
      Q => o_count_2_reg_245(10),
      R => '0'
    );
\o_count_2_reg_245_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => p_0_in(11),
      Q => o_count_2_reg_245(11),
      R => '0'
    );
\o_count_2_reg_245_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => p_0_in(12),
      Q => o_count_2_reg_245(12),
      R => '0'
    );
\o_count_2_reg_245_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => p_0_in(13),
      Q => o_count_2_reg_245(13),
      R => '0'
    );
\o_count_2_reg_245_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => p_0_in(1),
      Q => o_count_2_reg_245(1),
      R => '0'
    );
\o_count_2_reg_245_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => p_0_in(2),
      Q => o_count_2_reg_245(2),
      R => '0'
    );
\o_count_2_reg_245_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => p_0_in(3),
      Q => o_count_2_reg_245(3),
      R => '0'
    );
\o_count_2_reg_245_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => p_0_in(4),
      Q => o_count_2_reg_245(4),
      R => '0'
    );
\o_count_2_reg_245_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => p_0_in(5),
      Q => o_count_2_reg_245(5),
      R => '0'
    );
\o_count_2_reg_245_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => p_0_in(6),
      Q => o_count_2_reg_245(6),
      R => '0'
    );
\o_count_2_reg_245_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => p_0_in(7),
      Q => o_count_2_reg_245(7),
      R => '0'
    );
\o_count_2_reg_245_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => p_0_in(8),
      Q => o_count_2_reg_245(8),
      R => '0'
    );
\o_count_2_reg_245_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => p_0_in(9),
      Q => o_count_2_reg_245(9),
      R => '0'
    );
\o_count_3_reg_278[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_3_reg_278_reg(3),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => o_count_2_reg_245(3),
      O => \o_count_3_reg_278[0]_i_2_n_5\
    );
\o_count_3_reg_278[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_3_reg_278_reg(2),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => o_count_2_reg_245(2),
      O => \o_count_3_reg_278[0]_i_3_n_5\
    );
\o_count_3_reg_278[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_3_reg_278_reg(1),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => o_count_2_reg_245(1),
      O => \o_count_3_reg_278[0]_i_4_n_5\
    );
\o_count_3_reg_278[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => o_count_2_reg_245(0),
      I1 => o_count_3_reg_278_reg(0),
      I2 => \^ap_cs_fsm_reg[6]_0\(1),
      O => \o_count_3_reg_278[0]_i_5_n_5\
    );
\o_count_3_reg_278[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_3_reg_278_reg(13),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => o_count_2_reg_245(13),
      O => \o_count_3_reg_278[12]_i_2_n_5\
    );
\o_count_3_reg_278[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_3_reg_278_reg(12),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => o_count_2_reg_245(12),
      O => \o_count_3_reg_278[12]_i_3_n_5\
    );
\o_count_3_reg_278[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_3_reg_278_reg(7),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => o_count_2_reg_245(7),
      O => \o_count_3_reg_278[4]_i_2_n_5\
    );
\o_count_3_reg_278[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_3_reg_278_reg(6),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => o_count_2_reg_245(6),
      O => \o_count_3_reg_278[4]_i_3_n_5\
    );
\o_count_3_reg_278[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_3_reg_278_reg(5),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => o_count_2_reg_245(5),
      O => \o_count_3_reg_278[4]_i_4_n_5\
    );
\o_count_3_reg_278[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_3_reg_278_reg(4),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => o_count_2_reg_245(4),
      O => \o_count_3_reg_278[4]_i_5_n_5\
    );
\o_count_3_reg_278[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_3_reg_278_reg(11),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => o_count_2_reg_245(11),
      O => \o_count_3_reg_278[8]_i_2_n_5\
    );
\o_count_3_reg_278[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_3_reg_278_reg(10),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => o_count_2_reg_245(10),
      O => \o_count_3_reg_278[8]_i_3_n_5\
    );
\o_count_3_reg_278[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_3_reg_278_reg(9),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => o_count_2_reg_245(9),
      O => \o_count_3_reg_278[8]_i_4_n_5\
    );
\o_count_3_reg_278[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_3_reg_278_reg(8),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => o_count_2_reg_245(8),
      O => \o_count_3_reg_278[8]_i_5_n_5\
    );
\o_count_3_reg_278_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_3_reg_278_reg[0]_i_1_n_12\,
      Q => o_count_3_reg_278_reg(0),
      R => '0'
    );
\o_count_3_reg_278_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_count_3_reg_278_reg[0]_i_1_n_5\,
      CO(2) => \o_count_3_reg_278_reg[0]_i_1_n_6\,
      CO(1) => \o_count_3_reg_278_reg[0]_i_1_n_7\,
      CO(0) => \o_count_3_reg_278_reg[0]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^ap_cs_fsm_reg[6]_0\(1),
      O(3) => \o_count_3_reg_278_reg[0]_i_1_n_9\,
      O(2) => \o_count_3_reg_278_reg[0]_i_1_n_10\,
      O(1) => \o_count_3_reg_278_reg[0]_i_1_n_11\,
      O(0) => \o_count_3_reg_278_reg[0]_i_1_n_12\,
      S(3) => \o_count_3_reg_278[0]_i_2_n_5\,
      S(2) => \o_count_3_reg_278[0]_i_3_n_5\,
      S(1) => \o_count_3_reg_278[0]_i_4_n_5\,
      S(0) => \o_count_3_reg_278[0]_i_5_n_5\
    );
\o_count_3_reg_278_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_3_reg_278_reg[8]_i_1_n_10\,
      Q => o_count_3_reg_278_reg(10),
      R => '0'
    );
\o_count_3_reg_278_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_3_reg_278_reg[8]_i_1_n_9\,
      Q => o_count_3_reg_278_reg(11),
      R => '0'
    );
\o_count_3_reg_278_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_3_reg_278_reg[12]_i_1_n_12\,
      Q => o_count_3_reg_278_reg(12),
      R => '0'
    );
\o_count_3_reg_278_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_3_reg_278_reg[8]_i_1_n_5\,
      CO(3 downto 1) => \NLW_o_count_3_reg_278_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_count_3_reg_278_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_o_count_3_reg_278_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \o_count_3_reg_278_reg[12]_i_1_n_11\,
      O(0) => \o_count_3_reg_278_reg[12]_i_1_n_12\,
      S(3 downto 2) => B"00",
      S(1) => \o_count_3_reg_278[12]_i_2_n_5\,
      S(0) => \o_count_3_reg_278[12]_i_3_n_5\
    );
\o_count_3_reg_278_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_3_reg_278_reg[12]_i_1_n_11\,
      Q => o_count_3_reg_278_reg(13),
      R => '0'
    );
\o_count_3_reg_278_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_3_reg_278_reg[0]_i_1_n_11\,
      Q => o_count_3_reg_278_reg(1),
      R => '0'
    );
\o_count_3_reg_278_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_3_reg_278_reg[0]_i_1_n_10\,
      Q => o_count_3_reg_278_reg(2),
      R => '0'
    );
\o_count_3_reg_278_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_3_reg_278_reg[0]_i_1_n_9\,
      Q => o_count_3_reg_278_reg(3),
      R => '0'
    );
\o_count_3_reg_278_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_3_reg_278_reg[4]_i_1_n_12\,
      Q => o_count_3_reg_278_reg(4),
      R => '0'
    );
\o_count_3_reg_278_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_3_reg_278_reg[0]_i_1_n_5\,
      CO(3) => \o_count_3_reg_278_reg[4]_i_1_n_5\,
      CO(2) => \o_count_3_reg_278_reg[4]_i_1_n_6\,
      CO(1) => \o_count_3_reg_278_reg[4]_i_1_n_7\,
      CO(0) => \o_count_3_reg_278_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_count_3_reg_278_reg[4]_i_1_n_9\,
      O(2) => \o_count_3_reg_278_reg[4]_i_1_n_10\,
      O(1) => \o_count_3_reg_278_reg[4]_i_1_n_11\,
      O(0) => \o_count_3_reg_278_reg[4]_i_1_n_12\,
      S(3) => \o_count_3_reg_278[4]_i_2_n_5\,
      S(2) => \o_count_3_reg_278[4]_i_3_n_5\,
      S(1) => \o_count_3_reg_278[4]_i_4_n_5\,
      S(0) => \o_count_3_reg_278[4]_i_5_n_5\
    );
\o_count_3_reg_278_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_3_reg_278_reg[4]_i_1_n_11\,
      Q => o_count_3_reg_278_reg(5),
      R => '0'
    );
\o_count_3_reg_278_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_3_reg_278_reg[4]_i_1_n_10\,
      Q => o_count_3_reg_278_reg(6),
      R => '0'
    );
\o_count_3_reg_278_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_3_reg_278_reg[4]_i_1_n_9\,
      Q => o_count_3_reg_278_reg(7),
      R => '0'
    );
\o_count_3_reg_278_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_3_reg_278_reg[8]_i_1_n_12\,
      Q => o_count_3_reg_278_reg(8),
      R => '0'
    );
\o_count_3_reg_278_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_3_reg_278_reg[4]_i_1_n_5\,
      CO(3) => \o_count_3_reg_278_reg[8]_i_1_n_5\,
      CO(2) => \o_count_3_reg_278_reg[8]_i_1_n_6\,
      CO(1) => \o_count_3_reg_278_reg[8]_i_1_n_7\,
      CO(0) => \o_count_3_reg_278_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_count_3_reg_278_reg[8]_i_1_n_9\,
      O(2) => \o_count_3_reg_278_reg[8]_i_1_n_10\,
      O(1) => \o_count_3_reg_278_reg[8]_i_1_n_11\,
      O(0) => \o_count_3_reg_278_reg[8]_i_1_n_12\,
      S(3) => \o_count_3_reg_278[8]_i_2_n_5\,
      S(2) => \o_count_3_reg_278[8]_i_3_n_5\,
      S(1) => \o_count_3_reg_278[8]_i_4_n_5\,
      S(0) => \o_count_3_reg_278[8]_i_5_n_5\
    );
\o_count_3_reg_278_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_3_reg_278_reg[8]_i_1_n_11\,
      Q => o_count_3_reg_278_reg(9),
      R => '0'
    );
\o_count_4_reg_299[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => icmp_ln23_fu_565_p2,
      I1 => \^ap_cs_fsm_reg[6]_0\(0),
      I2 => icmp_ln31_fu_598_p2,
      I3 => ap_CS_fsm_state8,
      O => \o_count_4_reg_299[0]_i_1_n_5\
    );
\o_count_4_reg_299[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => icmp_ln31_fu_598_p2,
      O => o_count_4_reg_2991
    );
\o_count_4_reg_299[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_299_reg(3),
      I1 => ap_CS_fsm_state8,
      I2 => icmp_ln31_fu_598_p2,
      I3 => o_count_reg_234_reg(3),
      O => \o_count_4_reg_299[0]_i_4_n_5\
    );
\o_count_4_reg_299[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_299_reg(2),
      I1 => ap_CS_fsm_state8,
      I2 => icmp_ln31_fu_598_p2,
      I3 => o_count_reg_234_reg(2),
      O => \o_count_4_reg_299[0]_i_5_n_5\
    );
\o_count_4_reg_299[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_299_reg(1),
      I1 => ap_CS_fsm_state8,
      I2 => icmp_ln31_fu_598_p2,
      I3 => o_count_reg_234_reg(1),
      O => \o_count_4_reg_299[0]_i_6_n_5\
    );
\o_count_4_reg_299[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A3AA"
    )
        port map (
      I0 => o_count_reg_234_reg(0),
      I1 => o_count_4_reg_299_reg(0),
      I2 => icmp_ln31_fu_598_p2,
      I3 => ap_CS_fsm_state8,
      O => \o_count_4_reg_299[0]_i_7_n_5\
    );
\o_count_4_reg_299[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_299_reg(13),
      I1 => ap_CS_fsm_state8,
      I2 => icmp_ln31_fu_598_p2,
      I3 => o_count_reg_234_reg(13),
      O => \o_count_4_reg_299[12]_i_2_n_5\
    );
\o_count_4_reg_299[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_299_reg(12),
      I1 => ap_CS_fsm_state8,
      I2 => icmp_ln31_fu_598_p2,
      I3 => o_count_reg_234_reg(12),
      O => \o_count_4_reg_299[12]_i_3_n_5\
    );
\o_count_4_reg_299[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_299_reg(7),
      I1 => ap_CS_fsm_state8,
      I2 => icmp_ln31_fu_598_p2,
      I3 => o_count_reg_234_reg(7),
      O => \o_count_4_reg_299[4]_i_2_n_5\
    );
\o_count_4_reg_299[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_299_reg(6),
      I1 => ap_CS_fsm_state8,
      I2 => icmp_ln31_fu_598_p2,
      I3 => o_count_reg_234_reg(6),
      O => \o_count_4_reg_299[4]_i_3_n_5\
    );
\o_count_4_reg_299[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_299_reg(5),
      I1 => ap_CS_fsm_state8,
      I2 => icmp_ln31_fu_598_p2,
      I3 => o_count_reg_234_reg(5),
      O => \o_count_4_reg_299[4]_i_4_n_5\
    );
\o_count_4_reg_299[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_299_reg(4),
      I1 => ap_CS_fsm_state8,
      I2 => icmp_ln31_fu_598_p2,
      I3 => o_count_reg_234_reg(4),
      O => \o_count_4_reg_299[4]_i_5_n_5\
    );
\o_count_4_reg_299[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_299_reg(11),
      I1 => ap_CS_fsm_state8,
      I2 => icmp_ln31_fu_598_p2,
      I3 => o_count_reg_234_reg(11),
      O => \o_count_4_reg_299[8]_i_2_n_5\
    );
\o_count_4_reg_299[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_299_reg(10),
      I1 => ap_CS_fsm_state8,
      I2 => icmp_ln31_fu_598_p2,
      I3 => o_count_reg_234_reg(10),
      O => \o_count_4_reg_299[8]_i_3_n_5\
    );
\o_count_4_reg_299[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_299_reg(9),
      I1 => ap_CS_fsm_state8,
      I2 => icmp_ln31_fu_598_p2,
      I3 => o_count_reg_234_reg(9),
      O => \o_count_4_reg_299[8]_i_4_n_5\
    );
\o_count_4_reg_299[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_299_reg(8),
      I1 => ap_CS_fsm_state8,
      I2 => icmp_ln31_fu_598_p2,
      I3 => o_count_reg_234_reg(8),
      O => \o_count_4_reg_299[8]_i_5_n_5\
    );
\o_count_4_reg_299_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_299[0]_i_1_n_5\,
      D => \o_count_4_reg_299_reg[0]_i_2_n_12\,
      Q => o_count_4_reg_299_reg(0),
      R => '0'
    );
\o_count_4_reg_299_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_count_4_reg_299_reg[0]_i_2_n_5\,
      CO(2) => \o_count_4_reg_299_reg[0]_i_2_n_6\,
      CO(1) => \o_count_4_reg_299_reg[0]_i_2_n_7\,
      CO(0) => \o_count_4_reg_299_reg[0]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => o_count_4_reg_2991,
      O(3) => \o_count_4_reg_299_reg[0]_i_2_n_9\,
      O(2) => \o_count_4_reg_299_reg[0]_i_2_n_10\,
      O(1) => \o_count_4_reg_299_reg[0]_i_2_n_11\,
      O(0) => \o_count_4_reg_299_reg[0]_i_2_n_12\,
      S(3) => \o_count_4_reg_299[0]_i_4_n_5\,
      S(2) => \o_count_4_reg_299[0]_i_5_n_5\,
      S(1) => \o_count_4_reg_299[0]_i_6_n_5\,
      S(0) => \o_count_4_reg_299[0]_i_7_n_5\
    );
\o_count_4_reg_299_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_299[0]_i_1_n_5\,
      D => \o_count_4_reg_299_reg[8]_i_1_n_10\,
      Q => o_count_4_reg_299_reg(10),
      R => '0'
    );
\o_count_4_reg_299_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_299[0]_i_1_n_5\,
      D => \o_count_4_reg_299_reg[8]_i_1_n_9\,
      Q => o_count_4_reg_299_reg(11),
      R => '0'
    );
\o_count_4_reg_299_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_299[0]_i_1_n_5\,
      D => \o_count_4_reg_299_reg[12]_i_1_n_12\,
      Q => o_count_4_reg_299_reg(12),
      R => '0'
    );
\o_count_4_reg_299_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_4_reg_299_reg[8]_i_1_n_5\,
      CO(3 downto 1) => \NLW_o_count_4_reg_299_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_count_4_reg_299_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_o_count_4_reg_299_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \o_count_4_reg_299_reg[12]_i_1_n_11\,
      O(0) => \o_count_4_reg_299_reg[12]_i_1_n_12\,
      S(3 downto 2) => B"00",
      S(1) => \o_count_4_reg_299[12]_i_2_n_5\,
      S(0) => \o_count_4_reg_299[12]_i_3_n_5\
    );
\o_count_4_reg_299_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_299[0]_i_1_n_5\,
      D => \o_count_4_reg_299_reg[12]_i_1_n_11\,
      Q => o_count_4_reg_299_reg(13),
      R => '0'
    );
\o_count_4_reg_299_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_299[0]_i_1_n_5\,
      D => \o_count_4_reg_299_reg[0]_i_2_n_11\,
      Q => o_count_4_reg_299_reg(1),
      R => '0'
    );
\o_count_4_reg_299_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_299[0]_i_1_n_5\,
      D => \o_count_4_reg_299_reg[0]_i_2_n_10\,
      Q => o_count_4_reg_299_reg(2),
      R => '0'
    );
\o_count_4_reg_299_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_299[0]_i_1_n_5\,
      D => \o_count_4_reg_299_reg[0]_i_2_n_9\,
      Q => o_count_4_reg_299_reg(3),
      R => '0'
    );
\o_count_4_reg_299_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_299[0]_i_1_n_5\,
      D => \o_count_4_reg_299_reg[4]_i_1_n_12\,
      Q => o_count_4_reg_299_reg(4),
      R => '0'
    );
\o_count_4_reg_299_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_4_reg_299_reg[0]_i_2_n_5\,
      CO(3) => \o_count_4_reg_299_reg[4]_i_1_n_5\,
      CO(2) => \o_count_4_reg_299_reg[4]_i_1_n_6\,
      CO(1) => \o_count_4_reg_299_reg[4]_i_1_n_7\,
      CO(0) => \o_count_4_reg_299_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_count_4_reg_299_reg[4]_i_1_n_9\,
      O(2) => \o_count_4_reg_299_reg[4]_i_1_n_10\,
      O(1) => \o_count_4_reg_299_reg[4]_i_1_n_11\,
      O(0) => \o_count_4_reg_299_reg[4]_i_1_n_12\,
      S(3) => \o_count_4_reg_299[4]_i_2_n_5\,
      S(2) => \o_count_4_reg_299[4]_i_3_n_5\,
      S(1) => \o_count_4_reg_299[4]_i_4_n_5\,
      S(0) => \o_count_4_reg_299[4]_i_5_n_5\
    );
\o_count_4_reg_299_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_299[0]_i_1_n_5\,
      D => \o_count_4_reg_299_reg[4]_i_1_n_11\,
      Q => o_count_4_reg_299_reg(5),
      R => '0'
    );
\o_count_4_reg_299_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_299[0]_i_1_n_5\,
      D => \o_count_4_reg_299_reg[4]_i_1_n_10\,
      Q => o_count_4_reg_299_reg(6),
      R => '0'
    );
\o_count_4_reg_299_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_299[0]_i_1_n_5\,
      D => \o_count_4_reg_299_reg[4]_i_1_n_9\,
      Q => o_count_4_reg_299_reg(7),
      R => '0'
    );
\o_count_4_reg_299_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_299[0]_i_1_n_5\,
      D => \o_count_4_reg_299_reg[8]_i_1_n_12\,
      Q => o_count_4_reg_299_reg(8),
      R => '0'
    );
\o_count_4_reg_299_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_4_reg_299_reg[4]_i_1_n_5\,
      CO(3) => \o_count_4_reg_299_reg[8]_i_1_n_5\,
      CO(2) => \o_count_4_reg_299_reg[8]_i_1_n_6\,
      CO(1) => \o_count_4_reg_299_reg[8]_i_1_n_7\,
      CO(0) => \o_count_4_reg_299_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_count_4_reg_299_reg[8]_i_1_n_9\,
      O(2) => \o_count_4_reg_299_reg[8]_i_1_n_10\,
      O(1) => \o_count_4_reg_299_reg[8]_i_1_n_11\,
      O(0) => \o_count_4_reg_299_reg[8]_i_1_n_12\,
      S(3) => \o_count_4_reg_299[8]_i_2_n_5\,
      S(2) => \o_count_4_reg_299[8]_i_3_n_5\,
      S(1) => \o_count_4_reg_299[8]_i_4_n_5\,
      S(0) => \o_count_4_reg_299[8]_i_5_n_5\
    );
\o_count_4_reg_299_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_299[0]_i_1_n_5\,
      D => \o_count_4_reg_299_reg[8]_i_1_n_11\,
      Q => o_count_4_reg_299_reg(9),
      R => '0'
    );
\o_count_5_reg_309[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_309_reg(3),
      I1 => o_count_5_reg_3091,
      I2 => add_ln20_1_reg_816(3),
      O => \o_count_5_reg_309[0]_i_2_n_5\
    );
\o_count_5_reg_309[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_309_reg(2),
      I1 => o_count_5_reg_3091,
      I2 => add_ln20_1_reg_816(2),
      O => \o_count_5_reg_309[0]_i_3_n_5\
    );
\o_count_5_reg_309[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_309_reg(1),
      I1 => o_count_5_reg_3091,
      I2 => add_ln20_1_reg_816(1),
      O => \o_count_5_reg_309[0]_i_4_n_5\
    );
\o_count_5_reg_309[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => add_ln20_1_reg_816(0),
      I1 => o_count_5_reg_309_reg(0),
      I2 => o_count_5_reg_3091,
      O => \o_count_5_reg_309[0]_i_5_n_5\
    );
\o_count_5_reg_309[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_309_reg(13),
      I1 => o_count_5_reg_3091,
      I2 => add_ln20_1_reg_816(13),
      O => \o_count_5_reg_309[12]_i_2_n_5\
    );
\o_count_5_reg_309[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_309_reg(12),
      I1 => o_count_5_reg_3091,
      I2 => add_ln20_1_reg_816(12),
      O => \o_count_5_reg_309[12]_i_3_n_5\
    );
\o_count_5_reg_309[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_309_reg(7),
      I1 => o_count_5_reg_3091,
      I2 => add_ln20_1_reg_816(7),
      O => \o_count_5_reg_309[4]_i_2_n_5\
    );
\o_count_5_reg_309[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_309_reg(6),
      I1 => o_count_5_reg_3091,
      I2 => add_ln20_1_reg_816(6),
      O => \o_count_5_reg_309[4]_i_3_n_5\
    );
\o_count_5_reg_309[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_309_reg(5),
      I1 => o_count_5_reg_3091,
      I2 => add_ln20_1_reg_816(5),
      O => \o_count_5_reg_309[4]_i_4_n_5\
    );
\o_count_5_reg_309[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_309_reg(4),
      I1 => o_count_5_reg_3091,
      I2 => add_ln20_1_reg_816(4),
      O => \o_count_5_reg_309[4]_i_5_n_5\
    );
\o_count_5_reg_309[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_309_reg(11),
      I1 => o_count_5_reg_3091,
      I2 => add_ln20_1_reg_816(11),
      O => \o_count_5_reg_309[8]_i_2_n_5\
    );
\o_count_5_reg_309[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_309_reg(10),
      I1 => o_count_5_reg_3091,
      I2 => add_ln20_1_reg_816(10),
      O => \o_count_5_reg_309[8]_i_3_n_5\
    );
\o_count_5_reg_309[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_309_reg(9),
      I1 => o_count_5_reg_3091,
      I2 => add_ln20_1_reg_816(9),
      O => \o_count_5_reg_309[8]_i_4_n_5\
    );
\o_count_5_reg_309[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_309_reg(8),
      I1 => o_count_5_reg_3091,
      I2 => add_ln20_1_reg_816(8),
      O => \o_count_5_reg_309[8]_i_5_n_5\
    );
\o_count_5_reg_309_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \o_count_5_reg_309_reg[0]_i_1_n_12\,
      Q => o_count_5_reg_309_reg(0),
      R => '0'
    );
\o_count_5_reg_309_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_count_5_reg_309_reg[0]_i_1_n_5\,
      CO(2) => \o_count_5_reg_309_reg[0]_i_1_n_6\,
      CO(1) => \o_count_5_reg_309_reg[0]_i_1_n_7\,
      CO(0) => \o_count_5_reg_309_reg[0]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => o_count_5_reg_3091,
      O(3) => \o_count_5_reg_309_reg[0]_i_1_n_9\,
      O(2) => \o_count_5_reg_309_reg[0]_i_1_n_10\,
      O(1) => \o_count_5_reg_309_reg[0]_i_1_n_11\,
      O(0) => \o_count_5_reg_309_reg[0]_i_1_n_12\,
      S(3) => \o_count_5_reg_309[0]_i_2_n_5\,
      S(2) => \o_count_5_reg_309[0]_i_3_n_5\,
      S(1) => \o_count_5_reg_309[0]_i_4_n_5\,
      S(0) => \o_count_5_reg_309[0]_i_5_n_5\
    );
\o_count_5_reg_309_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \o_count_5_reg_309_reg[8]_i_1_n_10\,
      Q => o_count_5_reg_309_reg(10),
      R => '0'
    );
\o_count_5_reg_309_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \o_count_5_reg_309_reg[8]_i_1_n_9\,
      Q => o_count_5_reg_309_reg(11),
      R => '0'
    );
\o_count_5_reg_309_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \o_count_5_reg_309_reg[12]_i_1_n_12\,
      Q => o_count_5_reg_309_reg(12),
      R => '0'
    );
\o_count_5_reg_309_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_5_reg_309_reg[8]_i_1_n_5\,
      CO(3 downto 1) => \NLW_o_count_5_reg_309_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_count_5_reg_309_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_o_count_5_reg_309_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \o_count_5_reg_309_reg[12]_i_1_n_11\,
      O(0) => \o_count_5_reg_309_reg[12]_i_1_n_12\,
      S(3 downto 2) => B"00",
      S(1) => \o_count_5_reg_309[12]_i_2_n_5\,
      S(0) => \o_count_5_reg_309[12]_i_3_n_5\
    );
\o_count_5_reg_309_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \o_count_5_reg_309_reg[12]_i_1_n_11\,
      Q => o_count_5_reg_309_reg(13),
      R => '0'
    );
\o_count_5_reg_309_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \o_count_5_reg_309_reg[0]_i_1_n_11\,
      Q => o_count_5_reg_309_reg(1),
      R => '0'
    );
\o_count_5_reg_309_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \o_count_5_reg_309_reg[0]_i_1_n_10\,
      Q => o_count_5_reg_309_reg(2),
      R => '0'
    );
\o_count_5_reg_309_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \o_count_5_reg_309_reg[0]_i_1_n_9\,
      Q => o_count_5_reg_309_reg(3),
      R => '0'
    );
\o_count_5_reg_309_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \o_count_5_reg_309_reg[4]_i_1_n_12\,
      Q => o_count_5_reg_309_reg(4),
      R => '0'
    );
\o_count_5_reg_309_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_5_reg_309_reg[0]_i_1_n_5\,
      CO(3) => \o_count_5_reg_309_reg[4]_i_1_n_5\,
      CO(2) => \o_count_5_reg_309_reg[4]_i_1_n_6\,
      CO(1) => \o_count_5_reg_309_reg[4]_i_1_n_7\,
      CO(0) => \o_count_5_reg_309_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_count_5_reg_309_reg[4]_i_1_n_9\,
      O(2) => \o_count_5_reg_309_reg[4]_i_1_n_10\,
      O(1) => \o_count_5_reg_309_reg[4]_i_1_n_11\,
      O(0) => \o_count_5_reg_309_reg[4]_i_1_n_12\,
      S(3) => \o_count_5_reg_309[4]_i_2_n_5\,
      S(2) => \o_count_5_reg_309[4]_i_3_n_5\,
      S(1) => \o_count_5_reg_309[4]_i_4_n_5\,
      S(0) => \o_count_5_reg_309[4]_i_5_n_5\
    );
\o_count_5_reg_309_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \o_count_5_reg_309_reg[4]_i_1_n_11\,
      Q => o_count_5_reg_309_reg(5),
      R => '0'
    );
\o_count_5_reg_309_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \o_count_5_reg_309_reg[4]_i_1_n_10\,
      Q => o_count_5_reg_309_reg(6),
      R => '0'
    );
\o_count_5_reg_309_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \o_count_5_reg_309_reg[4]_i_1_n_9\,
      Q => o_count_5_reg_309_reg(7),
      R => '0'
    );
\o_count_5_reg_309_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \o_count_5_reg_309_reg[8]_i_1_n_12\,
      Q => o_count_5_reg_309_reg(8),
      R => '0'
    );
\o_count_5_reg_309_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_5_reg_309_reg[4]_i_1_n_5\,
      CO(3) => \o_count_5_reg_309_reg[8]_i_1_n_5\,
      CO(2) => \o_count_5_reg_309_reg[8]_i_1_n_6\,
      CO(1) => \o_count_5_reg_309_reg[8]_i_1_n_7\,
      CO(0) => \o_count_5_reg_309_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_count_5_reg_309_reg[8]_i_1_n_9\,
      O(2) => \o_count_5_reg_309_reg[8]_i_1_n_10\,
      O(1) => \o_count_5_reg_309_reg[8]_i_1_n_11\,
      O(0) => \o_count_5_reg_309_reg[8]_i_1_n_12\,
      S(3) => \o_count_5_reg_309[8]_i_2_n_5\,
      S(2) => \o_count_5_reg_309[8]_i_3_n_5\,
      S(1) => \o_count_5_reg_309[8]_i_4_n_5\,
      S(0) => \o_count_5_reg_309[8]_i_5_n_5\
    );
\o_count_5_reg_309_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \o_count_5_reg_309_reg[8]_i_1_n_11\,
      Q => o_count_5_reg_309_reg(9),
      R => '0'
    );
\o_count_reg_234[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln11_reg_716(3),
      I1 => ap_NS_fsm13_out,
      O => \o_count_reg_234[0]_i_2_n_5\
    );
\o_count_reg_234[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln11_reg_716(2),
      I1 => ap_NS_fsm13_out,
      O => \o_count_reg_234[0]_i_3_n_5\
    );
\o_count_reg_234[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln11_reg_716(2),
      I1 => ap_NS_fsm13_out,
      O => \o_count_reg_234[0]_i_4_n_5\
    );
\o_count_reg_234[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln11_reg_716(0),
      I1 => ap_NS_fsm13_out,
      O => \o_count_reg_234[0]_i_5_n_5\
    );
\o_count_reg_234[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => zext_ln11_reg_716(3),
      I1 => o_count_reg_234_reg(3),
      I2 => ap_NS_fsm13_out,
      I3 => \phi_ln11_reg_158_reg_n_5_[3]\,
      O => \o_count_reg_234[0]_i_6_n_5\
    );
\o_count_reg_234[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => zext_ln11_reg_716(2),
      I1 => o_count_reg_234_reg(2),
      I2 => ap_NS_fsm13_out,
      I3 => \phi_ln11_reg_158_reg_n_5_[2]\,
      O => \o_count_reg_234[0]_i_7_n_5\
    );
\o_count_reg_234[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => zext_ln11_reg_716(2),
      I1 => o_count_reg_234_reg(1),
      I2 => ap_NS_fsm13_out,
      I3 => \phi_ln11_reg_158_reg_n_5_[1]\,
      O => \o_count_reg_234[0]_i_8_n_5\
    );
\o_count_reg_234[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => zext_ln11_reg_716(0),
      I1 => o_count_reg_234_reg(0),
      I2 => ap_NS_fsm13_out,
      I3 => \phi_ln11_reg_158_reg_n_5_[0]\,
      O => \o_count_reg_234[0]_i_9_n_5\
    );
\o_count_reg_234[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \phi_ln11_reg_158_reg_n_5_[13]\,
      I1 => ap_NS_fsm13_out,
      I2 => o_count_reg_234_reg(13),
      O => \o_count_reg_234[12]_i_2_n_5\
    );
\o_count_reg_234[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \phi_ln11_reg_158_reg_n_5_[12]\,
      I1 => ap_NS_fsm13_out,
      I2 => o_count_reg_234_reg(12),
      O => \o_count_reg_234[12]_i_3_n_5\
    );
\o_count_reg_234[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln11_reg_716(4),
      I1 => ap_NS_fsm13_out,
      O => \o_count_reg_234[4]_i_2_n_5\
    );
\o_count_reg_234[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \phi_ln11_reg_158_reg_n_5_[7]\,
      I1 => ap_NS_fsm13_out,
      I2 => o_count_reg_234_reg(7),
      O => \o_count_reg_234[4]_i_3_n_5\
    );
\o_count_reg_234[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \phi_ln11_reg_158_reg_n_5_[6]\,
      I1 => ap_NS_fsm13_out,
      I2 => o_count_reg_234_reg(6),
      O => \o_count_reg_234[4]_i_4_n_5\
    );
\o_count_reg_234[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \phi_ln11_reg_158_reg_n_5_[5]\,
      I1 => ap_NS_fsm13_out,
      I2 => o_count_reg_234_reg(5),
      O => \o_count_reg_234[4]_i_5_n_5\
    );
\o_count_reg_234[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => zext_ln11_reg_716(4),
      I1 => o_count_reg_234_reg(4),
      I2 => ap_NS_fsm13_out,
      I3 => \phi_ln11_reg_158_reg_n_5_[4]\,
      O => \o_count_reg_234[4]_i_6_n_5\
    );
\o_count_reg_234[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \phi_ln11_reg_158_reg_n_5_[11]\,
      I1 => ap_NS_fsm13_out,
      I2 => o_count_reg_234_reg(11),
      O => \o_count_reg_234[8]_i_2_n_5\
    );
\o_count_reg_234[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \phi_ln11_reg_158_reg_n_5_[10]\,
      I1 => ap_NS_fsm13_out,
      I2 => o_count_reg_234_reg(10),
      O => \o_count_reg_234[8]_i_3_n_5\
    );
\o_count_reg_234[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \phi_ln11_reg_158_reg_n_5_[9]\,
      I1 => ap_NS_fsm13_out,
      I2 => o_count_reg_234_reg(9),
      O => \o_count_reg_234[8]_i_4_n_5\
    );
\o_count_reg_234[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \phi_ln11_reg_158_reg_n_5_[8]\,
      I1 => ap_NS_fsm13_out,
      I2 => o_count_reg_234_reg(8),
      O => \o_count_reg_234[8]_i_5_n_5\
    );
\o_count_reg_234_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \o_count_reg_234_reg[0]_i_1_n_12\,
      Q => o_count_reg_234_reg(0),
      R => '0'
    );
\o_count_reg_234_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_count_reg_234_reg[0]_i_1_n_5\,
      CO(2) => \o_count_reg_234_reg[0]_i_1_n_6\,
      CO(1) => \o_count_reg_234_reg[0]_i_1_n_7\,
      CO(0) => \o_count_reg_234_reg[0]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \o_count_reg_234[0]_i_2_n_5\,
      DI(2) => \o_count_reg_234[0]_i_3_n_5\,
      DI(1) => \o_count_reg_234[0]_i_4_n_5\,
      DI(0) => \o_count_reg_234[0]_i_5_n_5\,
      O(3) => \o_count_reg_234_reg[0]_i_1_n_9\,
      O(2) => \o_count_reg_234_reg[0]_i_1_n_10\,
      O(1) => \o_count_reg_234_reg[0]_i_1_n_11\,
      O(0) => \o_count_reg_234_reg[0]_i_1_n_12\,
      S(3) => \o_count_reg_234[0]_i_6_n_5\,
      S(2) => \o_count_reg_234[0]_i_7_n_5\,
      S(1) => \o_count_reg_234[0]_i_8_n_5\,
      S(0) => \o_count_reg_234[0]_i_9_n_5\
    );
\o_count_reg_234_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \o_count_reg_234_reg[8]_i_1_n_10\,
      Q => o_count_reg_234_reg(10),
      R => '0'
    );
\o_count_reg_234_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \o_count_reg_234_reg[8]_i_1_n_9\,
      Q => o_count_reg_234_reg(11),
      R => '0'
    );
\o_count_reg_234_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \o_count_reg_234_reg[12]_i_1_n_12\,
      Q => o_count_reg_234_reg(12),
      R => '0'
    );
\o_count_reg_234_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_reg_234_reg[8]_i_1_n_5\,
      CO(3 downto 1) => \NLW_o_count_reg_234_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_count_reg_234_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_o_count_reg_234_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \o_count_reg_234_reg[12]_i_1_n_11\,
      O(0) => \o_count_reg_234_reg[12]_i_1_n_12\,
      S(3 downto 2) => B"00",
      S(1) => \o_count_reg_234[12]_i_2_n_5\,
      S(0) => \o_count_reg_234[12]_i_3_n_5\
    );
\o_count_reg_234_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \o_count_reg_234_reg[12]_i_1_n_11\,
      Q => o_count_reg_234_reg(13),
      R => '0'
    );
\o_count_reg_234_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \o_count_reg_234_reg[0]_i_1_n_11\,
      Q => o_count_reg_234_reg(1),
      R => '0'
    );
\o_count_reg_234_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \o_count_reg_234_reg[0]_i_1_n_10\,
      Q => o_count_reg_234_reg(2),
      R => '0'
    );
\o_count_reg_234_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \o_count_reg_234_reg[0]_i_1_n_9\,
      Q => o_count_reg_234_reg(3),
      R => '0'
    );
\o_count_reg_234_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \o_count_reg_234_reg[4]_i_1_n_12\,
      Q => o_count_reg_234_reg(4),
      R => '0'
    );
\o_count_reg_234_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_reg_234_reg[0]_i_1_n_5\,
      CO(3) => \o_count_reg_234_reg[4]_i_1_n_5\,
      CO(2) => \o_count_reg_234_reg[4]_i_1_n_6\,
      CO(1) => \o_count_reg_234_reg[4]_i_1_n_7\,
      CO(0) => \o_count_reg_234_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \o_count_reg_234[4]_i_2_n_5\,
      O(3) => \o_count_reg_234_reg[4]_i_1_n_9\,
      O(2) => \o_count_reg_234_reg[4]_i_1_n_10\,
      O(1) => \o_count_reg_234_reg[4]_i_1_n_11\,
      O(0) => \o_count_reg_234_reg[4]_i_1_n_12\,
      S(3) => \o_count_reg_234[4]_i_3_n_5\,
      S(2) => \o_count_reg_234[4]_i_4_n_5\,
      S(1) => \o_count_reg_234[4]_i_5_n_5\,
      S(0) => \o_count_reg_234[4]_i_6_n_5\
    );
\o_count_reg_234_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \o_count_reg_234_reg[4]_i_1_n_11\,
      Q => o_count_reg_234_reg(5),
      R => '0'
    );
\o_count_reg_234_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \o_count_reg_234_reg[4]_i_1_n_10\,
      Q => o_count_reg_234_reg(6),
      R => '0'
    );
\o_count_reg_234_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \o_count_reg_234_reg[4]_i_1_n_9\,
      Q => o_count_reg_234_reg(7),
      R => '0'
    );
\o_count_reg_234_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \o_count_reg_234_reg[8]_i_1_n_12\,
      Q => o_count_reg_234_reg(8),
      R => '0'
    );
\o_count_reg_234_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_reg_234_reg[4]_i_1_n_5\,
      CO(3) => \o_count_reg_234_reg[8]_i_1_n_5\,
      CO(2) => \o_count_reg_234_reg[8]_i_1_n_6\,
      CO(1) => \o_count_reg_234_reg[8]_i_1_n_7\,
      CO(0) => \o_count_reg_234_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_count_reg_234_reg[8]_i_1_n_9\,
      O(2) => \o_count_reg_234_reg[8]_i_1_n_10\,
      O(1) => \o_count_reg_234_reg[8]_i_1_n_11\,
      O(0) => \o_count_reg_234_reg[8]_i_1_n_12\,
      S(3) => \o_count_reg_234[8]_i_2_n_5\,
      S(2) => \o_count_reg_234[8]_i_3_n_5\,
      S(1) => \o_count_reg_234[8]_i_4_n_5\,
      S(0) => \o_count_reg_234[8]_i_5_n_5\
    );
\o_count_reg_234_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \o_count_reg_234_reg[8]_i_1_n_11\,
      Q => o_count_reg_234_reg(9),
      R => '0'
    );
\p_cast4_reg_753[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_39_reg_711(0),
      I1 => empty_39_reg_711(1),
      O => empty_38_fu_401_p2(1)
    );
\p_cast4_reg_753[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => empty_39_reg_711(1),
      I1 => empty_39_reg_711(0),
      O => empty_38_fu_401_p2(2)
    );
\p_cast4_reg_753[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => empty_39_reg_711(0),
      I1 => empty_39_reg_711(1),
      I2 => empty_39_reg_711(3),
      O => empty_38_fu_401_p2(3)
    );
\p_cast4_reg_753[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => empty_39_reg_711(3),
      I1 => empty_39_reg_711(1),
      I2 => empty_39_reg_711(0),
      I3 => empty_39_reg_711(4),
      O => empty_38_fu_401_p2(4)
    );
\p_cast4_reg_753_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => empty_38_fu_401_p2(1),
      Q => p_cast4_reg_753(1),
      R => '0'
    );
\p_cast4_reg_753_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => empty_38_fu_401_p2(2),
      Q => p_cast4_reg_753(2),
      R => '0'
    );
\p_cast4_reg_753_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => empty_38_fu_401_p2(3),
      Q => p_cast4_reg_753(3),
      R => '0'
    );
\p_cast4_reg_753_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => empty_38_fu_401_p2(4),
      Q => p_cast4_reg_753(4),
      R => '0'
    );
\p_cast8_reg_743[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_39_reg_711(0),
      O => \p_cast8_reg_743[0]_i_1_n_5\
    );
\p_cast8_reg_743[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => empty_39_reg_711(1),
      I1 => empty_39_reg_711(0),
      O => \p_cast8_reg_743[1]_i_1_n_5\
    );
\p_cast8_reg_743[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_39_reg_711(1),
      I1 => empty_39_reg_711(0),
      O => \p_cast8_reg_743[2]_i_1_n_5\
    );
\p_cast8_reg_743[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => empty_39_reg_711(1),
      I1 => empty_39_reg_711(0),
      I2 => empty_39_reg_711(3),
      O => \p_cast8_reg_743[3]_i_1_n_5\
    );
\p_cast8_reg_743[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57A8"
    )
        port map (
      I0 => empty_39_reg_711(3),
      I1 => empty_39_reg_711(0),
      I2 => empty_39_reg_711(1),
      I3 => empty_39_reg_711(4),
      O => \p_cast8_reg_743[4]_i_1_n_5\
    );
\p_cast8_reg_743_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \p_cast8_reg_743[0]_i_1_n_5\,
      Q => \p_cast8_reg_743_reg_n_5_[0]\,
      R => '0'
    );
\p_cast8_reg_743_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \p_cast8_reg_743[1]_i_1_n_5\,
      Q => \p_cast8_reg_743_reg_n_5_[1]\,
      R => '0'
    );
\p_cast8_reg_743_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \p_cast8_reg_743[2]_i_1_n_5\,
      Q => \p_cast8_reg_743_reg_n_5_[2]\,
      R => '0'
    );
\p_cast8_reg_743_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \p_cast8_reg_743[3]_i_1_n_5\,
      Q => \p_cast8_reg_743_reg_n_5_[3]\,
      R => '0'
    );
\p_cast8_reg_743_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \p_cast8_reg_743[4]_i_1_n_5\,
      Q => \p_cast8_reg_743_reg_n_5_[4]\,
      R => '0'
    );
\phi_ln11_1_reg_223[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln11_reg_716(3),
      I1 => ap_NS_fsm13_out,
      O => \phi_ln11_1_reg_223[0]_i_2_n_5\
    );
\phi_ln11_1_reg_223[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln11_reg_716(2),
      I1 => ap_NS_fsm13_out,
      O => \phi_ln11_1_reg_223[0]_i_3_n_5\
    );
\phi_ln11_1_reg_223[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln11_reg_716(2),
      I1 => ap_NS_fsm13_out,
      O => \phi_ln11_1_reg_223[0]_i_4_n_5\
    );
\phi_ln11_1_reg_223[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln11_reg_716(0),
      I1 => ap_NS_fsm13_out,
      O => \phi_ln11_1_reg_223[0]_i_5_n_5\
    );
\phi_ln11_1_reg_223[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => zext_ln11_reg_716(3),
      I1 => phi_ln11_1_reg_223_reg(3),
      I2 => ap_NS_fsm13_out,
      I3 => indvars_iv1_reg_148(3),
      O => \phi_ln11_1_reg_223[0]_i_6_n_5\
    );
\phi_ln11_1_reg_223[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => zext_ln11_reg_716(2),
      I1 => phi_ln11_1_reg_223_reg(2),
      I2 => ap_NS_fsm13_out,
      I3 => indvars_iv1_reg_148(2),
      O => \phi_ln11_1_reg_223[0]_i_7_n_5\
    );
\phi_ln11_1_reg_223[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => zext_ln11_reg_716(2),
      I1 => phi_ln11_1_reg_223_reg(1),
      I2 => ap_NS_fsm13_out,
      I3 => indvars_iv1_reg_148(1),
      O => \phi_ln11_1_reg_223[0]_i_8_n_5\
    );
\phi_ln11_1_reg_223[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => zext_ln11_reg_716(0),
      I1 => phi_ln11_1_reg_223_reg(0),
      I2 => ap_NS_fsm13_out,
      I3 => indvars_iv1_reg_148(0),
      O => \phi_ln11_1_reg_223[0]_i_9_n_5\
    );
\phi_ln11_1_reg_223[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv1_reg_148(13),
      I1 => ap_NS_fsm13_out,
      I2 => phi_ln11_1_reg_223_reg(13),
      O => \phi_ln11_1_reg_223[12]_i_2_n_5\
    );
\phi_ln11_1_reg_223[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv1_reg_148(12),
      I1 => ap_NS_fsm13_out,
      I2 => phi_ln11_1_reg_223_reg(12),
      O => \phi_ln11_1_reg_223[12]_i_3_n_5\
    );
\phi_ln11_1_reg_223[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln11_reg_716(4),
      I1 => ap_NS_fsm13_out,
      O => \phi_ln11_1_reg_223[4]_i_2_n_5\
    );
\phi_ln11_1_reg_223[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv1_reg_148(7),
      I1 => ap_NS_fsm13_out,
      I2 => phi_ln11_1_reg_223_reg(7),
      O => \phi_ln11_1_reg_223[4]_i_3_n_5\
    );
\phi_ln11_1_reg_223[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv1_reg_148(6),
      I1 => ap_NS_fsm13_out,
      I2 => phi_ln11_1_reg_223_reg(6),
      O => \phi_ln11_1_reg_223[4]_i_4_n_5\
    );
\phi_ln11_1_reg_223[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv1_reg_148(5),
      I1 => ap_NS_fsm13_out,
      I2 => phi_ln11_1_reg_223_reg(5),
      O => \phi_ln11_1_reg_223[4]_i_5_n_5\
    );
\phi_ln11_1_reg_223[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => zext_ln11_reg_716(4),
      I1 => phi_ln11_1_reg_223_reg(4),
      I2 => ap_NS_fsm13_out,
      I3 => indvars_iv1_reg_148(4),
      O => \phi_ln11_1_reg_223[4]_i_6_n_5\
    );
\phi_ln11_1_reg_223[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv1_reg_148(11),
      I1 => ap_NS_fsm13_out,
      I2 => phi_ln11_1_reg_223_reg(11),
      O => \phi_ln11_1_reg_223[8]_i_2_n_5\
    );
\phi_ln11_1_reg_223[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv1_reg_148(10),
      I1 => ap_NS_fsm13_out,
      I2 => phi_ln11_1_reg_223_reg(10),
      O => \phi_ln11_1_reg_223[8]_i_3_n_5\
    );
\phi_ln11_1_reg_223[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv1_reg_148(9),
      I1 => ap_NS_fsm13_out,
      I2 => phi_ln11_1_reg_223_reg(9),
      O => \phi_ln11_1_reg_223[8]_i_4_n_5\
    );
\phi_ln11_1_reg_223[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv1_reg_148(8),
      I1 => ap_NS_fsm13_out,
      I2 => phi_ln11_1_reg_223_reg(8),
      O => \phi_ln11_1_reg_223[8]_i_5_n_5\
    );
\phi_ln11_1_reg_223_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \phi_ln11_1_reg_223_reg[0]_i_1_n_12\,
      Q => phi_ln11_1_reg_223_reg(0),
      R => '0'
    );
\phi_ln11_1_reg_223_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \phi_ln11_1_reg_223_reg[0]_i_1_n_5\,
      CO(2) => \phi_ln11_1_reg_223_reg[0]_i_1_n_6\,
      CO(1) => \phi_ln11_1_reg_223_reg[0]_i_1_n_7\,
      CO(0) => \phi_ln11_1_reg_223_reg[0]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \phi_ln11_1_reg_223[0]_i_2_n_5\,
      DI(2) => \phi_ln11_1_reg_223[0]_i_3_n_5\,
      DI(1) => \phi_ln11_1_reg_223[0]_i_4_n_5\,
      DI(0) => \phi_ln11_1_reg_223[0]_i_5_n_5\,
      O(3) => \phi_ln11_1_reg_223_reg[0]_i_1_n_9\,
      O(2) => \phi_ln11_1_reg_223_reg[0]_i_1_n_10\,
      O(1) => \phi_ln11_1_reg_223_reg[0]_i_1_n_11\,
      O(0) => \phi_ln11_1_reg_223_reg[0]_i_1_n_12\,
      S(3) => \phi_ln11_1_reg_223[0]_i_6_n_5\,
      S(2) => \phi_ln11_1_reg_223[0]_i_7_n_5\,
      S(1) => \phi_ln11_1_reg_223[0]_i_8_n_5\,
      S(0) => \phi_ln11_1_reg_223[0]_i_9_n_5\
    );
\phi_ln11_1_reg_223_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \phi_ln11_1_reg_223_reg[8]_i_1_n_10\,
      Q => phi_ln11_1_reg_223_reg(10),
      R => '0'
    );
\phi_ln11_1_reg_223_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \phi_ln11_1_reg_223_reg[8]_i_1_n_9\,
      Q => phi_ln11_1_reg_223_reg(11),
      R => '0'
    );
\phi_ln11_1_reg_223_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \phi_ln11_1_reg_223_reg[12]_i_1_n_12\,
      Q => phi_ln11_1_reg_223_reg(12),
      R => '0'
    );
\phi_ln11_1_reg_223_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \phi_ln11_1_reg_223_reg[8]_i_1_n_5\,
      CO(3 downto 1) => \NLW_phi_ln11_1_reg_223_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \phi_ln11_1_reg_223_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_phi_ln11_1_reg_223_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \phi_ln11_1_reg_223_reg[12]_i_1_n_11\,
      O(0) => \phi_ln11_1_reg_223_reg[12]_i_1_n_12\,
      S(3 downto 2) => B"00",
      S(1) => \phi_ln11_1_reg_223[12]_i_2_n_5\,
      S(0) => \phi_ln11_1_reg_223[12]_i_3_n_5\
    );
\phi_ln11_1_reg_223_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \phi_ln11_1_reg_223_reg[12]_i_1_n_11\,
      Q => phi_ln11_1_reg_223_reg(13),
      R => '0'
    );
\phi_ln11_1_reg_223_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \phi_ln11_1_reg_223_reg[0]_i_1_n_11\,
      Q => phi_ln11_1_reg_223_reg(1),
      R => '0'
    );
\phi_ln11_1_reg_223_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \phi_ln11_1_reg_223_reg[0]_i_1_n_10\,
      Q => phi_ln11_1_reg_223_reg(2),
      R => '0'
    );
\phi_ln11_1_reg_223_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \phi_ln11_1_reg_223_reg[0]_i_1_n_9\,
      Q => phi_ln11_1_reg_223_reg(3),
      R => '0'
    );
\phi_ln11_1_reg_223_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \phi_ln11_1_reg_223_reg[4]_i_1_n_12\,
      Q => phi_ln11_1_reg_223_reg(4),
      R => '0'
    );
\phi_ln11_1_reg_223_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \phi_ln11_1_reg_223_reg[0]_i_1_n_5\,
      CO(3) => \phi_ln11_1_reg_223_reg[4]_i_1_n_5\,
      CO(2) => \phi_ln11_1_reg_223_reg[4]_i_1_n_6\,
      CO(1) => \phi_ln11_1_reg_223_reg[4]_i_1_n_7\,
      CO(0) => \phi_ln11_1_reg_223_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \phi_ln11_1_reg_223[4]_i_2_n_5\,
      O(3) => \phi_ln11_1_reg_223_reg[4]_i_1_n_9\,
      O(2) => \phi_ln11_1_reg_223_reg[4]_i_1_n_10\,
      O(1) => \phi_ln11_1_reg_223_reg[4]_i_1_n_11\,
      O(0) => \phi_ln11_1_reg_223_reg[4]_i_1_n_12\,
      S(3) => \phi_ln11_1_reg_223[4]_i_3_n_5\,
      S(2) => \phi_ln11_1_reg_223[4]_i_4_n_5\,
      S(1) => \phi_ln11_1_reg_223[4]_i_5_n_5\,
      S(0) => \phi_ln11_1_reg_223[4]_i_6_n_5\
    );
\phi_ln11_1_reg_223_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \phi_ln11_1_reg_223_reg[4]_i_1_n_11\,
      Q => phi_ln11_1_reg_223_reg(5),
      R => '0'
    );
\phi_ln11_1_reg_223_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \phi_ln11_1_reg_223_reg[4]_i_1_n_10\,
      Q => phi_ln11_1_reg_223_reg(6),
      R => '0'
    );
\phi_ln11_1_reg_223_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \phi_ln11_1_reg_223_reg[4]_i_1_n_9\,
      Q => phi_ln11_1_reg_223_reg(7),
      R => '0'
    );
\phi_ln11_1_reg_223_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \phi_ln11_1_reg_223_reg[8]_i_1_n_12\,
      Q => phi_ln11_1_reg_223_reg(8),
      R => '0'
    );
\phi_ln11_1_reg_223_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \phi_ln11_1_reg_223_reg[4]_i_1_n_5\,
      CO(3) => \phi_ln11_1_reg_223_reg[8]_i_1_n_5\,
      CO(2) => \phi_ln11_1_reg_223_reg[8]_i_1_n_6\,
      CO(1) => \phi_ln11_1_reg_223_reg[8]_i_1_n_7\,
      CO(0) => \phi_ln11_1_reg_223_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \phi_ln11_1_reg_223_reg[8]_i_1_n_9\,
      O(2) => \phi_ln11_1_reg_223_reg[8]_i_1_n_10\,
      O(1) => \phi_ln11_1_reg_223_reg[8]_i_1_n_11\,
      O(0) => \phi_ln11_1_reg_223_reg[8]_i_1_n_12\,
      S(3) => \phi_ln11_1_reg_223[8]_i_2_n_5\,
      S(2) => \phi_ln11_1_reg_223[8]_i_3_n_5\,
      S(1) => \phi_ln11_1_reg_223[8]_i_4_n_5\,
      S(0) => \phi_ln11_1_reg_223[8]_i_5_n_5\
    );
\phi_ln11_1_reg_223_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln11_1_reg_223,
      D => \phi_ln11_1_reg_223_reg[8]_i_1_n_11\,
      Q => phi_ln11_1_reg_223_reg(9),
      R => '0'
    );
\phi_ln11_reg_158[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E22E"
    )
        port map (
      I0 => add_ln11_7_fu_651_p2(0),
      I1 => ap_CS_fsm_state2,
      I2 => empty_39_reg_711(0),
      I3 => Q(6),
      O => p_1_in(0)
    );
\phi_ln11_reg_158[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln11_6_reg_758(9),
      I1 => \phi_ln11_reg_158_reg_n_5_[9]\,
      O => \phi_ln11_reg_158[11]_i_2_n_5\
    );
\phi_ln11_reg_158[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln11_6_reg_758(8),
      I1 => \phi_ln11_reg_158_reg_n_5_[8]\,
      O => \phi_ln11_reg_158[11]_i_3_n_5\
    );
\phi_ln11_reg_158[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200000000"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => o_count_5_reg_309_reg(4),
      I2 => indvars_iv_reg_138_reg(4),
      I3 => o_count_5_reg_309_reg(0),
      I4 => indvars_iv_reg_138_reg(0),
      I5 => \phi_ln11_reg_158[13]_i_3_n_5\,
      O => ap_NS_fsm1
    );
\phi_ln11_reg_158[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvars_iv_reg_138_reg(3),
      I1 => o_count_5_reg_309_reg(3),
      I2 => indvars_iv_reg_138_reg(1),
      I3 => o_count_5_reg_309_reg(1),
      I4 => o_count_5_reg_309_reg(2),
      I5 => indvars_iv_reg_138_reg(2),
      O => \phi_ln11_reg_158[13]_i_3_n_5\
    );
\phi_ln11_reg_158[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3CF0C3AAAAAAAA"
    )
        port map (
      I0 => add_ln11_7_fu_651_p2(1),
      I1 => Q(6),
      I2 => grp_padding2d_fix16_fu_431_input_height(1),
      I3 => empty_39_reg_711(0),
      I4 => empty_39_reg_711(1),
      I5 => ap_CS_fsm_state2,
      O => p_1_in(1)
    );
\phi_ln11_reg_158[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33FF3FFCAAAAAAAA"
    )
        port map (
      I0 => add_ln11_7_fu_651_p2(2),
      I1 => grp_padding2d_fix16_fu_431_input_height(1),
      I2 => Q(6),
      I3 => empty_39_reg_711(1),
      I4 => empty_39_reg_711(0),
      I5 => ap_CS_fsm_state2,
      O => p_1_in(2)
    );
\phi_ln11_reg_158[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3CAAC3AA"
    )
        port map (
      I0 => add_ln11_7_fu_651_p2(3),
      I1 => Q(6),
      I2 => \p_cast8_reg_743[3]_i_1_n_5\,
      I3 => ap_CS_fsm_state2,
      I4 => \phi_ln11_reg_158[3]_i_2_n_5\,
      O => p_1_in(3)
    );
\phi_ln11_reg_158[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE00CCFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(9),
      I3 => empty_39_reg_711(1),
      I4 => empty_39_reg_711(0),
      O => \phi_ln11_reg_158[3]_i_2_n_5\
    );
\phi_ln11_reg_158[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2EE2E22E"
    )
        port map (
      I0 => add_ln11_7_fu_651_p2(4),
      I1 => ap_CS_fsm_state2,
      I2 => \p_cast8_reg_743[4]_i_1_n_5\,
      I3 => grp_padding2d_fix16_fu_431_input_height(1),
      I4 => \phi_ln11_reg_158[5]_i_2_n_5\,
      O => p_1_in(4)
    );
\phi_ln11_reg_158[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA0AFACA"
    )
        port map (
      I0 => add_ln11_7_fu_651_p2(5),
      I1 => \p_cast8_reg_743[4]_i_1_n_5\,
      I2 => ap_CS_fsm_state2,
      I3 => \phi_ln11_reg_158[5]_i_2_n_5\,
      I4 => grp_padding2d_fix16_fu_431_input_height(1),
      O => p_1_in(5)
    );
\phi_ln11_reg_158[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"320000FFFF33FF33"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(9),
      I3 => empty_39_reg_711(1),
      I4 => empty_39_reg_711(0),
      I5 => empty_39_reg_711(3),
      O => \phi_ln11_reg_158[5]_i_2_n_5\
    );
\phi_ln11_reg_158[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln11_6_reg_758(0),
      I1 => \phi_ln11_reg_158_reg_n_5_[0]\,
      O => \phi_ln11_reg_158[7]_i_10_n_5\
    );
\phi_ln11_reg_158[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln11_6_reg_758(7),
      I1 => \phi_ln11_reg_158_reg_n_5_[7]\,
      O => \phi_ln11_reg_158[7]_i_3_n_5\
    );
\phi_ln11_reg_158[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln11_6_reg_758(6),
      I1 => \phi_ln11_reg_158_reg_n_5_[6]\,
      O => \phi_ln11_reg_158[7]_i_4_n_5\
    );
\phi_ln11_reg_158[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln11_6_reg_758(5),
      I1 => \phi_ln11_reg_158_reg_n_5_[5]\,
      O => \phi_ln11_reg_158[7]_i_5_n_5\
    );
\phi_ln11_reg_158[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln11_6_reg_758(4),
      I1 => \phi_ln11_reg_158_reg_n_5_[4]\,
      O => \phi_ln11_reg_158[7]_i_6_n_5\
    );
\phi_ln11_reg_158[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln11_6_reg_758(3),
      I1 => \phi_ln11_reg_158_reg_n_5_[3]\,
      O => \phi_ln11_reg_158[7]_i_7_n_5\
    );
\phi_ln11_reg_158[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln11_6_reg_758(2),
      I1 => \phi_ln11_reg_158_reg_n_5_[2]\,
      O => \phi_ln11_reg_158[7]_i_8_n_5\
    );
\phi_ln11_reg_158[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln11_6_reg_758(1),
      I1 => \phi_ln11_reg_158_reg_n_5_[1]\,
      O => \phi_ln11_reg_158[7]_i_9_n_5\
    );
\phi_ln11_reg_158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_1_in(0),
      Q => \phi_ln11_reg_158_reg_n_5_[0]\,
      R => '0'
    );
\phi_ln11_reg_158_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln11_7_fu_651_p2(10),
      Q => \phi_ln11_reg_158_reg_n_5_[10]\,
      R => ap_CS_fsm_state2
    );
\phi_ln11_reg_158_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln11_7_fu_651_p2(11),
      Q => \phi_ln11_reg_158_reg_n_5_[11]\,
      R => ap_CS_fsm_state2
    );
\phi_ln11_reg_158_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \phi_ln11_reg_158_reg[7]_i_1_n_5\,
      CO(3) => \phi_ln11_reg_158_reg[11]_i_1_n_5\,
      CO(2) => \phi_ln11_reg_158_reg[11]_i_1_n_6\,
      CO(1) => \phi_ln11_reg_158_reg[11]_i_1_n_7\,
      CO(0) => \phi_ln11_reg_158_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => zext_ln11_6_reg_758(9 downto 8),
      O(3 downto 0) => add_ln11_7_fu_651_p2(11 downto 8),
      S(3) => \phi_ln11_reg_158_reg_n_5_[11]\,
      S(2) => \phi_ln11_reg_158_reg_n_5_[10]\,
      S(1) => \phi_ln11_reg_158[11]_i_2_n_5\,
      S(0) => \phi_ln11_reg_158[11]_i_3_n_5\
    );
\phi_ln11_reg_158_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln11_7_fu_651_p2(12),
      Q => \phi_ln11_reg_158_reg_n_5_[12]\,
      R => ap_CS_fsm_state2
    );
\phi_ln11_reg_158_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln11_7_fu_651_p2(13),
      Q => \phi_ln11_reg_158_reg_n_5_[13]\,
      R => ap_CS_fsm_state2
    );
\phi_ln11_reg_158_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \phi_ln11_reg_158_reg[11]_i_1_n_5\,
      CO(3 downto 1) => \NLW_phi_ln11_reg_158_reg[13]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \phi_ln11_reg_158_reg[13]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_phi_ln11_reg_158_reg[13]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln11_7_fu_651_p2(13 downto 12),
      S(3 downto 2) => B"00",
      S(1) => \phi_ln11_reg_158_reg_n_5_[13]\,
      S(0) => \phi_ln11_reg_158_reg_n_5_[12]\
    );
\phi_ln11_reg_158_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_1_in(1),
      Q => \phi_ln11_reg_158_reg_n_5_[1]\,
      R => '0'
    );
\phi_ln11_reg_158_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_1_in(2),
      Q => \phi_ln11_reg_158_reg_n_5_[2]\,
      R => '0'
    );
\phi_ln11_reg_158_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_1_in(3),
      Q => \phi_ln11_reg_158_reg_n_5_[3]\,
      R => '0'
    );
\phi_ln11_reg_158_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_1_in(4),
      Q => \phi_ln11_reg_158_reg_n_5_[4]\,
      R => '0'
    );
\phi_ln11_reg_158_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_1_in(5),
      Q => \phi_ln11_reg_158_reg_n_5_[5]\,
      R => '0'
    );
\phi_ln11_reg_158_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln11_7_fu_651_p2(6),
      Q => \phi_ln11_reg_158_reg_n_5_[6]\,
      R => ap_CS_fsm_state2
    );
\phi_ln11_reg_158_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln11_7_fu_651_p2(7),
      Q => \phi_ln11_reg_158_reg_n_5_[7]\,
      R => ap_CS_fsm_state2
    );
\phi_ln11_reg_158_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \phi_ln11_reg_158_reg[7]_i_2_n_5\,
      CO(3) => \phi_ln11_reg_158_reg[7]_i_1_n_5\,
      CO(2) => \phi_ln11_reg_158_reg[7]_i_1_n_6\,
      CO(1) => \phi_ln11_reg_158_reg[7]_i_1_n_7\,
      CO(0) => \phi_ln11_reg_158_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln11_6_reg_758(7 downto 4),
      O(3 downto 0) => add_ln11_7_fu_651_p2(7 downto 4),
      S(3) => \phi_ln11_reg_158[7]_i_3_n_5\,
      S(2) => \phi_ln11_reg_158[7]_i_4_n_5\,
      S(1) => \phi_ln11_reg_158[7]_i_5_n_5\,
      S(0) => \phi_ln11_reg_158[7]_i_6_n_5\
    );
\phi_ln11_reg_158_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \phi_ln11_reg_158_reg[7]_i_2_n_5\,
      CO(2) => \phi_ln11_reg_158_reg[7]_i_2_n_6\,
      CO(1) => \phi_ln11_reg_158_reg[7]_i_2_n_7\,
      CO(0) => \phi_ln11_reg_158_reg[7]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln11_6_reg_758(3 downto 0),
      O(3 downto 0) => add_ln11_7_fu_651_p2(3 downto 0),
      S(3) => \phi_ln11_reg_158[7]_i_7_n_5\,
      S(2) => \phi_ln11_reg_158[7]_i_8_n_5\,
      S(1) => \phi_ln11_reg_158[7]_i_9_n_5\,
      S(0) => \phi_ln11_reg_158[7]_i_10_n_5\
    );
\phi_ln11_reg_158_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln11_7_fu_651_p2(8),
      Q => \phi_ln11_reg_158_reg_n_5_[8]\,
      R => ap_CS_fsm_state2
    );
\phi_ln11_reg_158_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln11_7_fu_651_p2(9),
      Q => \phi_ln11_reg_158_reg_n_5_[9]\,
      R => ap_CS_fsm_state2
    );
ram_reg_0_i_108: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA40"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state8,
      I2 => o_count_4_reg_299_reg(0),
      I3 => o_count_5_reg_309_reg(0),
      I4 => ram_reg_0_i_169_n_5,
      O => grp_padding2d_fix16_fu_431_output_r_address0(0)
    );
ram_reg_0_i_120: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBA"
    )
        port map (
      I0 => o_count_5_reg_3091,
      I1 => icmp_ln31_fu_598_p2,
      I2 => ap_CS_fsm_state8,
      I3 => \^ap_cs_fsm_reg[6]_0\(1),
      I4 => \o_count_1_reg_213[0]_i_3_n_5\,
      O => grp_padding2d_fix16_fu_431_output_r_we0
    );
\ram_reg_0_i_121__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0E0E000"
    )
        port map (
      I0 => ram_reg_0_i_174_n_5,
      I1 => ap_CS_fsm_state4,
      I2 => ram_reg_0_i_62,
      I3 => grp_padding2d_fix16_fu_431_input_height(1),
      I4 => Q(1),
      I5 => Q(12),
      O => \ap_CS_fsm_reg[3]_0\
    );
ram_reg_0_i_127: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02030200"
    )
        port map (
      I0 => o_count_3_reg_278_reg(13),
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_state8,
      I3 => \^ap_cs_fsm_reg[6]_0\(1),
      I4 => o_count_1_reg_213_reg(13),
      O => ram_reg_0_i_127_n_5
    );
ram_reg_0_i_129: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02030200"
    )
        port map (
      I0 => o_count_3_reg_278_reg(12),
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_state8,
      I3 => \^ap_cs_fsm_reg[6]_0\(1),
      I4 => o_count_1_reg_213_reg(12),
      O => ram_reg_0_i_129_n_5
    );
ram_reg_0_i_130: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA40"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state8,
      I2 => o_count_4_reg_299_reg(11),
      I3 => o_count_5_reg_309_reg(11),
      I4 => ram_reg_0_i_188_n_5,
      O => grp_padding2d_fix16_fu_431_output_r_address0(11)
    );
ram_reg_0_i_131: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA40"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state8,
      I2 => o_count_4_reg_299_reg(10),
      I3 => o_count_5_reg_309_reg(10),
      I4 => ram_reg_0_i_189_n_5,
      O => grp_padding2d_fix16_fu_431_output_r_address0(10)
    );
ram_reg_0_i_133: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA40"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state8,
      I2 => o_count_4_reg_299_reg(9),
      I3 => o_count_5_reg_309_reg(9),
      I4 => ram_reg_0_i_190_n_5,
      O => grp_padding2d_fix16_fu_431_output_r_address0(9)
    );
ram_reg_0_i_134: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA40"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state8,
      I2 => o_count_4_reg_299_reg(8),
      I3 => o_count_5_reg_309_reg(8),
      I4 => ram_reg_0_i_191_n_5,
      O => grp_padding2d_fix16_fu_431_output_r_address0(8)
    );
ram_reg_0_i_139: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA40"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state8,
      I2 => o_count_4_reg_299_reg(7),
      I3 => o_count_5_reg_309_reg(7),
      I4 => ram_reg_0_i_203_n_5,
      O => grp_padding2d_fix16_fu_431_output_r_address0(7)
    );
ram_reg_0_i_142: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA40"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state8,
      I2 => o_count_4_reg_299_reg(6),
      I3 => o_count_5_reg_309_reg(6),
      I4 => ram_reg_0_i_209_n_5,
      O => grp_padding2d_fix16_fu_431_output_r_address0(6)
    );
ram_reg_0_i_143: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA40"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state8,
      I2 => o_count_4_reg_299_reg(5),
      I3 => o_count_5_reg_309_reg(5),
      I4 => ram_reg_0_i_210_n_5,
      O => grp_padding2d_fix16_fu_431_output_r_address0(5)
    );
ram_reg_0_i_144: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA40"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state8,
      I2 => o_count_4_reg_299_reg(4),
      I3 => o_count_5_reg_309_reg(4),
      I4 => ram_reg_0_i_211_n_5,
      O => grp_padding2d_fix16_fu_431_output_r_address0(4)
    );
ram_reg_0_i_146: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA40"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state8,
      I2 => o_count_4_reg_299_reg(3),
      I3 => o_count_5_reg_309_reg(3),
      I4 => ram_reg_0_i_216_n_5,
      O => grp_padding2d_fix16_fu_431_output_r_address0(3)
    );
ram_reg_0_i_147: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA40"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state8,
      I2 => o_count_4_reg_299_reg(2),
      I3 => o_count_5_reg_309_reg(2),
      I4 => ram_reg_0_i_217_n_5,
      O => grp_padding2d_fix16_fu_431_output_r_address0(2)
    );
ram_reg_0_i_148: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA40"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state8,
      I2 => o_count_4_reg_299_reg(1),
      I3 => o_count_5_reg_309_reg(1),
      I4 => ram_reg_0_i_218_n_5,
      O => grp_padding2d_fix16_fu_431_output_r_address0(1)
    );
ram_reg_0_i_169: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02030200"
    )
        port map (
      I0 => o_count_3_reg_278_reg(0),
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_state8,
      I3 => \^ap_cs_fsm_reg[6]_0\(1),
      I4 => o_count_1_reg_213_reg(0),
      O => ram_reg_0_i_169_n_5
    );
ram_reg_0_i_174: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state8,
      I2 => \^ap_cs_fsm_reg[6]_0\(1),
      O => ram_reg_0_i_174_n_5
    );
ram_reg_0_i_188: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02030200"
    )
        port map (
      I0 => o_count_3_reg_278_reg(11),
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_state8,
      I3 => \^ap_cs_fsm_reg[6]_0\(1),
      I4 => o_count_1_reg_213_reg(11),
      O => ram_reg_0_i_188_n_5
    );
ram_reg_0_i_189: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02030200"
    )
        port map (
      I0 => o_count_3_reg_278_reg(10),
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_state8,
      I3 => \^ap_cs_fsm_reg[6]_0\(1),
      I4 => o_count_1_reg_213_reg(10),
      O => ram_reg_0_i_189_n_5
    );
ram_reg_0_i_190: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02030200"
    )
        port map (
      I0 => o_count_3_reg_278_reg(9),
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_state8,
      I3 => \^ap_cs_fsm_reg[6]_0\(1),
      I4 => o_count_1_reg_213_reg(9),
      O => ram_reg_0_i_190_n_5
    );
ram_reg_0_i_191: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02030200"
    )
        port map (
      I0 => o_count_3_reg_278_reg(8),
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_state8,
      I3 => \^ap_cs_fsm_reg[6]_0\(1),
      I4 => o_count_1_reg_213_reg(8),
      O => ram_reg_0_i_191_n_5
    );
ram_reg_0_i_203: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02030200"
    )
        port map (
      I0 => o_count_3_reg_278_reg(7),
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_state8,
      I3 => \^ap_cs_fsm_reg[6]_0\(1),
      I4 => o_count_1_reg_213_reg(7),
      O => ram_reg_0_i_203_n_5
    );
ram_reg_0_i_209: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02030200"
    )
        port map (
      I0 => o_count_3_reg_278_reg(6),
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_state8,
      I3 => \^ap_cs_fsm_reg[6]_0\(1),
      I4 => o_count_1_reg_213_reg(6),
      O => ram_reg_0_i_209_n_5
    );
ram_reg_0_i_210: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02030200"
    )
        port map (
      I0 => o_count_3_reg_278_reg(5),
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_state8,
      I3 => \^ap_cs_fsm_reg[6]_0\(1),
      I4 => o_count_1_reg_213_reg(5),
      O => ram_reg_0_i_210_n_5
    );
ram_reg_0_i_211: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02030200"
    )
        port map (
      I0 => o_count_3_reg_278_reg(4),
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_state8,
      I3 => \^ap_cs_fsm_reg[6]_0\(1),
      I4 => o_count_1_reg_213_reg(4),
      O => ram_reg_0_i_211_n_5
    );
ram_reg_0_i_216: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02030200"
    )
        port map (
      I0 => o_count_3_reg_278_reg(3),
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_state8,
      I3 => \^ap_cs_fsm_reg[6]_0\(1),
      I4 => o_count_1_reg_213_reg(3),
      O => ram_reg_0_i_216_n_5
    );
ram_reg_0_i_217: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02030200"
    )
        port map (
      I0 => o_count_3_reg_278_reg(2),
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_state8,
      I3 => \^ap_cs_fsm_reg[6]_0\(1),
      I4 => o_count_1_reg_213_reg(2),
      O => ram_reg_0_i_217_n_5
    );
ram_reg_0_i_218: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02030200"
    )
        port map (
      I0 => o_count_3_reg_278_reg(1),
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_state8,
      I3 => \^ap_cs_fsm_reg[6]_0\(1),
      I4 => o_count_1_reg_213_reg(1),
      O => ram_reg_0_i_218_n_5
    );
ram_reg_0_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFEEFFEEFFEFEF"
    )
        port map (
      I0 => Q(7),
      I1 => Q(10),
      I2 => grp_padding2d_fix16_fu_431_input_r_address0(13),
      I3 => output_r_address0(1),
      I4 => Q(4),
      I5 => Q(13),
      O => \ap_CS_fsm_reg[21]_0\
    );
\ram_reg_0_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFEEFFEEFFEFEF"
    )
        port map (
      I0 => Q(7),
      I1 => Q(10),
      I2 => grp_padding2d_fix16_fu_431_input_r_address0(12),
      I3 => output_r_address0(0),
      I4 => Q(4),
      I5 => Q(13),
      O => \ap_CS_fsm_reg[21]\
    );
ram_reg_0_i_69: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA40"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state8,
      I2 => o_count_4_reg_299_reg(13),
      I3 => o_count_5_reg_309_reg(13),
      I4 => ram_reg_0_i_127_n_5,
      O => grp_padding2d_fix16_fu_431_output_r_address0(13)
    );
ram_reg_0_i_71: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA40"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state8,
      I2 => o_count_4_reg_299_reg(12),
      I3 => o_count_5_reg_309_reg(12),
      I4 => ram_reg_0_i_129_n_5,
      O => grp_padding2d_fix16_fu_431_output_r_address0(12)
    );
\trunc_ln11_1_reg_706[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(9),
      O => \trunc_ln11_1_reg_706[0]_i_2_n_5\
    );
\trunc_ln11_1_reg_706[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(6),
      O => \trunc_ln11_1_reg_706[0]_i_3_n_5\
    );
\trunc_ln11_1_reg_706[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(9),
      O => \trunc_ln11_1_reg_706[0]_i_4_n_5\
    );
\trunc_ln11_1_reg_706[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(6),
      O => \trunc_ln11_1_reg_706[0]_i_5_n_5\
    );
\trunc_ln11_1_reg_706[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(6),
      O => \trunc_ln11_1_reg_706[0]_i_6_n_5\
    );
\trunc_ln11_1_reg_706_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => trunc_ln11_1_fu_350_p1(0),
      Q => trunc_ln11_1_reg_706(0),
      R => '0'
    );
\trunc_ln11_1_reg_706_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln11_1_reg_706_reg[0]_i_1_n_5\,
      CO(2) => \trunc_ln11_1_reg_706_reg[0]_i_1_n_6\,
      CO(1) => \trunc_ln11_1_reg_706_reg[0]_i_1_n_7\,
      CO(0) => \trunc_ln11_1_reg_706_reg[0]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \trunc_ln11_1_reg_706[0]_i_2_n_5\,
      DI(2) => Q(6),
      DI(1) => \trunc_ln11_1_reg_706[0]_i_3_n_5\,
      DI(0) => '0',
      O(3) => \trunc_ln11_1_reg_706_reg[0]_i_1_n_9\,
      O(2) => \trunc_ln11_1_reg_706_reg[0]_i_1_n_10\,
      O(1 downto 0) => trunc_ln11_1_fu_350_p1(1 downto 0),
      S(3) => \trunc_ln11_1_reg_706[0]_i_4_n_5\,
      S(2) => \trunc_ln11_1_reg_706[0]_i_5_n_5\,
      S(1) => \trunc_ln11_1_reg_706[0]_i_6_n_5\,
      S(0) => Q(6)
    );
\trunc_ln11_1_reg_706_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => trunc_ln11_1_fu_350_p1(1),
      Q => trunc_ln11_1_reg_706(1),
      R => '0'
    );
\trunc_ln11_1_reg_706_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => trunc_ln11_1_fu_350_p1(2),
      Q => trunc_ln11_1_reg_706(2),
      R => '0'
    );
\trunc_ln11_1_reg_706_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => trunc_ln11_1_fu_350_p1(3),
      Q => trunc_ln11_1_reg_706(3),
      R => '0'
    );
\trunc_ln11_1_reg_706_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => trunc_ln11_1_fu_350_p1(4),
      Q => trunc_ln11_1_reg_706(4),
      R => '0'
    );
\zext_ln11_10_reg_790[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(9),
      I1 => Q(6),
      I2 => Q(3),
      O => \zext_ln11_10_reg_790[3]_i_2_n_5\
    );
\zext_ln11_10_reg_790[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln11_1_reg_706(2),
      I1 => trunc_ln11_1_reg_706(3),
      O => \zext_ln11_10_reg_790[3]_i_3_n_5\
    );
\zext_ln11_10_reg_790[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => trunc_ln11_1_reg_706(2),
      I1 => Q(3),
      I2 => Q(6),
      I3 => Q(9),
      O => \zext_ln11_10_reg_790[3]_i_4_n_5\
    );
\zext_ln11_10_reg_790[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => trunc_ln11_1_reg_706(1),
      O => \zext_ln11_10_reg_790[3]_i_5_n_5\
    );
\zext_ln11_10_reg_790[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln11_1_reg_706(4),
      I1 => Q(6),
      O => \zext_ln11_10_reg_790[7]_i_2_n_5\
    );
\zext_ln11_10_reg_790[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0100"
    )
        port map (
      I0 => Q(9),
      I1 => Q(6),
      I2 => Q(3),
      I3 => mul_ln11_1_reg_695(5),
      I4 => mul_ln11_1_reg_695(6),
      O => \zext_ln11_10_reg_790[7]_i_3_n_5\
    );
\zext_ln11_10_reg_790[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC66CC69"
    )
        port map (
      I0 => trunc_ln11_1_reg_706(4),
      I1 => mul_ln11_1_reg_695(5),
      I2 => Q(9),
      I3 => Q(6),
      I4 => Q(3),
      O => \zext_ln11_10_reg_790[7]_i_4_n_5\
    );
\zext_ln11_10_reg_790[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => trunc_ln11_1_reg_706(3),
      I1 => trunc_ln11_1_reg_706(4),
      I2 => Q(6),
      O => \zext_ln11_10_reg_790[7]_i_5_n_5\
    );
\zext_ln11_10_reg_790_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln11_9_fu_488_p2(0),
      Q => zext_ln11_10_reg_790_reg(0),
      R => '0'
    );
\zext_ln11_10_reg_790_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln11_9_fu_488_p2(1),
      Q => zext_ln11_10_reg_790_reg(1),
      R => '0'
    );
\zext_ln11_10_reg_790_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln11_9_fu_488_p2(2),
      Q => zext_ln11_10_reg_790_reg(2),
      R => '0'
    );
\zext_ln11_10_reg_790_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln11_9_fu_488_p2(3),
      Q => zext_ln11_10_reg_790_reg(3),
      R => '0'
    );
\zext_ln11_10_reg_790_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \zext_ln11_10_reg_790_reg[3]_i_1_n_5\,
      CO(2) => \zext_ln11_10_reg_790_reg[3]_i_1_n_6\,
      CO(1) => \zext_ln11_10_reg_790_reg[3]_i_1_n_7\,
      CO(0) => \zext_ln11_10_reg_790_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => trunc_ln11_1_reg_706(2),
      DI(2) => \zext_ln11_10_reg_790[3]_i_2_n_5\,
      DI(1) => Q(6),
      DI(0) => '0',
      O(3 downto 0) => add_ln11_9_fu_488_p2(3 downto 0),
      S(3) => \zext_ln11_10_reg_790[3]_i_3_n_5\,
      S(2) => \zext_ln11_10_reg_790[3]_i_4_n_5\,
      S(1) => \zext_ln11_10_reg_790[3]_i_5_n_5\,
      S(0) => trunc_ln11_1_reg_706(0)
    );
\zext_ln11_10_reg_790_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln11_9_fu_488_p2(4),
      Q => zext_ln11_10_reg_790_reg(4),
      R => '0'
    );
\zext_ln11_10_reg_790_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln11_9_fu_488_p2(5),
      Q => zext_ln11_10_reg_790_reg(5),
      R => '0'
    );
\zext_ln11_10_reg_790_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln11_9_fu_488_p2(6),
      Q => zext_ln11_10_reg_790_reg(6),
      R => '0'
    );
\zext_ln11_10_reg_790_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln11_9_fu_488_p2(7),
      Q => zext_ln11_10_reg_790_reg(7),
      R => '0'
    );
\zext_ln11_10_reg_790_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zext_ln11_10_reg_790_reg[3]_i_1_n_5\,
      CO(3) => \zext_ln11_10_reg_790_reg[7]_i_1_n_5\,
      CO(2) => \zext_ln11_10_reg_790_reg[7]_i_1_n_6\,
      CO(1) => \zext_ln11_10_reg_790_reg[7]_i_1_n_7\,
      CO(0) => \zext_ln11_10_reg_790_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => mul_ln11_1_reg_695(6),
      DI(1) => \zext_ln11_10_reg_790[7]_i_2_n_5\,
      DI(0) => trunc_ln11_1_reg_706(3),
      O(3 downto 0) => add_ln11_9_fu_488_p2(7 downto 4),
      S(3) => mul_ln11_1_reg_695(7),
      S(2) => \zext_ln11_10_reg_790[7]_i_3_n_5\,
      S(1) => \zext_ln11_10_reg_790[7]_i_4_n_5\,
      S(0) => \zext_ln11_10_reg_790[7]_i_5_n_5\
    );
\zext_ln11_10_reg_790_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln11_9_fu_488_p2(8),
      Q => zext_ln11_10_reg_790_reg(8),
      R => '0'
    );
\zext_ln11_10_reg_790_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln11_9_fu_488_p2(9),
      Q => zext_ln11_10_reg_790_reg(9),
      R => '0'
    );
\zext_ln11_10_reg_790_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zext_ln11_10_reg_790_reg[7]_i_1_n_5\,
      CO(3 downto 1) => \NLW_zext_ln11_10_reg_790_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \zext_ln11_10_reg_790_reg[9]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_zext_ln11_10_reg_790_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln11_9_fu_488_p2(9 downto 8),
      S(3 downto 2) => B"00",
      S(1 downto 0) => mul_ln11_1_reg_695(9 downto 8)
    );
\zext_ln11_2_reg_723[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(9),
      I1 => Q(6),
      I2 => Q(3),
      O => grp_padding2d_fix16_fu_431_input_height(1)
    );
\zext_ln11_2_reg_723[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      O => grp_padding2d_fix16_fu_431_input_height(3)
    );
\zext_ln11_2_reg_723[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(9),
      O => grp_padding2d_fix16_fu_431_input_height(4)
    );
\zext_ln11_2_reg_723_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => Q(6),
      Q => zext_ln11_2_reg_723(0),
      R => '0'
    );
\zext_ln11_2_reg_723_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_padding2d_fix16_fu_431_input_height(1),
      Q => zext_ln11_2_reg_723(1),
      R => '0'
    );
\zext_ln11_2_reg_723_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_padding2d_fix16_fu_431_input_height(3),
      Q => zext_ln11_2_reg_723(3),
      R => '0'
    );
\zext_ln11_2_reg_723_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_padding2d_fix16_fu_431_input_height(4),
      Q => zext_ln11_2_reg_723(4),
      R => '0'
    );
\zext_ln11_5_reg_733_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln11_1_reg_695(10),
      Q => \zext_ln11_5_reg_733_reg_n_5_[10]\,
      R => '0'
    );
\zext_ln11_5_reg_733_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln11_1_reg_695(11),
      Q => \zext_ln11_5_reg_733_reg_n_5_[11]\,
      R => '0'
    );
\zext_ln11_5_reg_733_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln11_1_reg_706(1),
      Q => \zext_ln11_5_reg_733_reg_n_5_[1]\,
      R => '0'
    );
\zext_ln11_5_reg_733_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln11_1_reg_706(2),
      Q => \zext_ln11_5_reg_733_reg_n_5_[2]\,
      R => '0'
    );
\zext_ln11_5_reg_733_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln11_1_reg_706(3),
      Q => \zext_ln11_5_reg_733_reg_n_5_[3]\,
      R => '0'
    );
\zext_ln11_5_reg_733_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln11_1_reg_706(4),
      Q => \zext_ln11_5_reg_733_reg_n_5_[4]\,
      R => '0'
    );
\zext_ln11_5_reg_733_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln11_1_reg_695(5),
      Q => \zext_ln11_5_reg_733_reg_n_5_[5]\,
      R => '0'
    );
\zext_ln11_5_reg_733_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln11_1_reg_695(6),
      Q => \zext_ln11_5_reg_733_reg_n_5_[6]\,
      R => '0'
    );
\zext_ln11_5_reg_733_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln11_1_reg_695(7),
      Q => \zext_ln11_5_reg_733_reg_n_5_[7]\,
      R => '0'
    );
\zext_ln11_5_reg_733_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln11_1_reg_695(8),
      Q => \zext_ln11_5_reg_733_reg_n_5_[8]\,
      R => '0'
    );
\zext_ln11_5_reg_733_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln11_1_reg_695(9),
      Q => \zext_ln11_5_reg_733_reg_n_5_[9]\,
      R => '0'
    );
\zext_ln11_6_reg_758[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => empty_39_reg_711(1),
      I1 => empty_39_reg_711(0),
      I2 => trunc_ln11_1_reg_706(2),
      O => \zext_ln11_6_reg_758[3]_i_2_n_5\
    );
\zext_ln11_6_reg_758[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_39_reg_711(0),
      O => \zext_ln11_6_reg_758[3]_i_3_n_5\
    );
\zext_ln11_6_reg_758[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C993"
    )
        port map (
      I0 => trunc_ln11_1_reg_706(2),
      I1 => trunc_ln11_1_reg_706(3),
      I2 => empty_39_reg_711(1),
      I3 => empty_39_reg_711(0),
      O => \zext_ln11_6_reg_758[3]_i_4_n_5\
    );
\zext_ln11_6_reg_758[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln11_1_reg_706(1),
      I1 => empty_39_reg_711(1),
      I2 => empty_39_reg_711(0),
      I3 => trunc_ln11_1_reg_706(2),
      O => \zext_ln11_6_reg_758[3]_i_5_n_5\
    );
\zext_ln11_6_reg_758[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_39_reg_711(0),
      I1 => trunc_ln11_1_reg_706(1),
      O => \zext_ln11_6_reg_758[3]_i_6_n_5\
    );
\zext_ln11_6_reg_758[3]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln11_1_reg_706(0),
      O => \zext_ln11_6_reg_758[3]_i_7_n_5\
    );
\zext_ln11_6_reg_758[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E18"
    )
        port map (
      I0 => empty_39_reg_711(1),
      I1 => empty_39_reg_711(0),
      I2 => empty_39_reg_711(3),
      I3 => trunc_ln11_1_reg_706(3),
      O => \zext_ln11_6_reg_758[7]_i_2_n_5\
    );
\zext_ln11_6_reg_758[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C55333333AACCCCC"
    )
        port map (
      I0 => trunc_ln11_1_reg_706(4),
      I1 => empty_39_reg_711(4),
      I2 => empty_39_reg_711(1),
      I3 => empty_39_reg_711(0),
      I4 => empty_39_reg_711(3),
      I5 => mul_ln11_1_reg_695(5),
      O => \zext_ln11_6_reg_758[7]_i_3_n_5\
    );
\zext_ln11_6_reg_758[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C993366C"
    )
        port map (
      I0 => trunc_ln11_1_reg_706(3),
      I1 => trunc_ln11_1_reg_706(4),
      I2 => empty_39_reg_711(0),
      I3 => empty_39_reg_711(1),
      I4 => empty_39_reg_711(3),
      O => \zext_ln11_6_reg_758[7]_i_4_n_5\
    );
\zext_ln11_6_reg_758_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln11_2_fu_419_p2(0),
      Q => zext_ln11_6_reg_758(0),
      R => '0'
    );
\zext_ln11_6_reg_758_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln11_2_fu_419_p2(1),
      Q => zext_ln11_6_reg_758(1),
      R => '0'
    );
\zext_ln11_6_reg_758_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln11_2_fu_419_p2(2),
      Q => zext_ln11_6_reg_758(2),
      R => '0'
    );
\zext_ln11_6_reg_758_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln11_2_fu_419_p2(3),
      Q => zext_ln11_6_reg_758(3),
      R => '0'
    );
\zext_ln11_6_reg_758_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \zext_ln11_6_reg_758_reg[3]_i_1_n_5\,
      CO(2) => \zext_ln11_6_reg_758_reg[3]_i_1_n_6\,
      CO(1) => \zext_ln11_6_reg_758_reg[3]_i_1_n_7\,
      CO(0) => \zext_ln11_6_reg_758_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \zext_ln11_6_reg_758[3]_i_2_n_5\,
      DI(2) => trunc_ln11_1_reg_706(1),
      DI(1) => \zext_ln11_6_reg_758[3]_i_3_n_5\,
      DI(0) => '0',
      O(3 downto 0) => add_ln11_2_fu_419_p2(3 downto 0),
      S(3) => \zext_ln11_6_reg_758[3]_i_4_n_5\,
      S(2) => \zext_ln11_6_reg_758[3]_i_5_n_5\,
      S(1) => \zext_ln11_6_reg_758[3]_i_6_n_5\,
      S(0) => \zext_ln11_6_reg_758[3]_i_7_n_5\
    );
\zext_ln11_6_reg_758_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln11_2_fu_419_p2(4),
      Q => zext_ln11_6_reg_758(4),
      R => '0'
    );
\zext_ln11_6_reg_758_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln11_2_fu_419_p2(5),
      Q => zext_ln11_6_reg_758(5),
      R => '0'
    );
\zext_ln11_6_reg_758_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln11_2_fu_419_p2(6),
      Q => zext_ln11_6_reg_758(6),
      R => '0'
    );
\zext_ln11_6_reg_758_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln11_2_fu_419_p2(7),
      Q => zext_ln11_6_reg_758(7),
      R => '0'
    );
\zext_ln11_6_reg_758_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zext_ln11_6_reg_758_reg[3]_i_1_n_5\,
      CO(3) => \zext_ln11_6_reg_758_reg[7]_i_1_n_5\,
      CO(2) => \zext_ln11_6_reg_758_reg[7]_i_1_n_6\,
      CO(1) => \zext_ln11_6_reg_758_reg[7]_i_1_n_7\,
      CO(0) => \zext_ln11_6_reg_758_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => mul_ln11_1_reg_695(5),
      DI(0) => \zext_ln11_6_reg_758[7]_i_2_n_5\,
      O(3 downto 0) => add_ln11_2_fu_419_p2(7 downto 4),
      S(3 downto 2) => mul_ln11_1_reg_695(7 downto 6),
      S(1) => \zext_ln11_6_reg_758[7]_i_3_n_5\,
      S(0) => \zext_ln11_6_reg_758[7]_i_4_n_5\
    );
\zext_ln11_6_reg_758_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln11_2_fu_419_p2(8),
      Q => zext_ln11_6_reg_758(8),
      R => '0'
    );
\zext_ln11_6_reg_758_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln11_2_fu_419_p2(9),
      Q => zext_ln11_6_reg_758(9),
      R => '0'
    );
\zext_ln11_6_reg_758_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zext_ln11_6_reg_758_reg[7]_i_1_n_5\,
      CO(3 downto 1) => \NLW_zext_ln11_6_reg_758_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \zext_ln11_6_reg_758_reg[9]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_zext_ln11_6_reg_758_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln11_2_fu_419_p2(9 downto 8),
      S(3 downto 2) => B"00",
      S(1 downto 0) => mul_ln11_1_reg_695(9 downto 8)
    );
\zext_ln11_reg_716_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => empty_39_reg_711(0),
      Q => zext_ln11_reg_716(0),
      R => '0'
    );
\zext_ln11_reg_716_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => empty_39_reg_711(4),
      Q => zext_ln11_reg_716(2),
      R => '0'
    );
\zext_ln11_reg_716_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln11_reg_690(3),
      Q => zext_ln11_reg_716(3),
      R => '0'
    );
\zext_ln11_reg_716_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln11_reg_690(4),
      Q => zext_ln11_reg_716(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom : entity is "pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom";
end design_1_network_0_0_pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom;

architecture STRUCTURE of design_1_network_0_0_pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom is
  signal p_0_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \q0[11]_i_1__2_n_5\ : STD_LOGIC;
  signal \q0[12]_i_1__2_n_5\ : STD_LOGIC;
  signal \q0[13]_i_1_n_5\ : STD_LOGIC;
  signal \q0[1]_i_1__1_n_5\ : STD_LOGIC;
  signal \q0[6]_i_1__2_n_5\ : STD_LOGIC;
  signal \q0[9]_i_1__2_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \q0[11]_i_1__2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \q0[12]_i_1__2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \q0[1]_i_1__1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \q0[2]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \q0[3]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \q0[4]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \q0[7]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \q0[8]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \q0[9]_i_1__2\ : label is "soft_lutpair147";
begin
\q0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      O => p_0_out(0)
    );
\q0[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E7"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      O => \q0[11]_i_1__2_n_5\
    );
\q0[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      O => \q0[12]_i_1__2_n_5\
    );
\q0[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \q0_reg[6]_0\(0),
      O => \q0[13]_i_1_n_5\
    );
\q0[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      O => \q0[1]_i_1__1_n_5\
    );
\q0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      O => p_0_out(2)
    );
\q0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      O => p_0_out(3)
    );
\q0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      O => p_0_out(4)
    );
\q0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      O => p_0_out(5)
    );
\q0[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      O => \q0[6]_i_1__2_n_5\
    );
\q0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      O => p_0_out(7)
    );
\q0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6B"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      O => p_0_out(8)
    );
\q0[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      O => \q0[9]_i_1__2_n_5\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[6]_0\(0),
      D => p_0_out(0),
      Q => D(0),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \q0_reg[6]_0\(0),
      D => \q0[11]_i_1__2_n_5\,
      Q => D(10),
      S => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \q0_reg[6]_0\(0),
      D => \q0[12]_i_1__2_n_5\,
      Q => D(11),
      S => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \q0_reg[6]_0\(0),
      D => Q(2),
      Q => D(12),
      S => \q0[13]_i_1_n_5\
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[6]_0\(0),
      D => \q0[1]_i_1__1_n_5\,
      Q => D(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[6]_0\(0),
      D => p_0_out(2),
      Q => D(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[6]_0\(0),
      D => p_0_out(3),
      Q => D(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[6]_0\(0),
      D => p_0_out(4),
      Q => D(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[6]_0\(0),
      D => p_0_out(5),
      Q => D(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \q0_reg[6]_0\(0),
      D => \q0[6]_i_1__2_n_5\,
      Q => D(6),
      S => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[6]_0\(0),
      D => p_0_out(7),
      Q => D(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[6]_0\(0),
      D => p_0_out(8),
      Q => D(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[6]_0\(0),
      D => \q0[9]_i_1__2_n_5\,
      Q => D(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom is
  port (
    d0 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q0_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom : entity is "pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom";
end design_1_network_0_0_pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom;

architecture STRUCTURE of design_1_network_0_0_pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom is
  signal q0_reg_i_1_n_7 : STD_LOGIC;
  signal q0_reg_i_1_n_8 : STD_LOGIC;
  signal \q0_reg_i_3__1_n_5\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 to 15 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_q0_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d15";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1920;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q0";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 14;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 14;
begin
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7FEB743B7D7C7CBD768D73A455F77D8475BA234F032172E214AC023B06D71EE6",
      INIT_01 => X"0E32762D7DAC692F7C210E2B743B70EB0A7077FF00447A7415CE6BE205667AF6",
      INIT_02 => X"04BB00B1092F7DDD7EC36DCB7B6E75F20931198A79940BB2164D05E102A95E9A",
      INIT_03 => X"0B91786771047DC50A026A707A647770739A7C7B09FA5FCA06727C4305E57BF3",
      INIT_04 => X"74ED091206C87BEE0EC46FBA7CDE733F0A7367F37D85090A01D57D5D065F75E2",
      INIT_05 => X"79320F267A9457427F767F647D35714D0727028218D9029471C9061E08677F9F",
      INIT_06 => X"7212753F0F7C096A02B7122F116107730B4E0FEB7DB27B7675DA02F1090F7F28",
      INIT_07 => X"7E395C130CEE05A60FAB71C106CF679E00BF08B77E4A03EA23FF1A370E0B7DFE",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 8) => sel(6 downto 4),
      ADDRARDADDR(7 downto 4) => q0_reg_0(3 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"0111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15) => NLW_q0_reg_DOADO_UNCONNECTED(15),
      DOADO(14 downto 0) => d0(14 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => Q(0),
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
q0_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_q0_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => q0_reg_i_1_n_7,
      CO(0) => q0_reg_i_1_n_8,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => q0_reg_0(4),
      O(3) => NLW_q0_reg_i_1_O_UNCONNECTED(3),
      O(2 downto 1) => sel(6 downto 5),
      O(0) => NLW_q0_reg_i_1_O_UNCONNECTED(0),
      S(3) => '0',
      S(2 downto 1) => q0_reg_1(2 downto 1),
      S(0) => \q0_reg_i_3__1_n_5\
    );
\q0_reg_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_0(4),
      I1 => q0_reg_1(0),
      O => sel(4)
    );
\q0_reg_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_0(4),
      I1 => q0_reg_1(0),
      O => \q0_reg_i_3__1_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_pointwise_conv2d_fix_1_kernel_buffer_1_ram is
  port (
    q00 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_pointwise_conv2d_fix_1_kernel_buffer_1_ram : entity is "pointwise_conv2d_fix_1_kernel_buffer_1_ram";
end design_1_network_0_0_pointwise_conv2d_fix_1_kernel_buffer_1_ram;

architecture STRUCTURE of design_1_network_0_0_pointwise_conv2d_fix_1_kernel_buffer_1_ram is
  signal addr0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1S";
begin
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => q0(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p(0)
    );
\ram_reg_0_15_0_0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => p(1),
      I2 => p_0(0),
      O => addr0(0)
    );
\ram_reg_0_15_0_0_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => p(1),
      I2 => p_0(1),
      O => addr0(1)
    );
\ram_reg_0_15_0_0_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => p(1),
      I2 => p_0(2),
      O => addr0(2)
    );
\ram_reg_0_15_0_0_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => p(1),
      I2 => p_0(3),
      O => addr0(3)
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => q0(10),
      O => q00(10),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => q0(11),
      O => q00(11),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => q0(12),
      O => q00(12),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => q0(13),
      O => q00(13),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => q0(14),
      O => q00(14),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => q0(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => q0(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => q0(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => q0(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => q0(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => q0(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => q0(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => q0(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => q0(9),
      O => q00(9),
      WCLK => ap_clk,
      WE => p(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_pointwise_conv2d_fix_1_kernel_buffer_1_ram_14 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_pointwise_conv2d_fix_1_kernel_buffer_1_ram_14 : entity is "pointwise_conv2d_fix_1_kernel_buffer_1_ram";
end design_1_network_0_0_pointwise_conv2d_fix_1_kernel_buffer_1_ram_14;

architecture STRUCTURE of design_1_network_0_0_pointwise_conv2d_fix_1_kernel_buffer_1_ram_14 is
  signal addr0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1S";
begin
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => d0(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_0_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => p(1),
      I2 => p_0(0),
      O => addr0(0)
    );
\ram_reg_0_15_0_0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => p(1),
      I2 => p_0(1),
      O => addr0(1)
    );
\ram_reg_0_15_0_0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => p(1),
      I2 => p_0(2),
      O => addr0(2)
    );
\ram_reg_0_15_0_0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => p(1),
      I2 => p_0(3),
      O => addr0(3)
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => d0(10),
      O => q00(10),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => d0(11),
      O => q00(11),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => d0(12),
      O => q00(12),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => d0(13),
      O => q00(13),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => d0(14),
      O => q00(14),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => d0(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => d0(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => d0(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => d0(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => d0(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => d0(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => d0(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => d0(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => d0(9),
      O => q00(9),
      WCLK => ap_clk,
      WE => p(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom is
  port (
    \q0_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom : entity is "pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom";
end design_1_network_0_0_pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom;

architecture STRUCTURE of design_1_network_0_0_pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom is
  signal \q0[0]_i_1__6_n_5\ : STD_LOGIC;
  signal \q0[10]_i_1__1_n_5\ : STD_LOGIC;
  signal \q0[11]_i_1__0_n_5\ : STD_LOGIC;
  signal \q0[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \q0[13]_i_1__1_n_5\ : STD_LOGIC;
  signal \q0[2]_i_1__1_n_5\ : STD_LOGIC;
  signal \q0[3]_i_1__1_n_5\ : STD_LOGIC;
  signal \q0[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \q0[5]_i_1__1_n_5\ : STD_LOGIC;
  signal \q0[6]_i_1__0_n_5\ : STD_LOGIC;
  signal \q0[7]_i_1__1_n_5\ : STD_LOGIC;
  signal \q0[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \q0[9]_i_1__0_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1__6\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \q0[10]_i_1__1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \q0[11]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \q0[12]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \q0[13]_i_1__1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \q0[2]_i_1__1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \q0[3]_i_1__1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \q0[4]_i_1__2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \q0[6]_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \q0[7]_i_1__1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \q0[8]_i_1__1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \q0[9]_i_1__0\ : label is "soft_lutpair175";
begin
\q0[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      O => \q0[0]_i_1__6_n_5\
    );
\q0[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      O => \q0[10]_i_1__1_n_5\
    );
\q0[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      O => \q0[11]_i_1__0_n_5\
    );
\q0[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      O => \q0[12]_i_1__0_n_5\
    );
\q0[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      O => \q0[13]_i_1__1_n_5\
    );
\q0[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      O => \q0[2]_i_1__1_n_5\
    );
\q0[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C1"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      O => \q0[3]_i_1__1_n_5\
    );
\q0[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      O => \q0[4]_i_1__2_n_5\
    );
\q0[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \q0[5]_i_1__1_n_5\
    );
\q0[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E9"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      O => \q0[6]_i_1__0_n_5\
    );
\q0[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E3"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      O => \q0[7]_i_1__1_n_5\
    );
\q0[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"49"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      O => \q0[8]_i_1__1_n_5\
    );
\q0[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      O => \q0[9]_i_1__0_n_5\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0[0]_i_1__6_n_5\,
      Q => \q0_reg[13]_0\(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0[10]_i_1__1_n_5\,
      Q => \q0_reg[13]_0\(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0[11]_i_1__0_n_5\,
      Q => \q0_reg[13]_0\(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0[12]_i_1__0_n_5\,
      Q => \q0_reg[13]_0\(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0[13]_i_1__1_n_5\,
      Q => \q0_reg[13]_0\(13),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => Q(0),
      Q => \q0_reg[13]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0[2]_i_1__1_n_5\,
      Q => \q0_reg[13]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0[3]_i_1__1_n_5\,
      Q => \q0_reg[13]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0[4]_i_1__2_n_5\,
      Q => \q0_reg[13]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0[5]_i_1__1_n_5\,
      Q => \q0_reg[13]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0[6]_i_1__0_n_5\,
      Q => \q0_reg[13]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0[7]_i_1__1_n_5\,
      Q => \q0_reg[13]_0\(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0[8]_i_1__1_n_5\,
      Q => \q0_reg[13]_0\(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0[9]_i_1__0_n_5\,
      Q => \q0_reg[13]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom is
  port (
    \q0_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[14]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom : entity is "pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom";
end design_1_network_0_0_pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom;

architecture STRUCTURE of design_1_network_0_0_pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom is
  signal p_0_out : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sel : STD_LOGIC_VECTOR ( 5 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of g0_b0_i_2 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of g0_b0_i_3 : label is "soft_lutpair176";
begin
g0_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BCEFDEF8783AE983"
    )
        port map (
      I0 => \q0_reg[14]_1\(0),
      I1 => \q0_reg[14]_1\(1),
      I2 => \q0_reg[14]_1\(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(0)
    );
g0_b0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \q0_reg[14]_1\(3),
      I1 => Q(0),
      O => sel(3)
    );
g0_b0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \q0_reg[14]_1\(3),
      O => sel(4)
    );
g0_b0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => Q(2),
      I1 => \q0_reg[14]_1\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => sel(5)
    );
g0_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"92F878AA23CE66FE"
    )
        port map (
      I0 => \q0_reg[14]_1\(0),
      I1 => \q0_reg[14]_1\(1),
      I2 => \q0_reg[14]_1\(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(1)
    );
g0_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"376B0AEBECCD1E3C"
    )
        port map (
      I0 => \q0_reg[14]_1\(0),
      I1 => \q0_reg[14]_1\(1),
      I2 => \q0_reg[14]_1\(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(10)
    );
g0_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"24FB0B98FCADBC3C"
    )
        port map (
      I0 => \q0_reg[14]_1\(0),
      I1 => \q0_reg[14]_1\(1),
      I2 => \q0_reg[14]_1\(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(11)
    );
g0_b12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"253A0B2DFEACBA3C"
    )
        port map (
      I0 => \q0_reg[14]_1\(0),
      I1 => \q0_reg[14]_1\(1),
      I2 => \q0_reg[14]_1\(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(12)
    );
g0_b13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A52B2B7CFEADBA34"
    )
        port map (
      I0 => \q0_reg[14]_1\(0),
      I1 => \q0_reg[14]_1\(1),
      I2 => \q0_reg[14]_1\(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(13)
    );
g0_b14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"257A2B7CFC8DBA34"
    )
        port map (
      I0 => \q0_reg[14]_1\(0),
      I1 => \q0_reg[14]_1\(1),
      I2 => \q0_reg[14]_1\(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(14)
    );
g0_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F62671C4CE49EB97"
    )
        port map (
      I0 => \q0_reg[14]_1\(0),
      I1 => \q0_reg[14]_1\(1),
      I2 => \q0_reg[14]_1\(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(2)
    );
g0_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BD215EC461B3BC7A"
    )
        port map (
      I0 => \q0_reg[14]_1\(0),
      I1 => \q0_reg[14]_1\(1),
      I2 => \q0_reg[14]_1\(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(3)
    );
g0_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4ED54B77A4A27C64"
    )
        port map (
      I0 => \q0_reg[14]_1\(0),
      I1 => \q0_reg[14]_1\(1),
      I2 => \q0_reg[14]_1\(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(4)
    );
g0_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F7084CB60AB7C1A"
    )
        port map (
      I0 => \q0_reg[14]_1\(0),
      I1 => \q0_reg[14]_1\(1),
      I2 => \q0_reg[14]_1\(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(5)
    );
g0_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC22589A4AE21700"
    )
        port map (
      I0 => \q0_reg[14]_1\(0),
      I1 => \q0_reg[14]_1\(1),
      I2 => \q0_reg[14]_1\(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(6)
    );
g0_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACBD95AF42D5A981"
    )
        port map (
      I0 => \q0_reg[14]_1\(0),
      I1 => \q0_reg[14]_1\(1),
      I2 => \q0_reg[14]_1\(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(7)
    );
g0_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F13E1ECB2D2044B4"
    )
        port map (
      I0 => \q0_reg[14]_1\(0),
      I1 => \q0_reg[14]_1\(1),
      I2 => \q0_reg[14]_1\(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(8)
    );
g0_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"497C0B79FF5A9034"
    )
        port map (
      I0 => \q0_reg[14]_1\(0),
      I1 => \q0_reg[14]_1\(1),
      I2 => \q0_reg[14]_1\(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(9)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(0),
      Q => \q0_reg[14]_0\(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(10),
      Q => \q0_reg[14]_0\(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(11),
      Q => \q0_reg[14]_0\(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(12),
      Q => \q0_reg[14]_0\(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(13),
      Q => \q0_reg[14]_0\(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(14),
      Q => \q0_reg[14]_0\(14),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(1),
      Q => \q0_reg[14]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(2),
      Q => \q0_reg[14]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(3),
      Q => \q0_reg[14]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(4),
      Q => \q0_reg[14]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(5),
      Q => \q0_reg[14]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(6),
      Q => \q0_reg[14]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(7),
      Q => \q0_reg[14]_0\(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(8),
      Q => \q0_reg[14]_0\(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(9),
      Q => \q0_reg[14]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom is
  port (
    \q0_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom : entity is "pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom";
end design_1_network_0_0_pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom;

architecture STRUCTURE of design_1_network_0_0_pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom is
  signal p_0_out : STD_LOGIC_VECTOR ( 13 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \q0[10]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \q0[11]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \q0[12]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \q0[13]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \q0[1]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \q0[2]_i_1__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \q0[3]_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \q0[4]_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \q0[5]_i_1__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \q0[6]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \q0[7]_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \q0[8]_i_1__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \q0[9]_i_1\ : label is "soft_lutpair201";
begin
\q0[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DB35"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      O => p_0_out(0)
    );
\q0[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6C84"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => p_0_out(10)
    );
\q0[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"86F8"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => p_0_out(11)
    );
\q0[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6E7B"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      O => p_0_out(12)
    );
\q0[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FC8"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      O => p_0_out(13)
    );
\q0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04B9"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      O => p_0_out(1)
    );
\q0[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1663"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => p_0_out(2)
    );
\q0[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"37D3"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => p_0_out(3)
    );
\q0[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D1D"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      O => p_0_out(4)
    );
\q0[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C16C"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => p_0_out(5)
    );
\q0[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C397"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => p_0_out(6)
    );
\q0[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE34"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      O => p_0_out(7)
    );
\q0[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4E60"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      O => p_0_out(8)
    );
\q0[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3CC6"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => p_0_out(9)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(0),
      Q => \q0_reg[13]_0\(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(10),
      Q => \q0_reg[13]_0\(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(11),
      Q => \q0_reg[13]_0\(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(12),
      Q => \q0_reg[13]_0\(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(13),
      Q => \q0_reg[13]_0\(13),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(1),
      Q => \q0_reg[13]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(2),
      Q => \q0_reg[13]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(3),
      Q => \q0_reg[13]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(4),
      Q => \q0_reg[13]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(5),
      Q => \q0_reg[13]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(6),
      Q => \q0_reg[13]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(7),
      Q => \q0_reg[13]_0\(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(8),
      Q => \q0_reg[13]_0\(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(9),
      Q => \q0_reg[13]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom is
  port (
    d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q0_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom : entity is "pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom";
end design_1_network_0_0_pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom;

architecture STRUCTURE of design_1_network_0_0_pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom is
  signal sel : STD_LOGIC_VECTOR ( 6 downto 3 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q0";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 15;
begin
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"207D0D9AD5E1DD4E063F024C45F8F6DAEABFE9C3138CD76AF12908D90C722194",
      INIT_01 => X"0B2DD1520B4FEB56F73A36A5E89D0BCBE7C807E6F9A7FB55EB7A09DB0161139B",
      INIT_02 => X"FEF80D73EC2C195608B1063EE76A0026F676FDB3E153FE8920D602660888F6FC",
      INIT_03 => X"0023EA490CE7E383F9B8F58A0D42197E23F61FCEF5F61500FD5415F2040EF531",
      INIT_04 => X"1B6AF55FDBC6E934F97A0B6E0582FDE104030742045F0205F03FEA3702A0F9A2",
      INIT_05 => X"104711F1F3DE0A6A03E8EE65088E13A8FE2BE5C02037EC89EF5D108EF90CF83C",
      INIT_06 => X"D681E0572D02CC08E71822E8000B1238F3D1F0322254DD80E41B05E3001D0E16",
      INIT_07 => X"D114038B053BF1CDFC0B1DFCF933104910611223F77D0CBA0658F2220726CC61",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 7) => sel(6 downto 3),
      ADDRARDADDR(6 downto 4) => q0_reg_0(2 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => d0(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => Q(0),
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\q0_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => q0_reg_1(3),
      I1 => q0_reg_1(1),
      I2 => q0_reg_1(0),
      I3 => q0_reg_0(3),
      I4 => q0_reg_1(2),
      O => sel(6)
    );
\q0_reg_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => q0_reg_1(2),
      I1 => q0_reg_0(3),
      I2 => q0_reg_1(0),
      I3 => q0_reg_1(1),
      O => sel(5)
    );
\q0_reg_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => q0_reg_1(1),
      I1 => q0_reg_1(0),
      I2 => q0_reg_0(3),
      O => sel(4)
    );
\q0_reg_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_0(3),
      I1 => q0_reg_1(0),
      O => sel(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_pointwise_conv2d_fix_3_kernel_buffer_1_ram is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_pointwise_conv2d_fix_3_kernel_buffer_1_ram : entity is "pointwise_conv2d_fix_3_kernel_buffer_1_ram";
end design_1_network_0_0_pointwise_conv2d_fix_3_kernel_buffer_1_ram;

architecture STRUCTURE of design_1_network_0_0_pointwise_conv2d_fix_3_kernel_buffer_1_ram is
  signal addr0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1S";
begin
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => d0(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p(0)
    );
\ram_reg_0_15_0_0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => p(1),
      I2 => p_0(0),
      O => addr0(0)
    );
\ram_reg_0_15_0_0_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => p(1),
      I2 => p_0(1),
      O => addr0(1)
    );
\ram_reg_0_15_0_0_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => p(1),
      I2 => p_0(2),
      O => addr0(2)
    );
\ram_reg_0_15_0_0_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => p(1),
      I2 => p_0(3),
      O => addr0(3)
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => d0(10),
      O => q00(10),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => d0(11),
      O => q00(11),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => d0(12),
      O => q00(12),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => d0(13),
      O => q00(13),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => d0(14),
      O => q00(14),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => d0(15),
      O => q00(15),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => d0(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => d0(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => d0(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => d0(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => d0(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => d0(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => d0(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => d0(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => p(0)
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => d0(9),
      O => q00(9),
      WCLK => ap_clk,
      WE => p(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom is
  port (
    \q0_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom : entity is "pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom";
end design_1_network_0_0_pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom;

architecture STRUCTURE of design_1_network_0_0_pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom is
  signal p_0_out : STD_LOGIC_VECTOR ( 13 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1__1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \q0[10]_i_1__0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \q0[11]_i_1__1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \q0[12]_i_1__1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \q0[13]_i_1__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \q0[1]_i_1__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \q0[2]_i_1__2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \q0[3]_i_1__2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \q0[4]_i_1__1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \q0[5]_i_1__2\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \q0[6]_i_1__1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \q0[7]_i_1__2\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \q0[8]_i_1__2\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \q0[9]_i_1__1\ : label is "soft_lutpair244";
begin
\q0[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"84B6"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => p_0_out(0)
    );
\q0[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E8DC"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => p_0_out(10)
    );
\q0[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD9C"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => p_0_out(11)
    );
\q0[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6096"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => p_0_out(12)
    );
\q0[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6094"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => p_0_out(13)
    );
\q0[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABD7"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => p_0_out(1)
    );
\q0[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4056"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => p_0_out(2)
    );
\q0[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"482D"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      O => p_0_out(3)
    );
\q0[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CD20"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      O => p_0_out(4)
    );
\q0[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78C7"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => p_0_out(5)
    );
\q0[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9084"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => p_0_out(6)
    );
\q0[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"75BE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => p_0_out(7)
    );
\q0[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B396"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => p_0_out(8)
    );
\q0[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E3D6"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => p_0_out(9)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(0),
      Q => \q0_reg[13]_0\(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(10),
      Q => \q0_reg[13]_0\(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(11),
      Q => \q0_reg[13]_0\(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(12),
      Q => \q0_reg[13]_0\(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(13),
      Q => \q0_reg[13]_0\(13),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(1),
      Q => \q0_reg[13]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(2),
      Q => \q0_reg[13]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(3),
      Q => \q0_reg[13]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(4),
      Q => \q0_reg[13]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(5),
      Q => \q0_reg[13]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(6),
      Q => \q0_reg[13]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(7),
      Q => \q0_reg[13]_0\(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(8),
      Q => \q0_reg[13]_0\(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(9),
      Q => \q0_reg[13]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_up_sampling2d_fix16 is
  port (
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    input_r_address0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    output_r_address0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[32]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    MemBank_A_address01 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    i_0_reg_398_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_0_2 : in STD_LOGIC;
    grp_up_sampling2d_fix16_fu_564_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_up_sampling2d_fix16 : entity is "up_sampling2d_fix16";
end design_1_network_0_0_up_sampling2d_fix16;

architecture STRUCTURE of design_1_network_0_0_up_sampling2d_fix16 is
  signal A : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln17_1_reg_3980 : STD_LOGIC;
  signal add_ln17_1_reg_398_reg_i_2_n_12 : STD_LOGIC;
  signal add_ln17_1_reg_398_reg_i_3_n_10 : STD_LOGIC;
  signal add_ln17_1_reg_398_reg_i_3_n_11 : STD_LOGIC;
  signal add_ln17_1_reg_398_reg_i_3_n_12 : STD_LOGIC;
  signal add_ln17_1_reg_398_reg_i_3_n_5 : STD_LOGIC;
  signal add_ln17_1_reg_398_reg_i_3_n_6 : STD_LOGIC;
  signal add_ln17_1_reg_398_reg_i_3_n_7 : STD_LOGIC;
  signal add_ln17_1_reg_398_reg_i_3_n_8 : STD_LOGIC;
  signal add_ln17_1_reg_398_reg_i_3_n_9 : STD_LOGIC;
  signal add_ln17_1_reg_398_reg_i_4_n_10 : STD_LOGIC;
  signal add_ln17_1_reg_398_reg_i_4_n_11 : STD_LOGIC;
  signal add_ln17_1_reg_398_reg_i_4_n_12 : STD_LOGIC;
  signal add_ln17_1_reg_398_reg_i_4_n_5 : STD_LOGIC;
  signal add_ln17_1_reg_398_reg_i_4_n_6 : STD_LOGIC;
  signal add_ln17_1_reg_398_reg_i_4_n_7 : STD_LOGIC;
  signal add_ln17_1_reg_398_reg_i_4_n_8 : STD_LOGIC;
  signal add_ln17_1_reg_398_reg_i_4_n_9 : STD_LOGIC;
  signal add_ln17_1_reg_398_reg_i_5_n_5 : STD_LOGIC;
  signal add_ln17_1_reg_398_reg_i_6_n_5 : STD_LOGIC;
  signal add_ln17_1_reg_398_reg_i_7_n_5 : STD_LOGIC;
  signal add_ln17_1_reg_398_reg_i_8_n_5 : STD_LOGIC;
  signal add_ln17_1_reg_398_reg_i_9_n_5 : STD_LOGIC;
  signal add_ln17_fu_291_p2_i_3_n_6 : STD_LOGIC;
  signal add_ln17_fu_291_p2_i_3_n_7 : STD_LOGIC;
  signal add_ln17_fu_291_p2_i_3_n_8 : STD_LOGIC;
  signal add_ln17_fu_291_p2_i_4_n_5 : STD_LOGIC;
  signal add_ln17_fu_291_p2_i_4_n_6 : STD_LOGIC;
  signal add_ln17_fu_291_p2_i_4_n_7 : STD_LOGIC;
  signal add_ln17_fu_291_p2_i_4_n_8 : STD_LOGIC;
  signal add_ln17_fu_291_p2_i_5_n_5 : STD_LOGIC;
  signal add_ln17_fu_291_p2_i_6_n_5 : STD_LOGIC;
  signal add_ln17_fu_291_p2_i_7_n_5 : STD_LOGIC;
  signal add_ln17_fu_291_p2_i_8_n_5 : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_1__10_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2__0_n_5\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal ap_NS_fsm11_out : STD_LOGIC;
  signal empty_12_reg_339 : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \empty_12_reg_339[3]_i_1_n_5\ : STD_LOGIC;
  signal \empty_12_reg_339[4]_i_1_n_5\ : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_564_ap_ready : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_564_input_height : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_up_sampling2d_fix16_fu_564_input_r_address0 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal grp_up_sampling2d_fix16_fu_564_output_r_address0 : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal next_mul5_fu_186_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal next_mul5_reg_349 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \next_mul5_reg_349[4]_i_2_n_5\ : STD_LOGIC;
  signal \next_mul5_reg_349[4]_i_3_n_5\ : STD_LOGIC;
  signal \next_mul5_reg_349[4]_i_4_n_5\ : STD_LOGIC;
  signal \next_mul5_reg_349[4]_i_5_n_5\ : STD_LOGIC;
  signal \next_mul5_reg_349_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \next_mul5_reg_349_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \next_mul5_reg_349_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \next_mul5_reg_349_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \next_mul5_reg_349_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \next_mul5_reg_349_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \next_mul5_reg_349_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal next_mul_fu_191_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal next_mul_reg_354 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \next_mul_reg_354[3]_i_2_n_5\ : STD_LOGIC;
  signal \next_mul_reg_354[3]_i_3_n_5\ : STD_LOGIC;
  signal \next_mul_reg_354[3]_i_4_n_5\ : STD_LOGIC;
  signal \next_mul_reg_354[3]_i_5_n_5\ : STD_LOGIC;
  signal \next_mul_reg_354_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \next_mul_reg_354_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \next_mul_reg_354_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \next_mul_reg_354_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \next_mul_reg_354_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \next_mul_reg_354_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \next_mul_reg_354_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal out_d_0_reg_101 : STD_LOGIC;
  signal \out_d_0_reg_101_reg_n_5_[0]\ : STD_LOGIC;
  signal \out_d_0_reg_101_reg_n_5_[1]\ : STD_LOGIC;
  signal \out_d_0_reg_101_reg_n_5_[2]\ : STD_LOGIC;
  signal \out_d_0_reg_101_reg_n_5_[3]\ : STD_LOGIC;
  signal \out_d_0_reg_101_reg_n_5_[4]\ : STD_LOGIC;
  signal out_d_fu_201_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_d_reg_362 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_h_0_reg_1360 : STD_LOGIC;
  signal \out_h_0_reg_136[4]_i_3_n_5\ : STD_LOGIC;
  signal \out_h_0_reg_136_reg_n_5_[0]\ : STD_LOGIC;
  signal out_h_fu_212_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_h_reg_370 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_w_0_reg_147 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_w_0_reg_1470 : STD_LOGIC;
  signal out_w_fu_271_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \out_w_reg_388_reg_n_5_[0]\ : STD_LOGIC;
  signal phi_mul4_reg_124 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal phi_mul_reg_112 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln17_2_fu_228_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln17_1_reg_398_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln17_1_reg_398_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln17_1_reg_398_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln17_1_reg_398_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln17_1_reg_398_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln17_1_reg_398_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln17_1_reg_398_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln17_1_reg_398_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln17_1_reg_398_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln17_1_reg_398_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_add_ln17_1_reg_398_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln17_1_reg_398_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln17_1_reg_398_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_add_ln17_fu_291_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln17_fu_291_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln17_fu_291_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln17_fu_291_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln17_fu_291_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln17_fu_291_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln17_fu_291_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln17_fu_291_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln17_fu_291_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln17_fu_291_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_add_ln17_fu_291_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln17_fu_291_p2_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_next_mul5_reg_349_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_next_mul5_reg_349_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_next_mul_reg_354_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[25]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \ap_CS_fsm[26]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__10\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \ap_CS_fsm[33]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \ap_CS_fsm[34]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__10\ : label is "soft_lutpair258";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute SOFT_HLUTNM of \empty_12_reg_339[3]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \empty_12_reg_339[4]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \next_mul5_reg_349[1]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \out_d_reg_362[0]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \out_d_reg_362[1]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \out_d_reg_362[2]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \out_d_reg_362[3]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \out_d_reg_362[4]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \out_h_0_reg_136[4]_i_3\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \out_h_reg_370[1]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \out_h_reg_370[2]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \out_h_reg_370[3]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \out_h_reg_370[4]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \out_w_reg_388[1]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \out_w_reg_388[2]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \out_w_reg_388[3]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \out_w_reg_388[4]_i_1\ : label is "soft_lutpair257";
begin
  \ap_CS_fsm_reg[4]_0\(1 downto 0) <= \^ap_cs_fsm_reg[4]_0\(1 downto 0);
add_ln17_1_reg_398_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 9) => B"000000000000000000000",
      A(8) => add_ln17_1_reg_398_reg_i_2_n_12,
      A(7) => add_ln17_1_reg_398_reg_i_3_n_9,
      A(6) => add_ln17_1_reg_398_reg_i_3_n_10,
      A(5) => add_ln17_1_reg_398_reg_i_3_n_11,
      A(4) => add_ln17_1_reg_398_reg_i_3_n_12,
      A(3) => add_ln17_1_reg_398_reg_i_4_n_9,
      A(2) => add_ln17_1_reg_398_reg_i_4_n_10,
      A(1) => add_ln17_1_reg_398_reg_i_4_n_11,
      A(0) => add_ln17_1_reg_398_reg_i_4_n_12,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln17_1_reg_398_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 5) => B"0000000000000",
      B(4) => Q(5),
      B(3 downto 2) => B"11",
      B(1) => grp_up_sampling2d_fix16_fu_564_input_height(0),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln17_1_reg_398_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 5) => B"0000000000000000000000000000000000000000000",
      C(4 downto 1) => C(3 downto 0),
      C(0) => \out_w_reg_388_reg_n_5_[0]\,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln17_1_reg_398_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln17_1_reg_398_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_NS_fsm11_out,
      CEC => \^ap_cs_fsm_reg[4]_0\(1),
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => out_w_0_reg_1470,
      CEP => add_ln17_1_reg_3980,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln17_1_reg_398_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_add_ln17_1_reg_398_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_add_ln17_1_reg_398_reg_P_UNCONNECTED(47 downto 14),
      P(13 downto 10) => output_r_address0(6 downto 3),
      P(9 downto 3) => grp_up_sampling2d_fix16_fu_564_output_r_address0(9 downto 3),
      P(2 downto 0) => output_r_address0(2 downto 0),
      PATTERNBDETECT => NLW_add_ln17_1_reg_398_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln17_1_reg_398_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_add_ln17_1_reg_398_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => out_w_0_reg_1470,
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln17_1_reg_398_reg_UNDERFLOW_UNCONNECTED
    );
add_ln17_1_reg_398_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]_0\(0),
      I1 => \ap_CS_fsm[4]_i_2__0_n_5\,
      I2 => out_w_0_reg_147(3),
      O => add_ln17_1_reg_3980
    );
add_ln17_1_reg_398_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln17_1_reg_398_reg_i_3_n_5,
      CO(3 downto 0) => NLW_add_ln17_1_reg_398_reg_i_2_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_add_ln17_1_reg_398_reg_i_2_O_UNCONNECTED(3 downto 1),
      O(0) => add_ln17_1_reg_398_reg_i_2_n_12,
      S(3 downto 1) => B"000",
      S(0) => phi_mul4_reg_124(8)
    );
add_ln17_1_reg_398_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln17_1_reg_398_reg_i_4_n_5,
      CO(3) => add_ln17_1_reg_398_reg_i_3_n_5,
      CO(2) => add_ln17_1_reg_398_reg_i_3_n_6,
      CO(1) => add_ln17_1_reg_398_reg_i_3_n_7,
      CO(0) => add_ln17_1_reg_398_reg_i_3_n_8,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => phi_mul4_reg_124(4),
      O(3) => add_ln17_1_reg_398_reg_i_3_n_9,
      O(2) => add_ln17_1_reg_398_reg_i_3_n_10,
      O(1) => add_ln17_1_reg_398_reg_i_3_n_11,
      O(0) => add_ln17_1_reg_398_reg_i_3_n_12,
      S(3 downto 1) => phi_mul4_reg_124(7 downto 5),
      S(0) => add_ln17_1_reg_398_reg_i_5_n_5
    );
add_ln17_1_reg_398_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln17_1_reg_398_reg_i_4_n_5,
      CO(2) => add_ln17_1_reg_398_reg_i_4_n_6,
      CO(1) => add_ln17_1_reg_398_reg_i_4_n_7,
      CO(0) => add_ln17_1_reg_398_reg_i_4_n_8,
      CYINIT => '0',
      DI(3 downto 1) => phi_mul4_reg_124(3 downto 1),
      DI(0) => '0',
      O(3) => add_ln17_1_reg_398_reg_i_4_n_9,
      O(2) => add_ln17_1_reg_398_reg_i_4_n_10,
      O(1) => add_ln17_1_reg_398_reg_i_4_n_11,
      O(0) => add_ln17_1_reg_398_reg_i_4_n_12,
      S(3) => add_ln17_1_reg_398_reg_i_6_n_5,
      S(2) => add_ln17_1_reg_398_reg_i_7_n_5,
      S(1) => add_ln17_1_reg_398_reg_i_8_n_5,
      S(0) => add_ln17_1_reg_398_reg_i_9_n_5
    );
add_ln17_1_reg_398_reg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul4_reg_124(4),
      I1 => zext_ln17_2_fu_228_p1(3),
      O => add_ln17_1_reg_398_reg_i_5_n_5
    );
add_ln17_1_reg_398_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul4_reg_124(3),
      I1 => zext_ln17_2_fu_228_p1(2),
      O => add_ln17_1_reg_398_reg_i_6_n_5
    );
add_ln17_1_reg_398_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul4_reg_124(2),
      I1 => zext_ln17_2_fu_228_p1(1),
      O => add_ln17_1_reg_398_reg_i_7_n_5
    );
add_ln17_1_reg_398_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul4_reg_124(1),
      I1 => zext_ln17_2_fu_228_p1(0),
      O => add_ln17_1_reg_398_reg_i_8_n_5
    );
add_ln17_1_reg_398_reg_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \out_h_0_reg_136_reg_n_5_[0]\,
      O => add_ln17_1_reg_398_reg_i_9_n_5
    );
add_ln17_fu_291_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln17_fu_291_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 4) => B"00000000000000",
      B(3) => Q(5),
      B(2 downto 1) => B"11",
      B(0) => grp_up_sampling2d_fix16_fu_564_input_height(0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln17_fu_291_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 4) => B"00000000000000000000000000000000000000000000",
      C(3 downto 0) => C(3 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln17_fu_291_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln17_fu_291_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_NS_fsm11_out,
      CEC => \^ap_cs_fsm_reg[4]_0\(1),
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => out_w_0_reg_1470,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln17_fu_291_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_add_ln17_fu_291_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_add_ln17_fu_291_p2_P_UNCONNECTED(47 downto 12),
      P(11) => input_r_address0(10),
      P(10) => grp_up_sampling2d_fix16_fu_564_input_r_address0(10),
      P(9 downto 0) => input_r_address0(9 downto 0),
      PATTERNBDETECT => NLW_add_ln17_fu_291_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln17_fu_291_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_add_ln17_fu_291_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => out_w_0_reg_1470,
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln17_fu_291_p2_UNDERFLOW_UNCONNECTED
    );
add_ln17_fu_291_p2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_up_sampling2d_fix16_fu_564_ap_start_reg,
      O => ap_NS_fsm11_out
    );
add_ln17_fu_291_p2_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => grp_up_sampling2d_fix16_fu_564_input_height(0)
    );
add_ln17_fu_291_p2_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln17_fu_291_p2_i_4_n_5,
      CO(3) => NLW_add_ln17_fu_291_p2_i_3_CO_UNCONNECTED(3),
      CO(2) => add_ln17_fu_291_p2_i_3_n_6,
      CO(1) => add_ln17_fu_291_p2_i_3_n_7,
      CO(0) => add_ln17_fu_291_p2_i_3_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => A(7 downto 4),
      S(3 downto 0) => phi_mul_reg_112(7 downto 4)
    );
add_ln17_fu_291_p2_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln17_fu_291_p2_i_4_n_5,
      CO(2) => add_ln17_fu_291_p2_i_4_n_6,
      CO(1) => add_ln17_fu_291_p2_i_4_n_7,
      CO(0) => add_ln17_fu_291_p2_i_4_n_8,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul_reg_112(3 downto 0),
      O(3 downto 0) => A(3 downto 0),
      S(3) => add_ln17_fu_291_p2_i_5_n_5,
      S(2) => add_ln17_fu_291_p2_i_6_n_5,
      S(1) => add_ln17_fu_291_p2_i_7_n_5,
      S(0) => add_ln17_fu_291_p2_i_8_n_5
    );
add_ln17_fu_291_p2_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_112(3),
      I1 => zext_ln17_2_fu_228_p1(3),
      O => add_ln17_fu_291_p2_i_5_n_5
    );
add_ln17_fu_291_p2_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_112(2),
      I1 => zext_ln17_2_fu_228_p1(2),
      O => add_ln17_fu_291_p2_i_6_n_5
    );
add_ln17_fu_291_p2_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_112(1),
      I1 => zext_ln17_2_fu_228_p1(1),
      O => add_ln17_fu_291_p2_i_7_n_5
    );
add_ln17_fu_291_p2_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_112(0),
      I1 => zext_ln17_2_fu_228_p1(0),
      O => add_ln17_fu_291_p2_i_8_n_5
    );
\ap_CS_fsm[0]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_up_sampling2d_fix16_fu_564_ap_start_reg,
      I2 => grp_up_sampling2d_fix16_fu_564_ap_ready,
      I3 => ap_CS_fsm_state2,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__1_n_5\,
      I1 => zext_ln17_2_fu_228_p1(2),
      I2 => ap_CS_fsm_state3,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      I4 => grp_up_sampling2d_fix16_fu_564_ap_start_reg,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4500"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_564_ap_ready,
      I1 => grp_up_sampling2d_fix16_fu_564_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(3),
      I4 => Q(2),
      O => D(0)
    );
\ap_CS_fsm[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_564_ap_ready,
      I1 => grp_up_sampling2d_fix16_fu_564_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(3),
      O => D(1)
    );
\ap_CS_fsm[2]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_2__0_n_5\,
      I1 => out_w_0_reg_147(3),
      I2 => \^ap_cs_fsm_reg[4]_0\(0),
      I3 => grp_up_sampling2d_fix16_fu_564_ap_ready,
      I4 => ap_CS_fsm_state2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8008"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_h_0_reg_136[4]_i_3_n_5\,
      I2 => empty_12_reg_339(3),
      I3 => \out_d_0_reg_101_reg_n_5_[3]\,
      O => grp_up_sampling2d_fix16_fu_564_ap_ready
    );
\ap_CS_fsm[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4500"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_564_ap_ready,
      I1 => grp_up_sampling2d_fix16_fu_564_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(5),
      I4 => Q(4),
      O => D(2)
    );
\ap_CS_fsm[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_564_ap_ready,
      I1 => grp_up_sampling2d_fix16_fu_564_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(5),
      O => D(3)
    );
\ap_CS_fsm[3]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__1_n_5\,
      I1 => zext_ln17_2_fu_228_p1(2),
      I2 => ap_CS_fsm_state3,
      I3 => \^ap_cs_fsm_reg[4]_0\(1),
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900000900000000"
    )
        port map (
      I0 => zext_ln17_2_fu_228_p1(3),
      I1 => empty_12_reg_339(4),
      I2 => \out_h_0_reg_136_reg_n_5_[0]\,
      I3 => zext_ln17_2_fu_228_p1(0),
      I4 => empty_12_reg_339(3),
      I5 => zext_ln17_2_fu_228_p1(1),
      O => \ap_CS_fsm[3]_i_2__1_n_5\
    );
\ap_CS_fsm[4]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_2__0_n_5\,
      I1 => out_w_0_reg_147(3),
      I2 => \^ap_cs_fsm_reg[4]_0\(0),
      O => \ap_CS_fsm[4]_i_1__10_n_5\
    );
\ap_CS_fsm[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900000900000000"
    )
        port map (
      I0 => out_w_0_reg_147(4),
      I1 => empty_12_reg_339(4),
      I2 => out_w_0_reg_147(0),
      I3 => out_w_0_reg_147(1),
      I4 => empty_12_reg_339(3),
      I5 => out_w_0_reg_147(2),
      O => \ap_CS_fsm[4]_i_2__0_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^ap_cs_fsm_reg[4]_0\(0),
      R => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[4]_i_1__10_n_5\,
      Q => \^ap_cs_fsm_reg[4]_0\(1),
      R => \ap_CS_fsm_reg[0]_0\(0)
    );
\empty_12_reg_339[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => Q(5),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_up_sampling2d_fix16_fu_564_ap_start_reg,
      I3 => empty_12_reg_339(3),
      O => \empty_12_reg_339[3]_i_1_n_5\
    );
\empty_12_reg_339[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(5),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_up_sampling2d_fix16_fu_564_ap_start_reg,
      I3 => empty_12_reg_339(4),
      O => \empty_12_reg_339[4]_i_1_n_5\
    );
\empty_12_reg_339_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_12_reg_339[3]_i_1_n_5\,
      Q => empty_12_reg_339(3),
      R => '0'
    );
\empty_12_reg_339_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_12_reg_339[4]_i_1_n_5\,
      Q => empty_12_reg_339(4),
      R => '0'
    );
grp_up_sampling2d_fix16_fu_564_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => grp_up_sampling2d_fix16_fu_564_ap_ready,
      I3 => grp_up_sampling2d_fix16_fu_564_ap_start_reg,
      O => \ap_CS_fsm_reg[32]\
    );
\next_mul5_reg_349[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul4_reg_124(1),
      I1 => empty_12_reg_339(3),
      O => next_mul5_fu_186_p2(1)
    );
\next_mul5_reg_349[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul4_reg_124(4),
      I1 => empty_12_reg_339(4),
      O => \next_mul5_reg_349[4]_i_2_n_5\
    );
\next_mul5_reg_349[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul4_reg_124(3),
      O => \next_mul5_reg_349[4]_i_3_n_5\
    );
\next_mul5_reg_349[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul4_reg_124(2),
      O => \next_mul5_reg_349[4]_i_4_n_5\
    );
\next_mul5_reg_349[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul4_reg_124(1),
      I1 => empty_12_reg_339(3),
      O => \next_mul5_reg_349[4]_i_5_n_5\
    );
\next_mul5_reg_349_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul5_fu_186_p2(1),
      Q => next_mul5_reg_349(1),
      R => '0'
    );
\next_mul5_reg_349_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul5_fu_186_p2(2),
      Q => next_mul5_reg_349(2),
      R => '0'
    );
\next_mul5_reg_349_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul5_fu_186_p2(3),
      Q => next_mul5_reg_349(3),
      R => '0'
    );
\next_mul5_reg_349_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul5_fu_186_p2(4),
      Q => next_mul5_reg_349(4),
      R => '0'
    );
\next_mul5_reg_349_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \next_mul5_reg_349_reg[4]_i_1_n_5\,
      CO(2) => \next_mul5_reg_349_reg[4]_i_1_n_6\,
      CO(1) => \next_mul5_reg_349_reg[4]_i_1_n_7\,
      CO(0) => \next_mul5_reg_349_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul4_reg_124(4 downto 1),
      O(3 downto 1) => next_mul5_fu_186_p2(4 downto 2),
      O(0) => \NLW_next_mul5_reg_349_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => \next_mul5_reg_349[4]_i_2_n_5\,
      S(2) => \next_mul5_reg_349[4]_i_3_n_5\,
      S(1) => \next_mul5_reg_349[4]_i_4_n_5\,
      S(0) => \next_mul5_reg_349[4]_i_5_n_5\
    );
\next_mul5_reg_349_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul5_fu_186_p2(5),
      Q => next_mul5_reg_349(5),
      R => '0'
    );
\next_mul5_reg_349_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul5_fu_186_p2(6),
      Q => next_mul5_reg_349(6),
      R => '0'
    );
\next_mul5_reg_349_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul5_fu_186_p2(7),
      Q => next_mul5_reg_349(7),
      R => '0'
    );
\next_mul5_reg_349_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul5_fu_186_p2(8),
      Q => next_mul5_reg_349(8),
      R => '0'
    );
\next_mul5_reg_349_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mul5_reg_349_reg[4]_i_1_n_5\,
      CO(3) => \NLW_next_mul5_reg_349_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \next_mul5_reg_349_reg[8]_i_1_n_6\,
      CO(1) => \next_mul5_reg_349_reg[8]_i_1_n_7\,
      CO(0) => \next_mul5_reg_349_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => phi_mul4_reg_124(7 downto 5),
      O(3 downto 0) => next_mul5_fu_186_p2(8 downto 5),
      S(3 downto 0) => phi_mul4_reg_124(8 downto 5)
    );
\next_mul_reg_354[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_112(3),
      I1 => empty_12_reg_339(4),
      O => \next_mul_reg_354[3]_i_2_n_5\
    );
\next_mul_reg_354[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_112(2),
      O => \next_mul_reg_354[3]_i_3_n_5\
    );
\next_mul_reg_354[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_112(1),
      O => \next_mul_reg_354[3]_i_4_n_5\
    );
\next_mul_reg_354[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_112(0),
      I1 => empty_12_reg_339(3),
      O => \next_mul_reg_354[3]_i_5_n_5\
    );
\next_mul_reg_354_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_191_p2(0),
      Q => next_mul_reg_354(0),
      R => '0'
    );
\next_mul_reg_354_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_191_p2(1),
      Q => next_mul_reg_354(1),
      R => '0'
    );
\next_mul_reg_354_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_191_p2(2),
      Q => next_mul_reg_354(2),
      R => '0'
    );
\next_mul_reg_354_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_191_p2(3),
      Q => next_mul_reg_354(3),
      R => '0'
    );
\next_mul_reg_354_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \next_mul_reg_354_reg[3]_i_1_n_5\,
      CO(2) => \next_mul_reg_354_reg[3]_i_1_n_6\,
      CO(1) => \next_mul_reg_354_reg[3]_i_1_n_7\,
      CO(0) => \next_mul_reg_354_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul_reg_112(3 downto 0),
      O(3 downto 0) => next_mul_fu_191_p2(3 downto 0),
      S(3) => \next_mul_reg_354[3]_i_2_n_5\,
      S(2) => \next_mul_reg_354[3]_i_3_n_5\,
      S(1) => \next_mul_reg_354[3]_i_4_n_5\,
      S(0) => \next_mul_reg_354[3]_i_5_n_5\
    );
\next_mul_reg_354_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_191_p2(4),
      Q => next_mul_reg_354(4),
      R => '0'
    );
\next_mul_reg_354_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_191_p2(5),
      Q => next_mul_reg_354(5),
      R => '0'
    );
\next_mul_reg_354_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_191_p2(6),
      Q => next_mul_reg_354(6),
      R => '0'
    );
\next_mul_reg_354_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_191_p2(7),
      Q => next_mul_reg_354(7),
      R => '0'
    );
\next_mul_reg_354_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mul_reg_354_reg[3]_i_1_n_5\,
      CO(3) => \NLW_next_mul_reg_354_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \next_mul_reg_354_reg[7]_i_1_n_6\,
      CO(1) => \next_mul_reg_354_reg[7]_i_1_n_7\,
      CO(0) => \next_mul_reg_354_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => phi_mul_reg_112(6 downto 4),
      O(3 downto 0) => next_mul_fu_191_p2(7 downto 4),
      S(3 downto 0) => phi_mul_reg_112(7 downto 4)
    );
\out_d_0_reg_101[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F000000"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__1_n_5\,
      I1 => zext_ln17_2_fu_228_p1(2),
      I2 => ap_CS_fsm_state3,
      I3 => grp_up_sampling2d_fix16_fu_564_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_5_[0]\,
      O => out_d_0_reg_101
    );
\out_d_0_reg_101[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__1_n_5\,
      I1 => zext_ln17_2_fu_228_p1(2),
      I2 => ap_CS_fsm_state3,
      O => ap_NS_fsm10_out
    );
\out_d_0_reg_101_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_362(0),
      Q => \out_d_0_reg_101_reg_n_5_[0]\,
      R => out_d_0_reg_101
    );
\out_d_0_reg_101_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_362(1),
      Q => \out_d_0_reg_101_reg_n_5_[1]\,
      R => out_d_0_reg_101
    );
\out_d_0_reg_101_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_362(2),
      Q => \out_d_0_reg_101_reg_n_5_[2]\,
      R => out_d_0_reg_101
    );
\out_d_0_reg_101_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_362(3),
      Q => \out_d_0_reg_101_reg_n_5_[3]\,
      R => out_d_0_reg_101
    );
\out_d_0_reg_101_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_362(4),
      Q => \out_d_0_reg_101_reg_n_5_[4]\,
      R => out_d_0_reg_101
    );
\out_d_reg_362[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_d_0_reg_101_reg_n_5_[0]\,
      O => out_d_fu_201_p2(0)
    );
\out_d_reg_362[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_d_0_reg_101_reg_n_5_[0]\,
      I1 => \out_d_0_reg_101_reg_n_5_[1]\,
      O => out_d_fu_201_p2(1)
    );
\out_d_reg_362[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \out_d_0_reg_101_reg_n_5_[0]\,
      I1 => \out_d_0_reg_101_reg_n_5_[1]\,
      I2 => \out_d_0_reg_101_reg_n_5_[2]\,
      O => out_d_fu_201_p2(2)
    );
\out_d_reg_362[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \out_d_0_reg_101_reg_n_5_[1]\,
      I1 => \out_d_0_reg_101_reg_n_5_[0]\,
      I2 => \out_d_0_reg_101_reg_n_5_[2]\,
      I3 => \out_d_0_reg_101_reg_n_5_[3]\,
      O => out_d_fu_201_p2(3)
    );
\out_d_reg_362[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \out_d_0_reg_101_reg_n_5_[2]\,
      I1 => \out_d_0_reg_101_reg_n_5_[0]\,
      I2 => \out_d_0_reg_101_reg_n_5_[1]\,
      I3 => \out_d_0_reg_101_reg_n_5_[3]\,
      I4 => \out_d_0_reg_101_reg_n_5_[4]\,
      O => out_d_fu_201_p2(4)
    );
\out_d_reg_362_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_201_p2(0),
      Q => out_d_reg_362(0),
      R => '0'
    );
\out_d_reg_362_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_201_p2(1),
      Q => out_d_reg_362(1),
      R => '0'
    );
\out_d_reg_362_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_201_p2(2),
      Q => out_d_reg_362(2),
      R => '0'
    );
\out_d_reg_362_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_201_p2(3),
      Q => out_d_reg_362(3),
      R => '0'
    );
\out_d_reg_362_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_201_p2(4),
      Q => out_d_reg_362(4),
      R => '0'
    );
\out_h_0_reg_136[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AA2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_h_0_reg_136[4]_i_3_n_5\,
      I2 => empty_12_reg_339(3),
      I3 => \out_d_0_reg_101_reg_n_5_[3]\,
      O => out_h_0_reg_1360
    );
\out_h_0_reg_136[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_2__0_n_5\,
      I1 => out_w_0_reg_147(3),
      I2 => \^ap_cs_fsm_reg[4]_0\(0),
      O => ap_NS_fsm1
    );
\out_h_0_reg_136[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000009"
    )
        port map (
      I0 => \out_d_0_reg_101_reg_n_5_[4]\,
      I1 => empty_12_reg_339(4),
      I2 => \out_d_0_reg_101_reg_n_5_[0]\,
      I3 => \out_d_0_reg_101_reg_n_5_[1]\,
      I4 => \out_d_0_reg_101_reg_n_5_[2]\,
      O => \out_h_0_reg_136[4]_i_3_n_5\
    );
\out_h_0_reg_136_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_370(0),
      Q => \out_h_0_reg_136_reg_n_5_[0]\,
      R => out_h_0_reg_1360
    );
\out_h_0_reg_136_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_370(1),
      Q => zext_ln17_2_fu_228_p1(0),
      R => out_h_0_reg_1360
    );
\out_h_0_reg_136_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_370(2),
      Q => zext_ln17_2_fu_228_p1(1),
      R => out_h_0_reg_1360
    );
\out_h_0_reg_136_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_370(3),
      Q => zext_ln17_2_fu_228_p1(2),
      R => out_h_0_reg_1360
    );
\out_h_0_reg_136_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_370(4),
      Q => zext_ln17_2_fu_228_p1(3),
      R => out_h_0_reg_1360
    );
\out_h_reg_370[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_h_0_reg_136_reg_n_5_[0]\,
      O => out_h_fu_212_p2(0)
    );
\out_h_reg_370[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_h_0_reg_136_reg_n_5_[0]\,
      I1 => zext_ln17_2_fu_228_p1(0),
      O => out_h_fu_212_p2(1)
    );
\out_h_reg_370[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \out_h_0_reg_136_reg_n_5_[0]\,
      I1 => zext_ln17_2_fu_228_p1(0),
      I2 => zext_ln17_2_fu_228_p1(1),
      O => out_h_fu_212_p2(2)
    );
\out_h_reg_370[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => zext_ln17_2_fu_228_p1(0),
      I1 => \out_h_0_reg_136_reg_n_5_[0]\,
      I2 => zext_ln17_2_fu_228_p1(1),
      I3 => zext_ln17_2_fu_228_p1(2),
      O => out_h_fu_212_p2(3)
    );
\out_h_reg_370[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => zext_ln17_2_fu_228_p1(1),
      I1 => \out_h_0_reg_136_reg_n_5_[0]\,
      I2 => zext_ln17_2_fu_228_p1(0),
      I3 => zext_ln17_2_fu_228_p1(2),
      I4 => zext_ln17_2_fu_228_p1(3),
      O => out_h_fu_212_p2(4)
    );
\out_h_reg_370_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_h_fu_212_p2(0),
      Q => out_h_reg_370(0),
      R => '0'
    );
\out_h_reg_370_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_h_fu_212_p2(1),
      Q => out_h_reg_370(1),
      R => '0'
    );
\out_h_reg_370_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_h_fu_212_p2(2),
      Q => out_h_reg_370(2),
      R => '0'
    );
\out_h_reg_370_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_h_fu_212_p2(3),
      Q => out_h_reg_370(3),
      R => '0'
    );
\out_h_reg_370_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_h_fu_212_p2(4),
      Q => out_h_reg_370(4),
      R => '0'
    );
\out_w_0_reg_147[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \ap_CS_fsm[3]_i_2__1_n_5\,
      I2 => zext_ln17_2_fu_228_p1(2),
      O => out_w_0_reg_1470
    );
\out_w_0_reg_147_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(1),
      D => \out_w_reg_388_reg_n_5_[0]\,
      Q => out_w_0_reg_147(0),
      R => out_w_0_reg_1470
    );
\out_w_0_reg_147_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(1),
      D => C(0),
      Q => out_w_0_reg_147(1),
      R => out_w_0_reg_1470
    );
\out_w_0_reg_147_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(1),
      D => C(1),
      Q => out_w_0_reg_147(2),
      R => out_w_0_reg_1470
    );
\out_w_0_reg_147_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(1),
      D => C(2),
      Q => out_w_0_reg_147(3),
      R => out_w_0_reg_1470
    );
\out_w_0_reg_147_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(1),
      D => C(3),
      Q => out_w_0_reg_147(4),
      R => out_w_0_reg_1470
    );
\out_w_reg_388[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_w_0_reg_147(0),
      O => out_w_fu_271_p2(0)
    );
\out_w_reg_388[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_w_0_reg_147(0),
      I1 => out_w_0_reg_147(1),
      O => out_w_fu_271_p2(1)
    );
\out_w_reg_388[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_w_0_reg_147(0),
      I1 => out_w_0_reg_147(1),
      I2 => out_w_0_reg_147(2),
      O => out_w_fu_271_p2(2)
    );
\out_w_reg_388[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => out_w_0_reg_147(1),
      I1 => out_w_0_reg_147(0),
      I2 => out_w_0_reg_147(2),
      I3 => out_w_0_reg_147(3),
      O => out_w_fu_271_p2(3)
    );
\out_w_reg_388[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => out_w_0_reg_147(2),
      I1 => out_w_0_reg_147(0),
      I2 => out_w_0_reg_147(1),
      I3 => out_w_0_reg_147(3),
      I4 => out_w_0_reg_147(4),
      O => out_w_fu_271_p2(4)
    );
\out_w_reg_388_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => out_w_fu_271_p2(0),
      Q => \out_w_reg_388_reg_n_5_[0]\,
      R => '0'
    );
\out_w_reg_388_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => out_w_fu_271_p2(1),
      Q => C(0),
      R => '0'
    );
\out_w_reg_388_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => out_w_fu_271_p2(2),
      Q => C(1),
      R => '0'
    );
\out_w_reg_388_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => out_w_fu_271_p2(3),
      Q => C(2),
      R => '0'
    );
\out_w_reg_388_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => out_w_fu_271_p2(4),
      Q => C(3),
      R => '0'
    );
\phi_mul4_reg_124_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => next_mul5_reg_349(1),
      Q => phi_mul4_reg_124(1),
      R => out_d_0_reg_101
    );
\phi_mul4_reg_124_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => next_mul5_reg_349(2),
      Q => phi_mul4_reg_124(2),
      R => out_d_0_reg_101
    );
\phi_mul4_reg_124_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => next_mul5_reg_349(3),
      Q => phi_mul4_reg_124(3),
      R => out_d_0_reg_101
    );
\phi_mul4_reg_124_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => next_mul5_reg_349(4),
      Q => phi_mul4_reg_124(4),
      R => out_d_0_reg_101
    );
\phi_mul4_reg_124_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => next_mul5_reg_349(5),
      Q => phi_mul4_reg_124(5),
      R => out_d_0_reg_101
    );
\phi_mul4_reg_124_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => next_mul5_reg_349(6),
      Q => phi_mul4_reg_124(6),
      R => out_d_0_reg_101
    );
\phi_mul4_reg_124_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => next_mul5_reg_349(7),
      Q => phi_mul4_reg_124(7),
      R => out_d_0_reg_101
    );
\phi_mul4_reg_124_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => next_mul5_reg_349(8),
      Q => phi_mul4_reg_124(8),
      R => out_d_0_reg_101
    );
\phi_mul_reg_112_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => next_mul_reg_354(0),
      Q => phi_mul_reg_112(0),
      R => out_d_0_reg_101
    );
\phi_mul_reg_112_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => next_mul_reg_354(1),
      Q => phi_mul_reg_112(1),
      R => out_d_0_reg_101
    );
\phi_mul_reg_112_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => next_mul_reg_354(2),
      Q => phi_mul_reg_112(2),
      R => out_d_0_reg_101
    );
\phi_mul_reg_112_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => next_mul_reg_354(3),
      Q => phi_mul_reg_112(3),
      R => out_d_0_reg_101
    );
\phi_mul_reg_112_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => next_mul_reg_354(4),
      Q => phi_mul_reg_112(4),
      R => out_d_0_reg_101
    );
\phi_mul_reg_112_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => next_mul_reg_354(5),
      Q => phi_mul_reg_112(5),
      R => out_d_0_reg_101
    );
\phi_mul_reg_112_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => next_mul_reg_354(6),
      Q => phi_mul_reg_112(6),
      R => out_d_0_reg_101
    );
\phi_mul_reg_112_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => next_mul_reg_354(7),
      Q => phi_mul_reg_112(7),
      R => out_d_0_reg_101
    );
ram_reg_0_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E4E4FFA0A0A0"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_1(6),
      I2 => i_0_reg_398_reg(6),
      I3 => grp_up_sampling2d_fix16_fu_564_output_r_address0(9),
      I4 => ram_reg_0_2,
      I5 => Q(1),
      O => \ap_CS_fsm_reg[1]_6\
    );
ram_reg_0_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E4E4FFA0A0A0"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_1(5),
      I2 => i_0_reg_398_reg(5),
      I3 => grp_up_sampling2d_fix16_fu_564_output_r_address0(8),
      I4 => ram_reg_0_2,
      I5 => Q(1),
      O => \ap_CS_fsm_reg[1]_5\
    );
ram_reg_0_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E4E4FFA0A0A0"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_1(4),
      I2 => i_0_reg_398_reg(4),
      I3 => grp_up_sampling2d_fix16_fu_564_output_r_address0(7),
      I4 => ram_reg_0_2,
      I5 => Q(1),
      O => \ap_CS_fsm_reg[1]_4\
    );
ram_reg_0_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E4E4FFA0A0A0"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_1(3),
      I2 => i_0_reg_398_reg(3),
      I3 => grp_up_sampling2d_fix16_fu_564_output_r_address0(6),
      I4 => ram_reg_0_2,
      I5 => Q(1),
      O => \ap_CS_fsm_reg[1]_3\
    );
ram_reg_0_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E4E4FFA0A0A0"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_1(2),
      I2 => i_0_reg_398_reg(2),
      I3 => grp_up_sampling2d_fix16_fu_564_output_r_address0(5),
      I4 => ram_reg_0_2,
      I5 => Q(1),
      O => \ap_CS_fsm_reg[1]_2\
    );
ram_reg_0_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E4E4FFA0A0A0"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_1(1),
      I2 => i_0_reg_398_reg(1),
      I3 => grp_up_sampling2d_fix16_fu_564_output_r_address0(4),
      I4 => ram_reg_0_2,
      I5 => Q(1),
      O => \ap_CS_fsm_reg[1]_1\
    );
ram_reg_0_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E4E4FFA0A0A0"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_1(0),
      I2 => i_0_reg_398_reg(0),
      I3 => grp_up_sampling2d_fix16_fu_564_output_r_address0(3),
      I4 => ram_reg_0_2,
      I5 => Q(1),
      O => \ap_CS_fsm_reg[1]_0\
    );
ram_reg_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0020"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_564_input_r_address0(10),
      I1 => Q(6),
      I2 => MemBank_A_address01,
      I3 => Q(1),
      I4 => ram_reg_0,
      I5 => ram_reg_0_0,
      O => ADDRARDADDR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_depthwise_conv2d_fix_2_empty is
  port (
    q00 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    kernel_0_q0 : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_depthwise_conv2d_fix_2_empty : entity is "depthwise_conv2d_fix_2_empty";
end design_1_network_0_0_depthwise_conv2d_fix_2_empty;

architecture STRUCTURE of design_1_network_0_0_depthwise_conv2d_fix_2_empty is
begin
depthwise_conv2d_fix_2_empty_ram_U: entity work.design_1_network_0_0_depthwise_conv2d_fix_2_empty_ram
     port map (
      Q(3 downto 0) => Q(3 downto 0),
      ap_clk => ap_clk,
      kernel_0_q0(14 downto 0) => kernel_0_q0(14 downto 0),
      p(3 downto 0) => p(3 downto 0),
      p_0(1 downto 0) => p_0(1 downto 0),
      q00(14 downto 0) => q00(14 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_depthwise_conv2d_fix_2_empty_17 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    kernel_0_q0 : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_depthwise_conv2d_fix_2_empty_17 : entity is "depthwise_conv2d_fix_2_empty";
end design_1_network_0_0_depthwise_conv2d_fix_2_empty_17;

architecture STRUCTURE of design_1_network_0_0_depthwise_conv2d_fix_2_empty_17 is
begin
depthwise_conv2d_fix_2_empty_ram_U: entity work.design_1_network_0_0_depthwise_conv2d_fix_2_empty_ram_20
     port map (
      Q(3 downto 0) => Q(3 downto 0),
      ap_clk => ap_clk,
      kernel_0_q0(14 downto 0) => kernel_0_q0(14 downto 0),
      p(1 downto 0) => p(1 downto 0),
      p_0(3 downto 0) => p_0(3 downto 0),
      q00(14 downto 0) => q00(14 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_MemBank_A is
  port (
    input_data_data_V_0_ack_out : out STD_LOGIC;
    MemBank_B_ce01 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[33]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    MemBank_A_address01 : out STD_LOGIC;
    \ap_CS_fsm_reg[15]\ : out STD_LOGIC;
    MemBank_B_address011_out : out STD_LOGIC;
    \ap_CS_fsm_reg[39]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[37]\ : out STD_LOGIC;
    MemBank_B_address01 : out STD_LOGIC;
    \ap_CS_fsm_reg[39]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]_1\ : out STD_LOGIC;
    q0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    ram_reg : in STD_LOGIC;
    \ram_reg_0_i_23__0\ : in STD_LOGIC;
    input_r_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_i_23__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_7 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_MemBank_A : entity is "network_MemBank_A";
end design_1_network_0_0_network_MemBank_A;

architecture STRUCTURE of design_1_network_0_0_network_MemBank_A is
begin
network_MemBank_A_ram_U: entity work.design_1_network_0_0_network_MemBank_A_ram_21
     port map (
      ADDRARDADDR(13 downto 0) => ADDRARDADDR(13 downto 0),
      MemBank_A_address01 => MemBank_A_address01,
      MemBank_B_address01 => MemBank_B_address01,
      MemBank_B_address011_out => MemBank_B_address011_out,
      MemBank_B_ce01 => MemBank_B_ce01,
      Q(19 downto 0) => Q(19 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      \ap_CS_fsm_reg[15]\ => \ap_CS_fsm_reg[15]\,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[33]\ => \ap_CS_fsm_reg[33]\,
      \ap_CS_fsm_reg[37]\ => \ap_CS_fsm_reg[37]\,
      \ap_CS_fsm_reg[39]\ => \ap_CS_fsm_reg[39]\,
      \ap_CS_fsm_reg[39]_0\ => \ap_CS_fsm_reg[39]_0\,
      \ap_CS_fsm_reg[39]_1\ => \ap_CS_fsm_reg[39]_1\,
      \ap_CS_fsm_reg[7]\ => \ap_CS_fsm_reg[7]\,
      ap_clk => ap_clk,
      d0(15 downto 0) => d0(15 downto 0),
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_r_address0(0) => input_r_address0(0),
      q0(15 downto 0) => q0(15 downto 0),
      ram_reg => ram_reg,
      ram_reg_0_0(1 downto 0) => ram_reg_0(1 downto 0),
      ram_reg_0_1 => ram_reg_0_0,
      \ram_reg_0_i_23__0\ => \ram_reg_0_i_23__0\,
      \ram_reg_0_i_23__0_0\(0) => \ram_reg_0_i_23__0_0\(0),
      ram_reg_7_0(1 downto 0) => ram_reg_7(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_MemBank_A_0 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[29]\ : out STD_LOGIC;
    MemBank_B_address010_out : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[17]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[17]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    MemBank_B_address011_out : in STD_LOGIC;
    output_r_address0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_0_i_28 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_max_pooling2d_fix16_fu_517_input_r_address0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_7 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_MemBank_A_0 : entity is "network_MemBank_A";
end design_1_network_0_0_network_MemBank_A_0;

architecture STRUCTURE of design_1_network_0_0_network_MemBank_A_0 is
begin
network_MemBank_A_ram_U: entity work.design_1_network_0_0_network_MemBank_A_ram
     port map (
      ADDRARDADDR(13 downto 0) => ADDRARDADDR(13 downto 0),
      CO(0) => CO(0),
      MemBank_B_address010_out => MemBank_B_address010_out,
      MemBank_B_address011_out => MemBank_B_address011_out,
      Q(15 downto 0) => Q(15 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      \ap_CS_fsm_reg[15]\ => \ap_CS_fsm_reg[15]\,
      \ap_CS_fsm_reg[17]\ => \ap_CS_fsm_reg[17]\,
      \ap_CS_fsm_reg[17]_0\ => \ap_CS_fsm_reg[17]_0\,
      \ap_CS_fsm_reg[29]\ => \ap_CS_fsm_reg[29]\,
      \ap_CS_fsm_reg[31]\ => \ap_CS_fsm_reg[31]\,
      \ap_CS_fsm_reg[31]_0\ => \ap_CS_fsm_reg[31]_0\,
      \ap_CS_fsm_reg[31]_1\ => \ap_CS_fsm_reg[31]_1\,
      \ap_CS_fsm_reg[31]_10\ => \ap_CS_fsm_reg[31]_10\,
      \ap_CS_fsm_reg[31]_11\ => \ap_CS_fsm_reg[31]_11\,
      \ap_CS_fsm_reg[31]_2\ => \ap_CS_fsm_reg[31]_2\,
      \ap_CS_fsm_reg[31]_3\ => \ap_CS_fsm_reg[31]_3\,
      \ap_CS_fsm_reg[31]_4\ => \ap_CS_fsm_reg[31]_4\,
      \ap_CS_fsm_reg[31]_5\ => \ap_CS_fsm_reg[31]_5\,
      \ap_CS_fsm_reg[31]_6\ => \ap_CS_fsm_reg[31]_6\,
      \ap_CS_fsm_reg[31]_7\ => \ap_CS_fsm_reg[31]_7\,
      \ap_CS_fsm_reg[31]_8\ => \ap_CS_fsm_reg[31]_8\,
      \ap_CS_fsm_reg[31]_9\ => \ap_CS_fsm_reg[31]_9\,
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]\,
      \ap_CS_fsm_reg[7]\ => \ap_CS_fsm_reg[7]\,
      \ap_CS_fsm_reg[7]_0\ => \ap_CS_fsm_reg[7]_0\,
      \ap_CS_fsm_reg[7]_1\ => \ap_CS_fsm_reg[7]_1\,
      \ap_CS_fsm_reg[9]\ => \ap_CS_fsm_reg[9]\,
      ap_clk => ap_clk,
      d0(15 downto 0) => d0(15 downto 0),
      grp_max_pooling2d_fix16_fu_517_input_r_address0(13 downto 0) => grp_max_pooling2d_fix16_fu_517_input_r_address0(13 downto 0),
      output_r_address0(11 downto 0) => output_r_address0(11 downto 0),
      q0(15 downto 0) => q0(15 downto 0),
      ram_reg_0_0(14 downto 0) => ram_reg_0(14 downto 0),
      ram_reg_0_1 => ram_reg_0_0,
      ram_reg_0_i_28(11 downto 0) => ram_reg_0_i_28(11 downto 0),
      ram_reg_7_0(1 downto 0) => ram_reg_7(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_MemBank_Out is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_MemBank_Out : entity is "network_MemBank_Out";
end design_1_network_0_0_network_MemBank_Out;

architecture STRUCTURE of design_1_network_0_0_network_MemBank_Out is
begin
network_MemBank_Out_ram_U: entity work.design_1_network_0_0_network_MemBank_Out_ram
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      q0(15 downto 0) => q0(15 downto 0),
      ram_reg_0(9 downto 0) => ram_reg(9 downto 0),
      ram_reg_1(9 downto 0) => ram_reg_0(9 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_SeparableConv2D_1_w_1 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_clk : in STD_LOGIC;
    SeparableConv2D_1_w_1_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_SeparableConv2D_1_w_1 : entity is "network_SeparableConv2D_1_w_1";
end design_1_network_0_0_network_SeparableConv2D_1_w_1;

architecture STRUCTURE of design_1_network_0_0_network_SeparableConv2D_1_w_1 is
begin
network_SeparableConv2D_1_w_1_rom_U: entity work.design_1_network_0_0_network_SeparableConv2D_1_w_1_rom
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      DOADO(13 downto 0) => DOADO(13 downto 0),
      SeparableConv2D_1_w_1_ce0 => SeparableConv2D_1_w_1_ce0,
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_SeparableConv2D_2_w_1 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    SeparableConv2D_2_w_1_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_SeparableConv2D_2_w_1 : entity is "network_SeparableConv2D_2_w_1";
end design_1_network_0_0_network_SeparableConv2D_2_w_1;

architecture STRUCTURE of design_1_network_0_0_network_SeparableConv2D_2_w_1 is
begin
network_SeparableConv2D_2_w_1_rom_U: entity work.design_1_network_0_0_network_SeparableConv2D_2_w_1_rom
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      DOADO(14 downto 0) => DOADO(14 downto 0),
      SeparableConv2D_2_w_1_ce0 => SeparableConv2D_2_w_1_ce0,
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_SeparableConv2D_3_w_1 is
  port (
    kernel_0_q0 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    SeparableConv2D_3_w_1_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_SeparableConv2D_3_w_1 : entity is "network_SeparableConv2D_3_w_1";
end design_1_network_0_0_network_SeparableConv2D_3_w_1;

architecture STRUCTURE of design_1_network_0_0_network_SeparableConv2D_3_w_1 is
begin
network_SeparableConv2D_3_w_1_rom_U: entity work.design_1_network_0_0_network_SeparableConv2D_3_w_1_rom
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      DOADO(14 downto 0) => DOADO(14 downto 0),
      Q(0) => Q(0),
      SeparableConv2D_3_w_1_ce0 => SeparableConv2D_3_w_1_ce0,
      ap_clk => ap_clk,
      kernel_0_q0(14 downto 0) => kernel_0_q0(14 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_SeparableConv2D_4_w_1 is
  port (
    kernel_0_q0 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    SeparableConv2D_4_w_1_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_SeparableConv2D_4_w_1 : entity is "network_SeparableConv2D_4_w_1";
end design_1_network_0_0_network_SeparableConv2D_4_w_1;

architecture STRUCTURE of design_1_network_0_0_network_SeparableConv2D_4_w_1 is
begin
network_SeparableConv2D_4_w_1_rom_U: entity work.design_1_network_0_0_network_SeparableConv2D_4_w_1_rom
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      DOADO(13 downto 0) => DOADO(13 downto 0),
      Q(0) => Q(0),
      SeparableConv2D_4_w_1_ce0 => SeparableConv2D_4_w_1_ce0,
      ap_clk => ap_clk,
      kernel_0_q0(14 downto 0) => kernel_0_q0(14 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_mul_mul_16s_13s_30_1_1 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    k_w_0_reg_163 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buffer_1_reg_151_reg[15]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \buffer_1_reg_151_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_mul_mul_16s_13s_30_1_1 : entity is "network_mul_mul_16s_13s_30_1_1";
end design_1_network_0_0_network_mul_mul_16s_13s_30_1_1;

architecture STRUCTURE of design_1_network_0_0_network_mul_mul_16s_13s_30_1_1 is
begin
network_mul_mul_16s_13s_30_1_1_DSP48_0_U: entity work.design_1_network_0_0_network_mul_mul_16s_13s_30_1_1_DSP48_0
     port map (
      D(15 downto 0) => D(15 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      ap_clk => ap_clk,
      \buffer_1_reg_151_reg[15]\(1 downto 0) => \buffer_1_reg_151_reg[15]\(1 downto 0),
      \buffer_1_reg_151_reg[15]_0\(15 downto 0) => \buffer_1_reg_151_reg[15]_0\(15 downto 0),
      k_w_0_reg_163(1 downto 0) => k_w_0_reg_163(1 downto 0),
      p_0(3 downto 0) => p(3 downto 0),
      p_1(3 downto 0) => p_0(3 downto 0),
      p_2(3 downto 0) => p_1(3 downto 0),
      p_3(3 downto 0) => p_2(3 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_mul_mul_16s_14s_30_1_1 is
  port (
    trunc_ln42_fu_299_p1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_7 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_mul_mul_16s_14s_30_1_1 : entity is "network_mul_mul_16s_14s_30_1_1";
end design_1_network_0_0_network_mul_mul_16s_14s_30_1_1;

architecture STRUCTURE of design_1_network_0_0_network_mul_mul_16s_14s_30_1_1 is
begin
network_mul_mul_16s_14s_30_1_1_DSP48_1_U: entity work.design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_DSP48_1
     port map (
      CO(0) => CO(0),
      DI(0) => DI(0),
      Q(3 downto 0) => Q(3 downto 0),
      ap_clk => ap_clk,
      p_0(3 downto 0) => p(3 downto 0),
      q0(15 downto 0) => q0(15 downto 0),
      ram_reg_7(13 downto 0) => ram_reg_7(13 downto 0),
      trunc_ln42_fu_299_p1(15 downto 0) => trunc_ln42_fu_299_p1(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_mul_mul_16s_15s_31_1_1 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    buffer_0_reg_126_reg : in STD_LOGIC_VECTOR ( 16 downto 0 );
    p_4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buffer_0_reg_126_reg[19]\ : in STD_LOGIC;
    \buffer_0_reg_126_reg[19]_0\ : in STD_LOGIC;
    \buffer_0_reg_126_reg[19]_1\ : in STD_LOGIC;
    \buffer_0_reg_126_reg[19]_2\ : in STD_LOGIC;
    \buffer_0_reg_126_reg[23]\ : in STD_LOGIC;
    \buffer_0_reg_126_reg[23]_0\ : in STD_LOGIC;
    \buffer_0_reg_126_reg[23]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_mul_mul_16s_15s_31_1_1 : entity is "network_mul_mul_16s_15s_31_1_1";
end design_1_network_0_0_network_mul_mul_16s_15s_31_1_1;

architecture STRUCTURE of design_1_network_0_0_network_mul_mul_16s_15s_31_1_1 is
begin
network_mul_mul_16s_15s_31_1_1_DSP48_3_U: entity work.design_1_network_0_0_network_mul_mul_16s_15s_31_1_1_DSP48_3
     port map (
      O(3 downto 0) => O(3 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      ap_clk => ap_clk,
      buffer_0_reg_126_reg(16 downto 0) => buffer_0_reg_126_reg(16 downto 0),
      \buffer_0_reg_126_reg[19]\ => \buffer_0_reg_126_reg[19]\,
      \buffer_0_reg_126_reg[19]_0\ => \buffer_0_reg_126_reg[19]_0\,
      \buffer_0_reg_126_reg[19]_1\ => \buffer_0_reg_126_reg[19]_1\,
      \buffer_0_reg_126_reg[19]_2\ => \buffer_0_reg_126_reg[19]_2\,
      \buffer_0_reg_126_reg[23]\ => \buffer_0_reg_126_reg[23]\,
      \buffer_0_reg_126_reg[23]_0\ => \buffer_0_reg_126_reg[23]_0\,
      \buffer_0_reg_126_reg[23]_1\ => \buffer_0_reg_126_reg[23]_1\,
      p_0(3 downto 0) => p(3 downto 0),
      p_1(3 downto 0) => p_0(3 downto 0),
      p_2(3 downto 0) => p_1(3 downto 0),
      p_3(3 downto 0) => p_2(3 downto 0),
      p_4(3 downto 0) => p_3(3 downto 0),
      p_5(3 downto 0) => p_4(3 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_mul_mul_16s_15s_31_1_1_12 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \buffer_0_reg_198_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buffer_0_reg_198_reg[23]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \buffer_0_reg_198_reg[23]_1\ : in STD_LOGIC;
    buffer_0_reg_198_reg : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buffer_0_reg_198_reg[19]\ : in STD_LOGIC;
    \buffer_0_reg_198_reg[19]_0\ : in STD_LOGIC;
    \buffer_0_reg_198_reg[19]_1\ : in STD_LOGIC;
    \buffer_0_reg_198_reg[19]_2\ : in STD_LOGIC;
    \buffer_0_reg_198_reg[23]_2\ : in STD_LOGIC;
    \buffer_0_reg_198_reg[23]_3\ : in STD_LOGIC;
    \buffer_0_reg_198_reg[23]_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_mul_mul_16s_15s_31_1_1_12 : entity is "network_mul_mul_16s_15s_31_1_1";
end design_1_network_0_0_network_mul_mul_16s_15s_31_1_1_12;

architecture STRUCTURE of design_1_network_0_0_network_mul_mul_16s_15s_31_1_1_12 is
begin
network_mul_mul_16s_15s_31_1_1_DSP48_3_U: entity work.design_1_network_0_0_network_mul_mul_16s_15s_31_1_1_DSP48_3_13
     port map (
      O(3 downto 0) => O(3 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      ap_clk => ap_clk,
      buffer_0_reg_198_reg(16 downto 0) => buffer_0_reg_198_reg(16 downto 0),
      \buffer_0_reg_198_reg[19]\ => \buffer_0_reg_198_reg[19]\,
      \buffer_0_reg_198_reg[19]_0\ => \buffer_0_reg_198_reg[19]_0\,
      \buffer_0_reg_198_reg[19]_1\ => \buffer_0_reg_198_reg[19]_1\,
      \buffer_0_reg_198_reg[19]_2\ => \buffer_0_reg_198_reg[19]_2\,
      \buffer_0_reg_198_reg[23]\(3 downto 0) => \buffer_0_reg_198_reg[23]\(3 downto 0),
      \buffer_0_reg_198_reg[23]_0\(12 downto 0) => \buffer_0_reg_198_reg[23]_0\(12 downto 0),
      \buffer_0_reg_198_reg[23]_1\ => \buffer_0_reg_198_reg[23]_1\,
      \buffer_0_reg_198_reg[23]_2\ => \buffer_0_reg_198_reg[23]_2\,
      \buffer_0_reg_198_reg[23]_3\ => \buffer_0_reg_198_reg[23]_3\,
      \buffer_0_reg_198_reg[23]_4\ => \buffer_0_reg_198_reg[23]_4\,
      p_0(3 downto 0) => p(3 downto 0),
      p_1(3 downto 0) => p_0(3 downto 0),
      p_2(3 downto 0) => p_1(3 downto 0),
      p_3(3 downto 0) => p_2(3 downto 0),
      p_4(3 downto 0) => p_3(3 downto 0),
      q0(15 downto 0) => q0(15 downto 0),
      q00(14 downto 0) => q00(14 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_mul_mul_16s_15s_31_1_1_9 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    out_w_0_reg_173 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buffer_0_reg_184_reg : in STD_LOGIC_VECTOR ( 16 downto 0 );
    buffer_0_reg_184_reg_15_sp_1 : in STD_LOGIC;
    \buffer_0_reg_184_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \buffer_0_reg_184_reg[19]\ : in STD_LOGIC;
    \buffer_0_reg_184_reg[19]_0\ : in STD_LOGIC;
    \buffer_0_reg_184_reg[19]_1\ : in STD_LOGIC;
    \buffer_0_reg_184_reg[19]_2\ : in STD_LOGIC;
    \buffer_0_reg_184_reg[22]\ : in STD_LOGIC;
    \buffer_0_reg_184_reg[22]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_mul_mul_16s_15s_31_1_1_9 : entity is "network_mul_mul_16s_15s_31_1_1";
end design_1_network_0_0_network_mul_mul_16s_15s_31_1_1_9;

architecture STRUCTURE of design_1_network_0_0_network_mul_mul_16s_15s_31_1_1_9 is
  signal buffer_0_reg_184_reg_15_sn_1 : STD_LOGIC;
begin
  buffer_0_reg_184_reg_15_sn_1 <= buffer_0_reg_184_reg_15_sp_1;
network_mul_mul_16s_15s_31_1_1_DSP48_3_U: entity work.design_1_network_0_0_network_mul_mul_16s_15s_31_1_1_DSP48_3_10
     port map (
      O(3 downto 0) => O(3 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      ap_clk => ap_clk,
      buffer_0_reg_184_reg(16 downto 0) => buffer_0_reg_184_reg(16 downto 0),
      \buffer_0_reg_184_reg[15]_0\(13 downto 0) => \buffer_0_reg_184_reg[15]_0\(13 downto 0),
      \buffer_0_reg_184_reg[19]\ => \buffer_0_reg_184_reg[19]\,
      \buffer_0_reg_184_reg[19]_0\ => \buffer_0_reg_184_reg[19]_0\,
      \buffer_0_reg_184_reg[19]_1\ => \buffer_0_reg_184_reg[19]_1\,
      \buffer_0_reg_184_reg[19]_2\ => \buffer_0_reg_184_reg[19]_2\,
      \buffer_0_reg_184_reg[22]\ => \buffer_0_reg_184_reg[22]\,
      \buffer_0_reg_184_reg[22]_0\ => \buffer_0_reg_184_reg[22]_0\,
      buffer_0_reg_184_reg_15_sp_1 => buffer_0_reg_184_reg_15_sn_1,
      out_w_0_reg_173(2 downto 0) => out_w_0_reg_173(2 downto 0),
      p_0(3 downto 0) => p(3 downto 0),
      p_1(3 downto 0) => p_0(3 downto 0),
      p_2(3 downto 0) => p_1(3 downto 0),
      p_3(3 downto 0) => p_2(3 downto 0),
      p_4(2 downto 0) => p_3(2 downto 0),
      q0(15 downto 0) => q0(15 downto 0),
      q00(14 downto 0) => q00(14 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_mul_mul_16s_16s_32_1_1 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \buffer_0_reg_200_reg[22]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buffer_0_reg_200_reg[22]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \buffer_0_reg_200_reg[22]_1\ : in STD_LOGIC;
    buffer_0_reg_200_reg : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buffer_0_reg_200_reg[19]\ : in STD_LOGIC;
    \buffer_0_reg_200_reg[19]_0\ : in STD_LOGIC;
    \buffer_0_reg_200_reg[19]_1\ : in STD_LOGIC;
    \buffer_0_reg_200_reg[19]_2\ : in STD_LOGIC;
    \buffer_0_reg_200_reg[22]_2\ : in STD_LOGIC;
    \buffer_0_reg_200_reg[22]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_mul_mul_16s_16s_32_1_1 : entity is "network_mul_mul_16s_16s_32_1_1";
end design_1_network_0_0_network_mul_mul_16s_16s_32_1_1;

architecture STRUCTURE of design_1_network_0_0_network_mul_mul_16s_16s_32_1_1 is
begin
network_mul_mul_16s_16s_32_1_1_DSP48_2_U: entity work.design_1_network_0_0_network_mul_mul_16s_16s_32_1_1_DSP48_2
     port map (
      O(3 downto 0) => O(3 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      ap_clk => ap_clk,
      buffer_0_reg_200_reg(16 downto 0) => buffer_0_reg_200_reg(16 downto 0),
      \buffer_0_reg_200_reg[19]\ => \buffer_0_reg_200_reg[19]\,
      \buffer_0_reg_200_reg[19]_0\ => \buffer_0_reg_200_reg[19]_0\,
      \buffer_0_reg_200_reg[19]_1\ => \buffer_0_reg_200_reg[19]_1\,
      \buffer_0_reg_200_reg[19]_2\ => \buffer_0_reg_200_reg[19]_2\,
      \buffer_0_reg_200_reg[22]\(3 downto 0) => \buffer_0_reg_200_reg[22]\(3 downto 0),
      \buffer_0_reg_200_reg[22]_0\(13 downto 0) => \buffer_0_reg_200_reg[22]_0\(13 downto 0),
      \buffer_0_reg_200_reg[22]_1\ => \buffer_0_reg_200_reg[22]_1\,
      \buffer_0_reg_200_reg[22]_2\ => \buffer_0_reg_200_reg[22]_2\,
      \buffer_0_reg_200_reg[22]_3\ => \buffer_0_reg_200_reg[22]_3\,
      p_0(3 downto 0) => p(3 downto 0),
      p_1(3 downto 0) => p_0(3 downto 0),
      p_2(3 downto 0) => p_1(3 downto 0),
      p_3(3 downto 0) => p_2(3 downto 0),
      p_4(2 downto 0) => p_3(2 downto 0),
      q0(15 downto 0) => q0(15 downto 0),
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_mul_mul_16s_16s_32_1_1_15 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    q00 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    zext_ln37_10_fu_469_p1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    buffer_1_reg_261_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    output_r_d0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_mul_mul_16s_16s_32_1_1_15 : entity is "network_mul_mul_16s_16s_32_1_1";
end design_1_network_0_0_network_mul_mul_16s_16s_32_1_1_15;

architecture STRUCTURE of design_1_network_0_0_network_mul_mul_16s_16s_32_1_1_15 is
begin
network_mul_mul_16s_16s_32_1_1_DSP48_2_U: entity work.design_1_network_0_0_network_mul_mul_16s_16s_32_1_1_DSP48_2_16
     port map (
      O(3 downto 0) => O(3 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      ap_clk => ap_clk,
      buffer_1_reg_261_reg(15 downto 0) => buffer_1_reg_261_reg(15 downto 0),
      output_r_d0(15 downto 0) => output_r_d0(15 downto 0),
      p_0(3 downto 0) => p(3 downto 0),
      p_1(3 downto 0) => p_0(3 downto 0),
      p_2(3 downto 0) => p_1(3 downto 0),
      q0(15 downto 0) => q0(15 downto 0),
      q00(14 downto 0) => q00(14 downto 0),
      zext_ln37_10_fu_469_p1(1 downto 0) => zext_ln37_10_fu_469_p1(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_mul_mul_16s_16s_32_1_1_18 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    q00 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    buffer_1_reg_257_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    zext_ln37_17_fu_461_p1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_depthwise_conv2d_fix_1_fu_473_output_r_d0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_mul_mul_16s_16s_32_1_1_18 : entity is "network_mul_mul_16s_16s_32_1_1";
end design_1_network_0_0_network_mul_mul_16s_16s_32_1_1_18;

architecture STRUCTURE of design_1_network_0_0_network_mul_mul_16s_16s_32_1_1_18 is
begin
network_mul_mul_16s_16s_32_1_1_DSP48_2_U: entity work.design_1_network_0_0_network_mul_mul_16s_16s_32_1_1_DSP48_2_19
     port map (
      O(3 downto 0) => O(3 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      ap_clk => ap_clk,
      buffer_1_reg_257_reg(15 downto 0) => buffer_1_reg_257_reg(15 downto 0),
      grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(15 downto 0) => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(15 downto 0),
      p_0(3 downto 0) => p(3 downto 0),
      p_1(3 downto 0) => p_0(3 downto 0),
      p_2(3 downto 0) => p_1(3 downto 0),
      q0(15 downto 0) => q0(15 downto 0),
      q00(14 downto 0) => q00(14 downto 0),
      zext_ln37_17_fu_461_p1(1 downto 0) => zext_ln37_17_fu_461_p1(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_sig_buffer_keep_V is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC;
    sig_buffer_dest_V_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    input_data_data_V_0_ack_out : in STD_LOGIC;
    input_data_keep_V_0_payload_B : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_keep_V_0_payload_A : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_keep_V_0_sel : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_sig_buffer_keep_V : entity is "network_sig_buffer_keep_V";
end design_1_network_0_0_network_sig_buffer_keep_V;

architecture STRUCTURE of design_1_network_0_0_network_sig_buffer_keep_V is
begin
network_sig_buffer_keep_V_ram_U: entity work.design_1_network_0_0_network_sig_buffer_keep_V_ram_6
     port map (
      D(1 downto 0) => D(1 downto 0),
      ap_clk => ap_clk,
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_data_keep_V_0_payload_A(1 downto 0) => input_data_keep_V_0_payload_A(1 downto 0),
      input_data_keep_V_0_payload_B(1 downto 0) => input_data_keep_V_0_payload_B(1 downto 0),
      input_data_keep_V_0_sel => input_data_keep_V_0_sel,
      sig_buffer_dest_V_address0(9 downto 0) => sig_buffer_dest_V_address0(9 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_sig_buffer_keep_V_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC;
    sig_buffer_dest_V_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    input_data_data_V_0_ack_out : in STD_LOGIC;
    input_data_strb_V_0_payload_B : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_strb_V_0_payload_A : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_strb_V_0_sel : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_sig_buffer_keep_V_3 : entity is "network_sig_buffer_keep_V";
end design_1_network_0_0_network_sig_buffer_keep_V_3;

architecture STRUCTURE of design_1_network_0_0_network_sig_buffer_keep_V_3 is
begin
network_sig_buffer_keep_V_ram_U: entity work.design_1_network_0_0_network_sig_buffer_keep_V_ram
     port map (
      D(1 downto 0) => D(1 downto 0),
      ap_clk => ap_clk,
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_data_strb_V_0_payload_A(1 downto 0) => input_data_strb_V_0_payload_A(1 downto 0),
      input_data_strb_V_0_payload_B(1 downto 0) => input_data_strb_V_0_payload_B(1 downto 0),
      input_data_strb_V_0_sel => input_data_strb_V_0_sel,
      sig_buffer_dest_V_address0(9 downto 0) => sig_buffer_dest_V_address0(9 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_sig_buffer_user_V is
  port (
    sig_buffer_dest_V_ce0 : out STD_LOGIC;
    sig_buffer_dest_V_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]\ : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    \i_2_reg_420_reg[8]\ : out STD_LOGIC;
    \i_0_reg_398_reg[9]\ : out STD_LOGIC;
    \i_0_reg_398_reg[8]\ : out STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_0_reg_398_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    input_data_dest_V_0_payload_B : in STD_LOGIC;
    input_data_dest_V_0_payload_A : in STD_LOGIC;
    input_data_dest_V_0_sel : in STD_LOGIC;
    \output_data_dest_V_1_payload_B_reg[0]\ : in STD_LOGIC;
    \output_data_dest_V_1_payload_B_reg[0]_0\ : in STD_LOGIC;
    output_data_dest_V_1_sel_wr : in STD_LOGIC;
    output_data_dest_V_1_payload_A : in STD_LOGIC;
    output_data_dest_V_1_payload_B : in STD_LOGIC;
    input_data_data_V_0_ack_out : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0[0]_i_2__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_sig_buffer_user_V : entity is "network_sig_buffer_user_V";
end design_1_network_0_0_network_sig_buffer_user_V;

architecture STRUCTURE of design_1_network_0_0_network_sig_buffer_user_V is
begin
network_sig_buffer_user_V_ram_U: entity work.design_1_network_0_0_network_sig_buffer_user_V_ram_8
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      i_0_reg_398_reg(5 downto 0) => i_0_reg_398_reg(5 downto 0),
      \i_0_reg_398_reg[8]\ => \i_0_reg_398_reg[8]\,
      \i_0_reg_398_reg[9]\ => \i_0_reg_398_reg[9]\,
      \i_2_reg_420_reg[8]\ => \i_2_reg_420_reg[8]\,
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_data_dest_V_0_payload_A => input_data_dest_V_0_payload_A,
      input_data_dest_V_0_payload_B => input_data_dest_V_0_payload_B,
      input_data_dest_V_0_sel => input_data_dest_V_0_sel,
      output_data_dest_V_1_payload_A => output_data_dest_V_1_payload_A,
      output_data_dest_V_1_payload_B => output_data_dest_V_1_payload_B,
      \output_data_dest_V_1_payload_B_reg[0]\ => \output_data_dest_V_1_payload_B_reg[0]\,
      \output_data_dest_V_1_payload_B_reg[0]_0\ => \output_data_dest_V_1_payload_B_reg[0]_0\,
      output_data_dest_V_1_sel_wr => output_data_dest_V_1_sel_wr,
      \q0[0]_i_2__0_0\ => \q0[0]_i_2__0\,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[0]_3\(3 downto 0) => \q0_reg[0]_2\(3 downto 0),
      ram_reg(5 downto 0) => ram_reg(5 downto 0),
      sig_buffer_dest_V_address0(5 downto 0) => sig_buffer_dest_V_address0(5 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_sig_buffer_user_V_1 is
  port (
    \q0_reg[0]\ : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    input_data_id_V_0_payload_B : in STD_LOGIC;
    input_data_id_V_0_payload_A : in STD_LOGIC;
    input_data_id_V_0_sel : in STD_LOGIC;
    \output_data_id_V_1_payload_B_reg[0]\ : in STD_LOGIC;
    \output_data_id_V_1_payload_B_reg[0]_0\ : in STD_LOGIC;
    output_data_id_V_1_sel_wr : in STD_LOGIC;
    output_data_id_V_1_payload_A : in STD_LOGIC;
    output_data_id_V_1_payload_B : in STD_LOGIC;
    sig_buffer_dest_V_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0[0]_i_2__1\ : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_sig_buffer_user_V_1 : entity is "network_sig_buffer_user_V";
end design_1_network_0_0_network_sig_buffer_user_V_1;

architecture STRUCTURE of design_1_network_0_0_network_sig_buffer_user_V_1 is
begin
network_sig_buffer_user_V_ram_U: entity work.design_1_network_0_0_network_sig_buffer_user_V_ram_7
     port map (
      ap_clk => ap_clk,
      input_data_id_V_0_payload_A => input_data_id_V_0_payload_A,
      input_data_id_V_0_payload_B => input_data_id_V_0_payload_B,
      input_data_id_V_0_sel => input_data_id_V_0_sel,
      output_data_id_V_1_payload_A => output_data_id_V_1_payload_A,
      output_data_id_V_1_payload_B => output_data_id_V_1_payload_B,
      \output_data_id_V_1_payload_B_reg[0]\ => \output_data_id_V_1_payload_B_reg[0]\,
      \output_data_id_V_1_payload_B_reg[0]_0\ => \output_data_id_V_1_payload_B_reg[0]_0\,
      output_data_id_V_1_sel_wr => output_data_id_V_1_sel_wr,
      \q0[0]_i_2__1_0\ => \q0[0]_i_2__1\,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[0]_3\ => \q0_reg[0]_2\,
      \q0_reg[0]_4\ => \q0_reg[0]_3\,
      sig_buffer_dest_V_address0(9 downto 0) => sig_buffer_dest_V_address0(9 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_sig_buffer_user_V_2 is
  port (
    input_data_last_V_tm_fu_626_p1 : out STD_LOGIC;
    sig_buffer_dest_V_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    \i_2_reg_420_reg[8]\ : out STD_LOGIC;
    input_data_last_V_0_payload_B : in STD_LOGIC;
    input_data_last_V_0_sel : in STD_LOGIC;
    input_data_last_V_0_payload_A : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_0_reg_398_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \output_data_last_V_1_payload_B_reg[0]\ : in STD_LOGIC;
    \output_data_last_V_1_payload_B_reg[0]_0\ : in STD_LOGIC;
    output_data_last_V_1_sel_wr : in STD_LOGIC;
    output_data_last_V_1_payload_A : in STD_LOGIC;
    output_data_last_V_1_payload_B : in STD_LOGIC;
    input_data_data_V_0_ack_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_sig_buffer_user_V_2 : entity is "network_sig_buffer_user_V";
end design_1_network_0_0_network_sig_buffer_user_V_2;

architecture STRUCTURE of design_1_network_0_0_network_sig_buffer_user_V_2 is
begin
network_sig_buffer_user_V_ram_U: entity work.design_1_network_0_0_network_sig_buffer_user_V_ram_5
     port map (
      Q(5 downto 0) => Q(5 downto 0),
      ap_clk => ap_clk,
      i_0_reg_398_reg(5 downto 0) => i_0_reg_398_reg(5 downto 0),
      \i_2_reg_420_reg[8]\ => \i_2_reg_420_reg[8]\,
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_data_last_V_0_payload_A => input_data_last_V_0_payload_A,
      input_data_last_V_0_payload_B => input_data_last_V_0_payload_B,
      input_data_last_V_0_sel => input_data_last_V_0_sel,
      input_data_last_V_tm_fu_626_p1(0) => input_data_last_V_tm_fu_626_p1,
      output_data_last_V_1_payload_A => output_data_last_V_1_payload_A,
      output_data_last_V_1_payload_B => output_data_last_V_1_payload_B,
      \output_data_last_V_1_payload_B_reg[0]\ => \output_data_last_V_1_payload_B_reg[0]\,
      \output_data_last_V_1_payload_B_reg[0]_0\ => \output_data_last_V_1_payload_B_reg[0]_0\,
      output_data_last_V_1_sel_wr => output_data_last_V_1_sel_wr,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[0]_3\(5 downto 0) => \q0_reg[0]_2\(5 downto 0),
      \q0_reg[0]_4\ => \q0_reg[0]_3\,
      \q0_reg[0]_5\ => \q0_reg[0]_4\,
      ram_reg(0) => ram_reg(0),
      sig_buffer_dest_V_address0(3 downto 0) => sig_buffer_dest_V_address0(3 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network_sig_buffer_user_V_4 is
  port (
    \q0_reg[0]\ : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    input_data_user_V_0_payload_B : in STD_LOGIC;
    input_data_user_V_0_payload_A : in STD_LOGIC;
    input_data_user_V_0_sel : in STD_LOGIC;
    \output_data_user_V_1_payload_B_reg[0]\ : in STD_LOGIC;
    \output_data_user_V_1_payload_B_reg[0]_0\ : in STD_LOGIC;
    output_data_user_V_1_sel_wr : in STD_LOGIC;
    output_data_user_V_1_payload_A : in STD_LOGIC;
    output_data_user_V_1_payload_B : in STD_LOGIC;
    sig_buffer_dest_V_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0[0]_i_2\ : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network_sig_buffer_user_V_4 : entity is "network_sig_buffer_user_V";
end design_1_network_0_0_network_sig_buffer_user_V_4;

architecture STRUCTURE of design_1_network_0_0_network_sig_buffer_user_V_4 is
begin
network_sig_buffer_user_V_ram_U: entity work.design_1_network_0_0_network_sig_buffer_user_V_ram
     port map (
      ap_clk => ap_clk,
      input_data_user_V_0_payload_A => input_data_user_V_0_payload_A,
      input_data_user_V_0_payload_B => input_data_user_V_0_payload_B,
      input_data_user_V_0_sel => input_data_user_V_0_sel,
      output_data_user_V_1_payload_A => output_data_user_V_1_payload_A,
      output_data_user_V_1_payload_B => output_data_user_V_1_payload_B,
      \output_data_user_V_1_payload_B_reg[0]\ => \output_data_user_V_1_payload_B_reg[0]\,
      \output_data_user_V_1_payload_B_reg[0]_0\ => \output_data_user_V_1_payload_B_reg[0]_0\,
      output_data_user_V_1_sel_wr => output_data_user_V_1_sel_wr,
      \q0[0]_i_2_0\ => \q0[0]_i_2\,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[0]_3\ => \q0_reg[0]_2\,
      \q0_reg[0]_4\ => \q0_reg[0]_3\,
      sig_buffer_dest_V_address0(9 downto 0) => sig_buffer_dest_V_address0(9 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_pointwise_conv2d_fix_1_SeparableConv2D_1_b_s is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_pointwise_conv2d_fix_1_SeparableConv2D_1_b_s : entity is "pointwise_conv2d_fix_1_SeparableConv2D_1_b_s";
end design_1_network_0_0_pointwise_conv2d_fix_1_SeparableConv2D_1_b_s;

architecture STRUCTURE of design_1_network_0_0_pointwise_conv2d_fix_1_SeparableConv2D_1_b_s is
begin
pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom_U: entity work.design_1_network_0_0_pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom
     port map (
      D(12 downto 0) => D(12 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[6]_0\(0) => \q0_reg[6]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_pointwise_conv2d_fix_1_SeparableConv2D_1_w_s is
  port (
    d0 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q0_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_pointwise_conv2d_fix_1_SeparableConv2D_1_w_s : entity is "pointwise_conv2d_fix_1_SeparableConv2D_1_w_s";
end design_1_network_0_0_pointwise_conv2d_fix_1_SeparableConv2D_1_w_s;

architecture STRUCTURE of design_1_network_0_0_pointwise_conv2d_fix_1_SeparableConv2D_1_w_s is
begin
pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U: entity work.design_1_network_0_0_pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom
     port map (
      Q(0) => Q(0),
      ap_clk => ap_clk,
      d0(14 downto 0) => d0(14 downto 0),
      q0_reg_0(4 downto 0) => q0_reg(4 downto 0),
      q0_reg_1(2 downto 0) => q0_reg_0(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_pointwise_conv2d_fix_1_kernel_buffer_1 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_pointwise_conv2d_fix_1_kernel_buffer_1 : entity is "pointwise_conv2d_fix_1_kernel_buffer_1";
end design_1_network_0_0_pointwise_conv2d_fix_1_kernel_buffer_1;

architecture STRUCTURE of design_1_network_0_0_pointwise_conv2d_fix_1_kernel_buffer_1 is
begin
pointwise_conv2d_fix_1_kernel_buffer_1_ram_U: entity work.design_1_network_0_0_pointwise_conv2d_fix_1_kernel_buffer_1_ram
     port map (
      Q(3 downto 0) => Q(3 downto 0),
      ap_clk => ap_clk,
      p(1 downto 0) => p(1 downto 0),
      p_0(3 downto 0) => p_0(3 downto 0),
      q0(14 downto 0) => q0(14 downto 0),
      q00(14 downto 0) => q00(14 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_pointwise_conv2d_fix_1_kernel_buffer_1_11 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_pointwise_conv2d_fix_1_kernel_buffer_1_11 : entity is "pointwise_conv2d_fix_1_kernel_buffer_1";
end design_1_network_0_0_pointwise_conv2d_fix_1_kernel_buffer_1_11;

architecture STRUCTURE of design_1_network_0_0_pointwise_conv2d_fix_1_kernel_buffer_1_11 is
begin
pointwise_conv2d_fix_1_kernel_buffer_1_ram_U: entity work.design_1_network_0_0_pointwise_conv2d_fix_1_kernel_buffer_1_ram_14
     port map (
      Q(3 downto 0) => Q(3 downto 0),
      ap_clk => ap_clk,
      d0(14 downto 0) => d0(14 downto 0),
      p(1 downto 0) => p(1 downto 0),
      p_0(3 downto 0) => p_0(3 downto 0),
      q00(14 downto 0) => q00(14 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_pointwise_conv2d_fix_2_SeparableConv2D_2_b_s is
  port (
    \q0_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_pointwise_conv2d_fix_2_SeparableConv2D_2_b_s : entity is "pointwise_conv2d_fix_2_SeparableConv2D_2_b_s";
end design_1_network_0_0_pointwise_conv2d_fix_2_SeparableConv2D_2_b_s;

architecture STRUCTURE of design_1_network_0_0_pointwise_conv2d_fix_2_SeparableConv2D_2_b_s is
begin
pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom_U: entity work.design_1_network_0_0_pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom
     port map (
      Q(2 downto 0) => Q(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(0) => \q0_reg[0]\(0),
      \q0_reg[13]_0\(13 downto 0) => \q0_reg[13]\(13 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_pointwise_conv2d_fix_2_SeparableConv2D_2_w_s is
  port (
    \q0_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[14]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_pointwise_conv2d_fix_2_SeparableConv2D_2_w_s : entity is "pointwise_conv2d_fix_2_SeparableConv2D_2_w_s";
end design_1_network_0_0_pointwise_conv2d_fix_2_SeparableConv2D_2_w_s;

architecture STRUCTURE of design_1_network_0_0_pointwise_conv2d_fix_2_SeparableConv2D_2_w_s is
begin
pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom_U: entity work.design_1_network_0_0_pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom
     port map (
      Q(2 downto 0) => Q(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(0) => \q0_reg[0]\(0),
      \q0_reg[14]_0\(14 downto 0) => \q0_reg[14]\(14 downto 0),
      \q0_reg[14]_1\(3 downto 0) => \q0_reg[14]_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_pointwise_conv2d_fix_3_SeparableConv2D_3_b_s is
  port (
    \q0_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_pointwise_conv2d_fix_3_SeparableConv2D_3_b_s : entity is "pointwise_conv2d_fix_3_SeparableConv2D_3_b_s";
end design_1_network_0_0_pointwise_conv2d_fix_3_SeparableConv2D_3_b_s;

architecture STRUCTURE of design_1_network_0_0_pointwise_conv2d_fix_3_SeparableConv2D_3_b_s is
begin
pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom_U: entity work.design_1_network_0_0_pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom
     port map (
      Q(3 downto 0) => Q(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(0) => \q0_reg[0]\(0),
      \q0_reg[13]_0\(13 downto 0) => \q0_reg[13]\(13 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_pointwise_conv2d_fix_3_SeparableConv2D_3_w_s is
  port (
    d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q0_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_pointwise_conv2d_fix_3_SeparableConv2D_3_w_s : entity is "pointwise_conv2d_fix_3_SeparableConv2D_3_w_s";
end design_1_network_0_0_pointwise_conv2d_fix_3_SeparableConv2D_3_w_s;

architecture STRUCTURE of design_1_network_0_0_pointwise_conv2d_fix_3_SeparableConv2D_3_w_s is
begin
pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U: entity work.design_1_network_0_0_pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom
     port map (
      Q(0) => Q(0),
      ap_clk => ap_clk,
      d0(15 downto 0) => d0(15 downto 0),
      q0_reg_0(3 downto 0) => q0_reg(3 downto 0),
      q0_reg_1(3 downto 0) => q0_reg_0(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_pointwise_conv2d_fix_3_kernel_buffer_1 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_pointwise_conv2d_fix_3_kernel_buffer_1 : entity is "pointwise_conv2d_fix_3_kernel_buffer_1";
end design_1_network_0_0_pointwise_conv2d_fix_3_kernel_buffer_1;

architecture STRUCTURE of design_1_network_0_0_pointwise_conv2d_fix_3_kernel_buffer_1 is
begin
pointwise_conv2d_fix_3_kernel_buffer_1_ram_U: entity work.design_1_network_0_0_pointwise_conv2d_fix_3_kernel_buffer_1_ram
     port map (
      Q(3 downto 0) => Q(3 downto 0),
      ap_clk => ap_clk,
      d0(15 downto 0) => d0(15 downto 0),
      p(1 downto 0) => p(1 downto 0),
      p_0(3 downto 0) => p_0(3 downto 0),
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_pointwise_conv2d_fix_SeparableConv2D_0_b_s is
  port (
    \q0_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_pointwise_conv2d_fix_SeparableConv2D_0_b_s : entity is "pointwise_conv2d_fix_SeparableConv2D_0_b_s";
end design_1_network_0_0_pointwise_conv2d_fix_SeparableConv2D_0_b_s;

architecture STRUCTURE of design_1_network_0_0_pointwise_conv2d_fix_SeparableConv2D_0_b_s is
begin
pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom_U: entity work.design_1_network_0_0_pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom
     port map (
      Q(3 downto 0) => Q(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(0) => \q0_reg[0]\(0),
      \q0_reg[13]_0\(13 downto 0) => \q0_reg[13]\(13 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_depthwise_conv2d_fix is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_14\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_15\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_1\ : out STD_LOGIC;
    \tmp8_reg_433_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]\ : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[4]_1\ : out STD_LOGIC;
    input_r_ce0 : out STD_LOGIC;
    output_r_ce0 : out STD_LOGIC;
    grp_depthwise_conv2d_fix_fu_548_input_r_address0 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_depthwise_conv2d_fix_fu_548_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    output_r_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_i_53_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_data_data_V_0_sel : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_7_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_r_address0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \ram_reg_0_i_34__0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    MemBank_A_address01 : in STD_LOGIC;
    input_data_data_V_0_ack_out : in STD_LOGIC;
    ram_reg_2_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_depthwise_conv2d_fix : entity is "depthwise_conv2d_fix";
end design_1_network_0_0_depthwise_conv2d_fix;

architecture STRUCTURE of design_1_network_0_0_depthwise_conv2d_fix is
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal ap_NS_fsm11_out : STD_LOGIC;
  signal buffer_0_reg_128 : STD_LOGIC;
  signal buffer_0_reg_1280 : STD_LOGIC;
  signal buffer_1_reg_1511 : STD_LOGIC;
  signal buffer_1_reg_151_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_depthwise_conv2d_fix_fu_548_ap_done : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_ap_ready : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_output_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_depthwise_conv2d_fix_fu_548_output_r_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_depthwise_conv2d_fix_fu_548_output_r_we0 : STD_LOGIC;
  signal i_0_reg_93 : STD_LOGIC;
  signal i_0_reg_930 : STD_LOGIC;
  signal i_0_reg_93_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_fu_180_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^input_r_ce0\ : STD_LOGIC;
  signal k_h_fu_250_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal k_h_reg_454 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \k_h_reg_454[0]_i_1_n_5\ : STD_LOGIC;
  signal \k_h_reg_454[1]_i_1_n_5\ : STD_LOGIC;
  signal k_w_0_reg_163 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \k_w_0_reg_163[0]_i_1_n_5\ : STD_LOGIC;
  signal \k_w_0_reg_163[1]_i_1_n_5\ : STD_LOGIC;
  signal k_w_reg_472 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \k_w_reg_472[0]_i_1_n_5\ : STD_LOGIC;
  signal \k_w_reg_472[1]_i_1_n_5\ : STD_LOGIC;
  signal network_mul_mul_16s_13s_30_1_1_U6_n_10 : STD_LOGIC;
  signal network_mul_mul_16s_13s_30_1_1_U6_n_11 : STD_LOGIC;
  signal network_mul_mul_16s_13s_30_1_1_U6_n_12 : STD_LOGIC;
  signal network_mul_mul_16s_13s_30_1_1_U6_n_13 : STD_LOGIC;
  signal network_mul_mul_16s_13s_30_1_1_U6_n_14 : STD_LOGIC;
  signal network_mul_mul_16s_13s_30_1_1_U6_n_15 : STD_LOGIC;
  signal network_mul_mul_16s_13s_30_1_1_U6_n_16 : STD_LOGIC;
  signal network_mul_mul_16s_13s_30_1_1_U6_n_17 : STD_LOGIC;
  signal network_mul_mul_16s_13s_30_1_1_U6_n_18 : STD_LOGIC;
  signal network_mul_mul_16s_13s_30_1_1_U6_n_19 : STD_LOGIC;
  signal network_mul_mul_16s_13s_30_1_1_U6_n_20 : STD_LOGIC;
  signal network_mul_mul_16s_13s_30_1_1_U6_n_5 : STD_LOGIC;
  signal network_mul_mul_16s_13s_30_1_1_U6_n_6 : STD_LOGIC;
  signal network_mul_mul_16s_13s_30_1_1_U6_n_7 : STD_LOGIC;
  signal network_mul_mul_16s_13s_30_1_1_U6_n_8 : STD_LOGIC;
  signal network_mul_mul_16s_13s_30_1_1_U6_n_9 : STD_LOGIC;
  signal out_h_fu_192_p2 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal out_h_reg_428 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \out_h_reg_428[0]_i_1_n_5\ : STD_LOGIC;
  signal out_w_0_reg_116 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_w_0_reg_1160 : STD_LOGIC;
  signal out_w_fu_234_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_w_reg_441 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^output_r_ce0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal p_shl8_cast_fu_206_p1 : STD_LOGIC_VECTOR ( 9 downto 5 );
  signal \ram_reg_0_i_107__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_108__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_111__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_114_n_5 : STD_LOGIC;
  signal ram_reg_0_i_114_n_6 : STD_LOGIC;
  signal ram_reg_0_i_114_n_7 : STD_LOGIC;
  signal ram_reg_0_i_114_n_8 : STD_LOGIC;
  signal ram_reg_0_i_130_n_5 : STD_LOGIC;
  signal ram_reg_0_i_130_n_6 : STD_LOGIC;
  signal ram_reg_0_i_130_n_7 : STD_LOGIC;
  signal ram_reg_0_i_130_n_8 : STD_LOGIC;
  signal \ram_reg_0_i_135__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_135__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_i_135__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_135__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_i_145__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_145__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_i_145__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_145__0_n_8\ : STD_LOGIC;
  signal ram_reg_0_i_168_n_5 : STD_LOGIC;
  signal ram_reg_0_i_169_n_5 : STD_LOGIC;
  signal ram_reg_0_i_170_n_5 : STD_LOGIC;
  signal ram_reg_0_i_212_n_5 : STD_LOGIC;
  signal ram_reg_0_i_213_n_5 : STD_LOGIC;
  signal ram_reg_0_i_214_n_5 : STD_LOGIC;
  signal ram_reg_0_i_215_n_5 : STD_LOGIC;
  signal ram_reg_0_i_220_n_5 : STD_LOGIC;
  signal \ram_reg_1_i_7__0_n_5\ : STD_LOGIC;
  signal \ram_reg_1_i_8__0_n_5\ : STD_LOGIC;
  signal \ram_reg_2_i_8__0_n_5\ : STD_LOGIC;
  signal \ram_reg_2_i_9__0_n_5\ : STD_LOGIC;
  signal \ram_reg_3_i_7__0_n_5\ : STD_LOGIC;
  signal \ram_reg_3_i_8__0_n_5\ : STD_LOGIC;
  signal \ram_reg_4_i_7__0_n_5\ : STD_LOGIC;
  signal \ram_reg_4_i_8__0_n_5\ : STD_LOGIC;
  signal \ram_reg_5_i_8__0_n_5\ : STD_LOGIC;
  signal \ram_reg_5_i_9__0_n_5\ : STD_LOGIC;
  signal \ram_reg_6_i_7__0_n_5\ : STD_LOGIC;
  signal \ram_reg_6_i_8__0_n_5\ : STD_LOGIC;
  signal \ram_reg_7_i_8__0_n_5\ : STD_LOGIC;
  signal \ram_reg_7_i_9__0_n_5\ : STD_LOGIC;
  signal sub_ln37_fu_272_p2 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal sub_ln37_reg_459 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tmp6_reg_464 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \tmp6_reg_464[4]_i_1_n_5\ : STD_LOGIC;
  signal \tmp6_reg_464[5]_i_1_n_5\ : STD_LOGIC;
  signal \tmp6_reg_464[5]_i_2_n_5\ : STD_LOGIC;
  signal \tmp6_reg_464[5]_i_3_n_5\ : STD_LOGIC;
  signal \tmp6_reg_464[7]_i_1_n_5\ : STD_LOGIC;
  signal \tmp6_reg_464[8]_i_1_n_5\ : STD_LOGIC;
  signal \tmp6_reg_464[9]_i_2_n_5\ : STD_LOGIC;
  signal \tmp6_reg_464[9]_i_3_n_5\ : STD_LOGIC;
  signal \tmp6_reg_464[9]_i_4_n_5\ : STD_LOGIC;
  signal tmp8_fu_222_p2 : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal tmp8_reg_433 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \tmp8_reg_433[4]_i_1_n_5\ : STD_LOGIC;
  signal \tmp8_reg_433[7]_i_1_n_5\ : STD_LOGIC;
  signal \tmp8_reg_433[8]_i_1_n_5\ : STD_LOGIC;
  signal tmp_fu_278_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal zext_ln35_reg_446 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal zext_ln37_22_fu_268_p1 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_i_122_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_i_122_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_i_130_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_ram_reg_0_i_145__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_i_66_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_i_66_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__6\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__5\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__6\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__3\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__4\ : label is "soft_lutpair66";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute SOFT_HLUTNM of grp_depthwise_conv2d_fix_fu_548_ap_start_reg_i_1 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \i_0_reg_93[0]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \i_0_reg_93[1]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \i_0_reg_93[2]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \i_0_reg_93[3]_i_3\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \k_h_reg_454[0]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \k_h_reg_454[1]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \k_w_reg_472[0]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \k_w_reg_472[1]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \out_h_reg_428[1]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \out_h_reg_428[2]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \out_h_reg_428[3]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \out_h_reg_428[4]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \out_w_reg_441[0]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \out_w_reg_441[1]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \out_w_reg_441[2]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \out_w_reg_441[3]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \out_w_reg_441[4]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \ram_reg_0_i_111__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of ram_reg_0_i_149 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of ram_reg_0_i_220 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \sub_ln37_reg_459[2]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \sub_ln37_reg_459[3]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \tmp6_reg_464[1]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \tmp6_reg_464[2]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \tmp6_reg_464[3]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \tmp6_reg_464[5]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \tmp6_reg_464[9]_i_3\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \tmp6_reg_464[9]_i_4\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \tmp8_reg_433[4]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \tmp8_reg_433[5]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \tmp8_reg_433[6]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \tmp8_reg_433[7]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \tmp8_reg_433[8]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \tmp8_reg_433[9]_i_1\ : label is "soft_lutpair70";
begin
  input_r_ce0 <= \^input_r_ce0\;
  output_r_ce0 <= \^output_r_ce0\;
\ap_CS_fsm[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_548_ap_ready,
      I1 => grp_depthwise_conv2d_fix_fu_548_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      O => grp_depthwise_conv2d_fix_fu_548_ap_done
    );
\ap_CS_fsm[0]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => p_shl8_cast_fu_206_p1(8),
      I2 => p_shl8_cast_fu_206_p1(9),
      I3 => p_shl8_cast_fu_206_p1(7),
      I4 => p_shl8_cast_fu_206_p1(5),
      I5 => p_shl8_cast_fu_206_p1(6),
      O => grp_depthwise_conv2d_fix_fu_548_ap_ready
    );
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => i_0_reg_930,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_depthwise_conv2d_fix_fu_548_ap_start_reg,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000000"
    )
        port map (
      I0 => i_0_reg_93_reg(3),
      I1 => i_0_reg_93_reg(2),
      I2 => i_0_reg_93_reg(1),
      I3 => i_0_reg_93_reg(0),
      I4 => ap_CS_fsm_state2,
      I5 => ap_NS_fsm10_out,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => out_w_0_reg_1160,
      I1 => zext_ln37_22_fu_268_p1(3),
      I2 => zext_ln37_22_fu_268_p1(2),
      I3 => \^output_r_ce0\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => k_w_0_reg_163(0),
      I1 => k_w_0_reg_163(1),
      I2 => \^input_r_ce0\,
      I3 => buffer_0_reg_1280,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => zext_ln37_22_fu_268_p1(3),
      I2 => zext_ln37_22_fu_268_p1(2),
      I3 => \^output_r_ce0\,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[5]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4500"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_548_ap_ready,
      I1 => grp_depthwise_conv2d_fix_fu_548_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(2),
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^input_r_ce0\,
      I1 => k_w_0_reg_163(1),
      I2 => k_w_0_reg_163(0),
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[6]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_depthwise_conv2d_fix_fu_548_ap_start_reg,
      I2 => grp_depthwise_conv2d_fix_fu_548_ap_ready,
      I3 => Q(2),
      O => D(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_depthwise_conv2d_fix_fu_548_ap_done,
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => SR(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => \^output_r_ce0\,
      R => SR(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => \^input_r_ce0\,
      R => SR(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => SR(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state7,
      Q => ap_CS_fsm_state8,
      R => SR(0)
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state8,
      Q => ap_CS_fsm_state9,
      R => SR(0)
    );
\buffer_0_reg_128_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => buffer_1_reg_151_reg(0),
      Q => grp_depthwise_conv2d_fix_fu_548_output_r_d0(0),
      R => buffer_0_reg_128
    );
\buffer_0_reg_128_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => buffer_1_reg_151_reg(10),
      Q => grp_depthwise_conv2d_fix_fu_548_output_r_d0(10),
      R => buffer_0_reg_128
    );
\buffer_0_reg_128_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => buffer_1_reg_151_reg(11),
      Q => grp_depthwise_conv2d_fix_fu_548_output_r_d0(11),
      R => buffer_0_reg_128
    );
\buffer_0_reg_128_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => buffer_1_reg_151_reg(12),
      Q => grp_depthwise_conv2d_fix_fu_548_output_r_d0(12),
      R => buffer_0_reg_128
    );
\buffer_0_reg_128_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => buffer_1_reg_151_reg(13),
      Q => grp_depthwise_conv2d_fix_fu_548_output_r_d0(13),
      R => buffer_0_reg_128
    );
\buffer_0_reg_128_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => buffer_1_reg_151_reg(14),
      Q => grp_depthwise_conv2d_fix_fu_548_output_r_d0(14),
      R => buffer_0_reg_128
    );
\buffer_0_reg_128_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => buffer_1_reg_151_reg(15),
      Q => grp_depthwise_conv2d_fix_fu_548_output_r_d0(15),
      R => buffer_0_reg_128
    );
\buffer_0_reg_128_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => buffer_1_reg_151_reg(1),
      Q => grp_depthwise_conv2d_fix_fu_548_output_r_d0(1),
      R => buffer_0_reg_128
    );
\buffer_0_reg_128_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => buffer_1_reg_151_reg(2),
      Q => grp_depthwise_conv2d_fix_fu_548_output_r_d0(2),
      R => buffer_0_reg_128
    );
\buffer_0_reg_128_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => buffer_1_reg_151_reg(3),
      Q => grp_depthwise_conv2d_fix_fu_548_output_r_d0(3),
      R => buffer_0_reg_128
    );
\buffer_0_reg_128_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => buffer_1_reg_151_reg(4),
      Q => grp_depthwise_conv2d_fix_fu_548_output_r_d0(4),
      R => buffer_0_reg_128
    );
\buffer_0_reg_128_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => buffer_1_reg_151_reg(5),
      Q => grp_depthwise_conv2d_fix_fu_548_output_r_d0(5),
      R => buffer_0_reg_128
    );
\buffer_0_reg_128_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => buffer_1_reg_151_reg(6),
      Q => grp_depthwise_conv2d_fix_fu_548_output_r_d0(6),
      R => buffer_0_reg_128
    );
\buffer_0_reg_128_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => buffer_1_reg_151_reg(7),
      Q => grp_depthwise_conv2d_fix_fu_548_output_r_d0(7),
      R => buffer_0_reg_128
    );
\buffer_0_reg_128_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => buffer_1_reg_151_reg(8),
      Q => grp_depthwise_conv2d_fix_fu_548_output_r_d0(8),
      R => buffer_0_reg_128
    );
\buffer_0_reg_128_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => buffer_1_reg_151_reg(9),
      Q => grp_depthwise_conv2d_fix_fu_548_output_r_d0(9),
      R => buffer_0_reg_128
    );
\buffer_1_reg_151_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_13s_30_1_1_U6_n_8,
      Q => buffer_1_reg_151_reg(0),
      R => '0'
    );
\buffer_1_reg_151_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_13s_30_1_1_U6_n_14,
      Q => buffer_1_reg_151_reg(10),
      R => '0'
    );
\buffer_1_reg_151_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_13s_30_1_1_U6_n_13,
      Q => buffer_1_reg_151_reg(11),
      R => '0'
    );
\buffer_1_reg_151_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_13s_30_1_1_U6_n_20,
      Q => buffer_1_reg_151_reg(12),
      R => '0'
    );
\buffer_1_reg_151_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_13s_30_1_1_U6_n_19,
      Q => buffer_1_reg_151_reg(13),
      R => '0'
    );
\buffer_1_reg_151_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_13s_30_1_1_U6_n_18,
      Q => buffer_1_reg_151_reg(14),
      R => '0'
    );
\buffer_1_reg_151_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_13s_30_1_1_U6_n_17,
      Q => buffer_1_reg_151_reg(15),
      R => '0'
    );
\buffer_1_reg_151_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_13s_30_1_1_U6_n_7,
      Q => buffer_1_reg_151_reg(1),
      R => '0'
    );
\buffer_1_reg_151_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_13s_30_1_1_U6_n_6,
      Q => buffer_1_reg_151_reg(2),
      R => '0'
    );
\buffer_1_reg_151_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_13s_30_1_1_U6_n_5,
      Q => buffer_1_reg_151_reg(3),
      R => '0'
    );
\buffer_1_reg_151_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_13s_30_1_1_U6_n_12,
      Q => buffer_1_reg_151_reg(4),
      R => '0'
    );
\buffer_1_reg_151_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_13s_30_1_1_U6_n_11,
      Q => buffer_1_reg_151_reg(5),
      R => '0'
    );
\buffer_1_reg_151_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_13s_30_1_1_U6_n_10,
      Q => buffer_1_reg_151_reg(6),
      R => '0'
    );
\buffer_1_reg_151_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_13s_30_1_1_U6_n_9,
      Q => buffer_1_reg_151_reg(7),
      R => '0'
    );
\buffer_1_reg_151_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_13s_30_1_1_U6_n_16,
      Q => buffer_1_reg_151_reg(8),
      R => '0'
    );
\buffer_1_reg_151_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_13s_30_1_1_U6_n_15,
      Q => buffer_1_reg_151_reg(9),
      R => '0'
    );
grp_depthwise_conv2d_fix_fu_548_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_548_ap_ready,
      I1 => Q(1),
      I2 => grp_depthwise_conv2d_fix_fu_548_ap_start_reg,
      O => \ap_CS_fsm_reg[4]_1\
    );
\i_0_reg_93[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_0_reg_93_reg(0),
      O => i_fu_180_p2(0)
    );
\i_0_reg_93[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_0_reg_93_reg(0),
      I1 => i_0_reg_93_reg(1),
      O => i_fu_180_p2(1)
    );
\i_0_reg_93[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_0_reg_93_reg(2),
      I1 => i_0_reg_93_reg(1),
      I2 => i_0_reg_93_reg(0),
      O => i_fu_180_p2(2)
    );
\i_0_reg_93[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_depthwise_conv2d_fix_fu_548_ap_start_reg,
      I2 => i_0_reg_930,
      O => i_0_reg_93
    );
\i_0_reg_93[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA2AAAA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => i_0_reg_93_reg(0),
      I2 => i_0_reg_93_reg(1),
      I3 => i_0_reg_93_reg(2),
      I4 => i_0_reg_93_reg(3),
      O => i_0_reg_930
    );
\i_0_reg_93[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_0_reg_93_reg(3),
      I1 => i_0_reg_93_reg(0),
      I2 => i_0_reg_93_reg(1),
      I3 => i_0_reg_93_reg(2),
      O => i_fu_180_p2(3)
    );
\i_0_reg_93_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_930,
      D => i_fu_180_p2(0),
      Q => i_0_reg_93_reg(0),
      R => i_0_reg_93
    );
\i_0_reg_93_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_930,
      D => i_fu_180_p2(1),
      Q => i_0_reg_93_reg(1),
      R => i_0_reg_93
    );
\i_0_reg_93_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_930,
      D => i_fu_180_p2(2),
      Q => i_0_reg_93_reg(2),
      R => i_0_reg_93
    );
\i_0_reg_93_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_930,
      D => i_fu_180_p2(3),
      Q => i_0_reg_93_reg(3),
      R => i_0_reg_93
    );
\k_h_0_reg_140[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => buffer_0_reg_1280,
      I1 => k_w_0_reg_163(0),
      I2 => k_w_0_reg_163(1),
      I3 => \^input_r_ce0\,
      O => buffer_0_reg_128
    );
\k_h_0_reg_140[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^input_r_ce0\,
      I1 => k_w_0_reg_163(1),
      I2 => k_w_0_reg_163(0),
      O => ap_NS_fsm1
    );
\k_h_0_reg_140_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => k_h_reg_454(0),
      Q => zext_ln37_22_fu_268_p1(2),
      R => buffer_0_reg_128
    );
\k_h_0_reg_140_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => k_h_reg_454(1),
      Q => zext_ln37_22_fu_268_p1(3),
      R => buffer_0_reg_128
    );
\k_h_reg_454[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => zext_ln37_22_fu_268_p1(2),
      I1 => \^output_r_ce0\,
      I2 => k_h_reg_454(0),
      O => \k_h_reg_454[0]_i_1_n_5\
    );
\k_h_reg_454[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => zext_ln37_22_fu_268_p1(3),
      I1 => zext_ln37_22_fu_268_p1(2),
      I2 => \^output_r_ce0\,
      I3 => k_h_reg_454(1),
      O => \k_h_reg_454[1]_i_1_n_5\
    );
\k_h_reg_454_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_h_reg_454[0]_i_1_n_5\,
      Q => k_h_reg_454(0),
      R => '0'
    );
\k_h_reg_454_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_h_reg_454[1]_i_1_n_5\,
      Q => k_h_reg_454(1),
      R => '0'
    );
\k_w_0_reg_163[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2000000E2E2E2E2"
    )
        port map (
      I0 => k_w_0_reg_163(0),
      I1 => ap_CS_fsm_state9,
      I2 => k_w_reg_472(0),
      I3 => zext_ln37_22_fu_268_p1(3),
      I4 => zext_ln37_22_fu_268_p1(2),
      I5 => \^output_r_ce0\,
      O => \k_w_0_reg_163[0]_i_1_n_5\
    );
\k_w_0_reg_163[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2000000E2E2E2E2"
    )
        port map (
      I0 => k_w_0_reg_163(1),
      I1 => ap_CS_fsm_state9,
      I2 => k_w_reg_472(1),
      I3 => zext_ln37_22_fu_268_p1(3),
      I4 => zext_ln37_22_fu_268_p1(2),
      I5 => \^output_r_ce0\,
      O => \k_w_0_reg_163[1]_i_1_n_5\
    );
\k_w_0_reg_163_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_w_0_reg_163[0]_i_1_n_5\,
      Q => k_w_0_reg_163(0),
      R => '0'
    );
\k_w_0_reg_163_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_w_0_reg_163[1]_i_1_n_5\,
      Q => k_w_0_reg_163(1),
      R => '0'
    );
\k_w_reg_472[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => k_w_0_reg_163(0),
      I1 => \^input_r_ce0\,
      I2 => k_w_reg_472(0),
      O => \k_w_reg_472[0]_i_1_n_5\
    );
\k_w_reg_472[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => k_w_0_reg_163(0),
      I1 => k_w_0_reg_163(1),
      I2 => \^input_r_ce0\,
      I3 => k_w_reg_472(1),
      O => \k_w_reg_472[1]_i_1_n_5\
    );
\k_w_reg_472_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_w_reg_472[0]_i_1_n_5\,
      Q => k_w_reg_472(0),
      R => '0'
    );
\k_w_reg_472_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_w_reg_472[1]_i_1_n_5\,
      Q => k_w_reg_472(1),
      R => '0'
    );
network_mul_mul_16s_13s_30_1_1_U6: entity work.design_1_network_0_0_network_mul_mul_16s_13s_30_1_1
     port map (
      D(15 downto 0) => buffer_1_reg_151_reg(15 downto 0),
      O(3) => network_mul_mul_16s_13s_30_1_1_U6_n_5,
      O(2) => network_mul_mul_16s_13s_30_1_1_U6_n_6,
      O(1) => network_mul_mul_16s_13s_30_1_1_U6_n_7,
      O(0) => network_mul_mul_16s_13s_30_1_1_U6_n_8,
      Q(3) => ap_CS_fsm_state8,
      Q(2) => ap_CS_fsm_state7,
      Q(1) => \^input_r_ce0\,
      Q(0) => \^output_r_ce0\,
      ap_clk => ap_clk,
      \buffer_1_reg_151_reg[15]\(1 downto 0) => zext_ln37_22_fu_268_p1(3 downto 2),
      \buffer_1_reg_151_reg[15]_0\(15 downto 0) => grp_depthwise_conv2d_fix_fu_548_output_r_d0(15 downto 0),
      k_w_0_reg_163(1 downto 0) => k_w_0_reg_163(1 downto 0),
      p(3) => network_mul_mul_16s_13s_30_1_1_U6_n_9,
      p(2) => network_mul_mul_16s_13s_30_1_1_U6_n_10,
      p(1) => network_mul_mul_16s_13s_30_1_1_U6_n_11,
      p(0) => network_mul_mul_16s_13s_30_1_1_U6_n_12,
      p_0(3) => network_mul_mul_16s_13s_30_1_1_U6_n_13,
      p_0(2) => network_mul_mul_16s_13s_30_1_1_U6_n_14,
      p_0(1) => network_mul_mul_16s_13s_30_1_1_U6_n_15,
      p_0(0) => network_mul_mul_16s_13s_30_1_1_U6_n_16,
      p_1(3) => network_mul_mul_16s_13s_30_1_1_U6_n_17,
      p_1(2) => network_mul_mul_16s_13s_30_1_1_U6_n_18,
      p_1(1) => network_mul_mul_16s_13s_30_1_1_U6_n_19,
      p_1(0) => network_mul_mul_16s_13s_30_1_1_U6_n_20,
      p_2(3 downto 0) => sub_ln37_reg_459(3 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
\out_h_0_reg_104[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => i_0_reg_93_reg(0),
      I2 => i_0_reg_93_reg(1),
      I3 => i_0_reg_93_reg(2),
      I4 => i_0_reg_93_reg(3),
      O => ap_NS_fsm11_out
    );
\out_h_0_reg_104[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => out_w_0_reg_116(0),
      I2 => out_w_0_reg_116(1),
      I3 => out_w_0_reg_116(3),
      I4 => out_w_0_reg_116(4),
      I5 => out_w_0_reg_116(2),
      O => ap_NS_fsm10_out
    );
\out_h_0_reg_104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_h_reg_428(0),
      Q => p_shl8_cast_fu_206_p1(5),
      R => ap_NS_fsm11_out
    );
\out_h_0_reg_104_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_h_reg_428(1),
      Q => p_shl8_cast_fu_206_p1(6),
      R => ap_NS_fsm11_out
    );
\out_h_0_reg_104_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_h_reg_428(2),
      Q => p_shl8_cast_fu_206_p1(7),
      R => ap_NS_fsm11_out
    );
\out_h_0_reg_104_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_h_reg_428(3),
      Q => p_shl8_cast_fu_206_p1(8),
      R => ap_NS_fsm11_out
    );
\out_h_0_reg_104_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_h_reg_428(4),
      Q => p_shl8_cast_fu_206_p1(9),
      R => ap_NS_fsm11_out
    );
\out_h_reg_428[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl8_cast_fu_206_p1(5),
      O => \out_h_reg_428[0]_i_1_n_5\
    );
\out_h_reg_428[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl8_cast_fu_206_p1(6),
      I1 => p_shl8_cast_fu_206_p1(5),
      O => tmp8_fu_222_p2(3)
    );
\out_h_reg_428[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => p_shl8_cast_fu_206_p1(7),
      I1 => p_shl8_cast_fu_206_p1(5),
      I2 => p_shl8_cast_fu_206_p1(6),
      O => out_h_fu_192_p2(2)
    );
\out_h_reg_428[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_shl8_cast_fu_206_p1(8),
      I1 => p_shl8_cast_fu_206_p1(7),
      I2 => p_shl8_cast_fu_206_p1(6),
      I3 => p_shl8_cast_fu_206_p1(5),
      O => out_h_fu_192_p2(3)
    );
\out_h_reg_428[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => p_shl8_cast_fu_206_p1(9),
      I1 => p_shl8_cast_fu_206_p1(8),
      I2 => p_shl8_cast_fu_206_p1(5),
      I3 => p_shl8_cast_fu_206_p1(6),
      I4 => p_shl8_cast_fu_206_p1(7),
      O => out_h_fu_192_p2(4)
    );
\out_h_reg_428_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \out_h_reg_428[0]_i_1_n_5\,
      Q => out_h_reg_428(0),
      R => '0'
    );
\out_h_reg_428_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => tmp8_fu_222_p2(3),
      Q => out_h_reg_428(1),
      R => '0'
    );
\out_h_reg_428_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_h_fu_192_p2(2),
      Q => out_h_reg_428(2),
      R => '0'
    );
\out_h_reg_428_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_h_fu_192_p2(3),
      Q => out_h_reg_428(3),
      R => '0'
    );
\out_h_reg_428_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_h_fu_192_p2(4),
      Q => out_h_reg_428(4),
      R => '0'
    );
\out_w_0_reg_116[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA2AAA"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => p_shl8_cast_fu_206_p1(8),
      I2 => p_shl8_cast_fu_206_p1(9),
      I3 => p_shl8_cast_fu_206_p1(7),
      I4 => p_shl8_cast_fu_206_p1(5),
      I5 => p_shl8_cast_fu_206_p1(6),
      O => out_w_0_reg_1160
    );
\out_w_0_reg_116[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^output_r_ce0\,
      I1 => zext_ln37_22_fu_268_p1(2),
      I2 => zext_ln37_22_fu_268_p1(3),
      O => grp_depthwise_conv2d_fix_fu_548_output_r_we0
    );
\out_w_0_reg_116_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_depthwise_conv2d_fix_fu_548_output_r_we0,
      D => out_w_reg_441(0),
      Q => out_w_0_reg_116(0),
      R => out_w_0_reg_1160
    );
\out_w_0_reg_116_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_depthwise_conv2d_fix_fu_548_output_r_we0,
      D => out_w_reg_441(1),
      Q => out_w_0_reg_116(1),
      R => out_w_0_reg_1160
    );
\out_w_0_reg_116_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_depthwise_conv2d_fix_fu_548_output_r_we0,
      D => out_w_reg_441(2),
      Q => out_w_0_reg_116(2),
      R => out_w_0_reg_1160
    );
\out_w_0_reg_116_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_depthwise_conv2d_fix_fu_548_output_r_we0,
      D => out_w_reg_441(3),
      Q => out_w_0_reg_116(3),
      R => out_w_0_reg_1160
    );
\out_w_0_reg_116_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_depthwise_conv2d_fix_fu_548_output_r_we0,
      D => out_w_reg_441(4),
      Q => out_w_0_reg_116(4),
      R => out_w_0_reg_1160
    );
\out_w_reg_441[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_w_0_reg_116(0),
      O => out_w_fu_234_p2(0)
    );
\out_w_reg_441[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_w_0_reg_116(0),
      I1 => out_w_0_reg_116(1),
      O => out_w_fu_234_p2(1)
    );
\out_w_reg_441[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => out_w_0_reg_116(2),
      I1 => out_w_0_reg_116(1),
      I2 => out_w_0_reg_116(0),
      O => out_w_fu_234_p2(2)
    );
\out_w_reg_441[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => out_w_0_reg_116(3),
      I1 => out_w_0_reg_116(2),
      I2 => out_w_0_reg_116(0),
      I3 => out_w_0_reg_116(1),
      O => out_w_fu_234_p2(3)
    );
\out_w_reg_441[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => out_w_0_reg_116(4),
      I1 => out_w_0_reg_116(1),
      I2 => out_w_0_reg_116(0),
      I3 => out_w_0_reg_116(2),
      I4 => out_w_0_reg_116(3),
      O => out_w_fu_234_p2(4)
    );
\out_w_reg_441_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => out_w_fu_234_p2(0),
      Q => out_w_reg_441(0),
      R => '0'
    );
\out_w_reg_441_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => out_w_fu_234_p2(1),
      Q => out_w_reg_441(1),
      R => '0'
    );
\out_w_reg_441_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => out_w_fu_234_p2(2),
      Q => out_w_reg_441(2),
      R => '0'
    );
\out_w_reg_441_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => out_w_fu_234_p2(3),
      Q => out_w_reg_441(3),
      R => '0'
    );
\out_w_reg_441_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => out_w_fu_234_p2(4),
      Q => out_w_reg_441(4),
      R => '0'
    );
\ram_reg_0_i_103__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004F0F40A0EFAFE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(6),
      I3 => input_r_address0(1),
      I4 => \ram_reg_0_i_34__0\(1),
      I5 => grp_depthwise_conv2d_fix_fu_548_output_r_address0(1),
      O => \ap_CS_fsm_reg[5]_2\
    );
\ram_reg_0_i_106__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004F0F40A0EFAFE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(6),
      I3 => input_r_address0(0),
      I4 => \ram_reg_0_i_34__0\(0),
      I5 => grp_depthwise_conv2d_fix_fu_548_output_r_address0(0),
      O => \ap_CS_fsm_reg[5]_1\
    );
\ram_reg_0_i_107__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F0F088"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_548_output_r_d0(1),
      I1 => Q(2),
      I2 => q0(1),
      I3 => Q(5),
      I4 => Q(4),
      I5 => Q(0),
      O => \ram_reg_0_i_107__0_n_5\
    );
\ram_reg_0_i_108__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F0F088"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_548_output_r_d0(0),
      I1 => Q(2),
      I2 => q0(0),
      I3 => Q(5),
      I4 => Q(4),
      I5 => Q(0),
      O => \ram_reg_0_i_108__0_n_5\
    );
\ram_reg_0_i_111__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA3C00"
    )
        port map (
      I0 => ram_reg_0_i_53_0(0),
      I1 => k_w_0_reg_163(0),
      I2 => out_w_0_reg_116(0),
      I3 => Q(2),
      I4 => Q(6),
      O => \ram_reg_0_i_111__0_n_5\
    );
ram_reg_0_i_114: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_130_n_5,
      CO(3) => ram_reg_0_i_114_n_5,
      CO(2) => ram_reg_0_i_114_n_6,
      CO(1) => ram_reg_0_i_114_n_7,
      CO(0) => ram_reg_0_i_114_n_8,
      CYINIT => '0',
      DI(3 downto 0) => tmp8_reg_433(9 downto 6),
      O(3 downto 0) => grp_depthwise_conv2d_fix_fu_548_output_r_address0(9 downto 6),
      S(3 downto 0) => tmp8_reg_433(9 downto 6)
    );
ram_reg_0_i_122: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_135__0_n_5\,
      CO(3 downto 2) => NLW_ram_reg_0_i_122_CO_UNCONNECTED(3 downto 2),
      CO(1) => grp_depthwise_conv2d_fix_fu_548_input_r_address0(9),
      CO(0) => NLW_ram_reg_0_i_122_CO_UNCONNECTED(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_ram_reg_0_i_122_O_UNCONNECTED(3 downto 1),
      O(0) => grp_depthwise_conv2d_fix_fu_548_input_r_address0(8),
      S(3 downto 1) => B"001",
      S(0) => tmp6_reg_464(9)
    );
ram_reg_0_i_130: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_130_n_5,
      CO(2) => ram_reg_0_i_130_n_6,
      CO(1) => ram_reg_0_i_130_n_7,
      CO(0) => ram_reg_0_i_130_n_8,
      CYINIT => '0',
      DI(3 downto 0) => tmp8_reg_433(5 downto 2),
      O(3 downto 1) => grp_depthwise_conv2d_fix_fu_548_output_r_address0(5 downto 3),
      O(0) => NLW_ram_reg_0_i_130_O_UNCONNECTED(0),
      S(3) => tmp8_reg_433(5),
      S(2) => ram_reg_0_i_168_n_5,
      S(1) => ram_reg_0_i_169_n_5,
      S(0) => ram_reg_0_i_170_n_5
    );
\ram_reg_0_i_135__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_145__0_n_5\,
      CO(3) => \ram_reg_0_i_135__0_n_5\,
      CO(2) => \ram_reg_0_i_135__0_n_6\,
      CO(1) => \ram_reg_0_i_135__0_n_7\,
      CO(0) => \ram_reg_0_i_135__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_depthwise_conv2d_fix_fu_548_input_r_address0(7 downto 4),
      S(3 downto 0) => tmp6_reg_464(8 downto 5)
    );
ram_reg_0_i_139: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp8_reg_433(2),
      I1 => zext_ln35_reg_446(2),
      O => \tmp8_reg_433_reg[2]_0\(0)
    );
\ram_reg_0_i_145__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_i_145__0_n_5\,
      CO(2) => \ram_reg_0_i_145__0_n_6\,
      CO(1) => \ram_reg_0_i_145__0_n_7\,
      CO(0) => \ram_reg_0_i_145__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => tmp6_reg_464(4 downto 1),
      O(3 downto 1) => grp_depthwise_conv2d_fix_fu_548_input_r_address0(3 downto 1),
      O(0) => \NLW_ram_reg_0_i_145__0_O_UNCONNECTED\(0),
      S(3) => ram_reg_0_i_212_n_5,
      S(2) => ram_reg_0_i_213_n_5,
      S(1) => ram_reg_0_i_214_n_5,
      S(0) => ram_reg_0_i_215_n_5
    );
ram_reg_0_i_149: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => tmp6_reg_464(1),
      I1 => k_w_0_reg_163(1),
      I2 => out_w_0_reg_116(1),
      I3 => k_w_0_reg_163(0),
      I4 => out_w_0_reg_116(0),
      O => grp_depthwise_conv2d_fix_fu_548_input_r_address0(0)
    );
ram_reg_0_i_168: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp8_reg_433(4),
      I1 => zext_ln35_reg_446(4),
      O => ram_reg_0_i_168_n_5
    );
ram_reg_0_i_169: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp8_reg_433(3),
      I1 => zext_ln35_reg_446(3),
      O => ram_reg_0_i_169_n_5
    );
ram_reg_0_i_170: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp8_reg_433(2),
      I1 => zext_ln35_reg_446(2),
      O => ram_reg_0_i_170_n_5
    );
\ram_reg_0_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCACFFFFFCAC0"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_548_output_r_we0,
      I1 => ram_reg_2(0),
      I2 => MemBank_A_address01,
      I3 => Q(2),
      I4 => input_data_data_V_0_ack_out,
      I5 => ram_reg_2_0,
      O => WEA(0)
    );
ram_reg_0_i_212: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => tmp6_reg_464(4),
      I1 => out_w_0_reg_116(3),
      I2 => ram_reg_0_i_220_n_5,
      I3 => out_w_0_reg_116(4),
      O => ram_reg_0_i_212_n_5
    );
ram_reg_0_i_213: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp6_reg_464(3),
      I1 => ram_reg_0_i_220_n_5,
      I2 => out_w_0_reg_116(3),
      O => ram_reg_0_i_213_n_5
    );
ram_reg_0_i_214: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA959555556A6AAA"
    )
        port map (
      I0 => tmp6_reg_464(2),
      I1 => k_w_0_reg_163(0),
      I2 => out_w_0_reg_116(0),
      I3 => k_w_0_reg_163(1),
      I4 => out_w_0_reg_116(1),
      I5 => out_w_0_reg_116(2),
      O => ram_reg_0_i_214_n_5
    );
ram_reg_0_i_215: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => tmp6_reg_464(1),
      I1 => k_w_0_reg_163(1),
      I2 => out_w_0_reg_116(1),
      I3 => k_w_0_reg_163(0),
      I4 => out_w_0_reg_116(0),
      O => ram_reg_0_i_215_n_5
    );
ram_reg_0_i_220: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8880000"
    )
        port map (
      I0 => out_w_0_reg_116(1),
      I1 => k_w_0_reg_163(1),
      I2 => out_w_0_reg_116(0),
      I3 => k_w_0_reg_163(0),
      I4 => out_w_0_reg_116(2),
      O => ram_reg_0_i_220_n_5
    );
\ram_reg_0_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0E0A0400"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(6),
      I3 => input_r_address0(8),
      I4 => grp_depthwise_conv2d_fix_fu_548_output_r_address0(13),
      I5 => ram_reg_0,
      O => \ap_CS_fsm_reg[5]_10\
    );
ram_reg_0_i_53: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FAFE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(6),
      I3 => output_r_address0(0),
      I4 => \ram_reg_0_i_111__0_n_5\,
      O => \ap_CS_fsm_reg[5]_0\
    );
\ram_reg_0_i_56__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAEEAAA"
    )
        port map (
      I0 => \ram_reg_0_i_107__0_n_5\,
      I1 => Q(0),
      I2 => input_data_data_V_0_sel,
      I3 => ram_reg_7(1),
      I4 => ram_reg_7_0(1),
      O => \ap_CS_fsm_reg[1]_1\
    );
\ram_reg_0_i_58__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAEEAAA"
    )
        port map (
      I0 => \ram_reg_0_i_108__0_n_5\,
      I1 => Q(0),
      I2 => input_data_data_V_0_sel,
      I3 => ram_reg_7(0),
      I4 => ram_reg_7_0(0),
      O => \ap_CS_fsm_reg[1]_0\
    );
ram_reg_0_i_66: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_114_n_5,
      CO(3 downto 1) => NLW_ram_reg_0_i_66_CO_UNCONNECTED(3 downto 1),
      CO(0) => grp_depthwise_conv2d_fix_fu_548_output_r_address0(13),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ram_reg_0_i_66_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\ram_reg_0_i_71__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEBFAE"
    )
        port map (
      I0 => Q(6),
      I1 => Q(2),
      I2 => grp_depthwise_conv2d_fix_fu_548_output_r_address0(13),
      I3 => Q(3),
      I4 => input_r_address0(8),
      O => \ap_CS_fsm_reg[39]\
    );
\ram_reg_0_i_77__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004F0F40A0EFAFE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(6),
      I3 => input_r_address0(8),
      I4 => \ram_reg_0_i_34__0\(8),
      I5 => grp_depthwise_conv2d_fix_fu_548_output_r_address0(9),
      O => \ap_CS_fsm_reg[5]_9\
    );
ram_reg_0_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004F0F40A0EFAFE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(6),
      I3 => input_r_address0(7),
      I4 => \ram_reg_0_i_34__0\(7),
      I5 => grp_depthwise_conv2d_fix_fu_548_output_r_address0(8),
      O => \ap_CS_fsm_reg[5]_8\
    );
ram_reg_0_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004F0F40A0EFAFE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(6),
      I3 => input_r_address0(6),
      I4 => \ram_reg_0_i_34__0\(6),
      I5 => grp_depthwise_conv2d_fix_fu_548_output_r_address0(7),
      O => \ap_CS_fsm_reg[5]_7\
    );
ram_reg_0_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004F0F40A0EFAFE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(6),
      I3 => input_r_address0(5),
      I4 => \ram_reg_0_i_34__0\(5),
      I5 => grp_depthwise_conv2d_fix_fu_548_output_r_address0(6),
      O => \ap_CS_fsm_reg[5]_6\
    );
ram_reg_0_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004F0F40A0EFAFE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(6),
      I3 => input_r_address0(4),
      I4 => \ram_reg_0_i_34__0\(4),
      I5 => grp_depthwise_conv2d_fix_fu_548_output_r_address0(5),
      O => \ap_CS_fsm_reg[5]_5\
    );
\ram_reg_0_i_93__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004F0F40A0EFAFE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(6),
      I3 => input_r_address0(3),
      I4 => \ram_reg_0_i_34__0\(3),
      I5 => grp_depthwise_conv2d_fix_fu_548_output_r_address0(4),
      O => \ap_CS_fsm_reg[5]_4\
    );
\ram_reg_0_i_96__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004F0F40A0EFAFE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(6),
      I3 => input_r_address0(2),
      I4 => \ram_reg_0_i_34__0\(2),
      I5 => grp_depthwise_conv2d_fix_fu_548_output_r_address0(3),
      O => \ap_CS_fsm_reg[5]_3\
    );
\ram_reg_1_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAEEAAA"
    )
        port map (
      I0 => \ram_reg_1_i_7__0_n_5\,
      I1 => Q(0),
      I2 => input_data_data_V_0_sel,
      I3 => ram_reg_7(3),
      I4 => ram_reg_7_0(3),
      O => \ap_CS_fsm_reg[1]_3\
    );
\ram_reg_1_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAEEAAA"
    )
        port map (
      I0 => \ram_reg_1_i_8__0_n_5\,
      I1 => Q(0),
      I2 => input_data_data_V_0_sel,
      I3 => ram_reg_7(2),
      I4 => ram_reg_7_0(2),
      O => \ap_CS_fsm_reg[1]_2\
    );
\ram_reg_1_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F0F088"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_548_output_r_d0(3),
      I1 => Q(2),
      I2 => q0(3),
      I3 => Q(5),
      I4 => Q(4),
      I5 => Q(0),
      O => \ram_reg_1_i_7__0_n_5\
    );
\ram_reg_1_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F0F088"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_548_output_r_d0(2),
      I1 => Q(2),
      I2 => q0(2),
      I3 => Q(5),
      I4 => Q(4),
      I5 => Q(0),
      O => \ram_reg_1_i_8__0_n_5\
    );
\ram_reg_2_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCACFFFFFCAC0"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_548_output_r_we0,
      I1 => ram_reg_2(0),
      I2 => MemBank_A_address01,
      I3 => Q(2),
      I4 => input_data_data_V_0_ack_out,
      I5 => ram_reg_2_0,
      O => WEA(1)
    );
\ram_reg_2_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAEEAAA"
    )
        port map (
      I0 => \ram_reg_2_i_8__0_n_5\,
      I1 => Q(0),
      I2 => input_data_data_V_0_sel,
      I3 => ram_reg_7(5),
      I4 => ram_reg_7_0(5),
      O => \ap_CS_fsm_reg[1]_5\
    );
\ram_reg_2_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAEEAAA"
    )
        port map (
      I0 => \ram_reg_2_i_9__0_n_5\,
      I1 => Q(0),
      I2 => input_data_data_V_0_sel,
      I3 => ram_reg_7(4),
      I4 => ram_reg_7_0(4),
      O => \ap_CS_fsm_reg[1]_4\
    );
\ram_reg_2_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F0F088"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_548_output_r_d0(5),
      I1 => Q(2),
      I2 => q0(5),
      I3 => Q(5),
      I4 => Q(4),
      I5 => Q(0),
      O => \ram_reg_2_i_8__0_n_5\
    );
\ram_reg_2_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F0F088"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_548_output_r_d0(4),
      I1 => Q(2),
      I2 => q0(4),
      I3 => Q(5),
      I4 => Q(4),
      I5 => Q(0),
      O => \ram_reg_2_i_9__0_n_5\
    );
\ram_reg_3_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAEEAAA"
    )
        port map (
      I0 => \ram_reg_3_i_7__0_n_5\,
      I1 => Q(0),
      I2 => input_data_data_V_0_sel,
      I3 => ram_reg_7(7),
      I4 => ram_reg_7_0(7),
      O => \ap_CS_fsm_reg[1]_7\
    );
\ram_reg_3_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAEEAAA"
    )
        port map (
      I0 => \ram_reg_3_i_8__0_n_5\,
      I1 => Q(0),
      I2 => input_data_data_V_0_sel,
      I3 => ram_reg_7(6),
      I4 => ram_reg_7_0(6),
      O => \ap_CS_fsm_reg[1]_6\
    );
\ram_reg_3_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F0F088"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_548_output_r_d0(7),
      I1 => Q(2),
      I2 => q0(7),
      I3 => Q(5),
      I4 => Q(4),
      I5 => Q(0),
      O => \ram_reg_3_i_7__0_n_5\
    );
\ram_reg_3_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F0F088"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_548_output_r_d0(6),
      I1 => Q(2),
      I2 => q0(6),
      I3 => Q(5),
      I4 => Q(4),
      I5 => Q(0),
      O => \ram_reg_3_i_8__0_n_5\
    );
\ram_reg_4_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAEEAAA"
    )
        port map (
      I0 => \ram_reg_4_i_7__0_n_5\,
      I1 => Q(0),
      I2 => input_data_data_V_0_sel,
      I3 => ram_reg_7(9),
      I4 => ram_reg_7_0(9),
      O => \ap_CS_fsm_reg[1]_9\
    );
\ram_reg_4_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAEEAAA"
    )
        port map (
      I0 => \ram_reg_4_i_8__0_n_5\,
      I1 => Q(0),
      I2 => input_data_data_V_0_sel,
      I3 => ram_reg_7(8),
      I4 => ram_reg_7_0(8),
      O => \ap_CS_fsm_reg[1]_8\
    );
\ram_reg_4_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F0F088"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_548_output_r_d0(9),
      I1 => Q(2),
      I2 => q0(9),
      I3 => Q(5),
      I4 => Q(4),
      I5 => Q(0),
      O => \ram_reg_4_i_7__0_n_5\
    );
\ram_reg_4_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F0F088"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_548_output_r_d0(8),
      I1 => Q(2),
      I2 => q0(8),
      I3 => Q(5),
      I4 => Q(4),
      I5 => Q(0),
      O => \ram_reg_4_i_8__0_n_5\
    );
\ram_reg_5_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCACFFFFFCAC0"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_548_output_r_we0,
      I1 => ram_reg_2(0),
      I2 => MemBank_A_address01,
      I3 => Q(2),
      I4 => input_data_data_V_0_ack_out,
      I5 => ram_reg_2_0,
      O => \ap_CS_fsm_reg[4]_0\(0)
    );
\ram_reg_5_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAEEAAA"
    )
        port map (
      I0 => \ram_reg_5_i_8__0_n_5\,
      I1 => Q(0),
      I2 => input_data_data_V_0_sel,
      I3 => ram_reg_7(11),
      I4 => ram_reg_7_0(11),
      O => \ap_CS_fsm_reg[1]_11\
    );
\ram_reg_5_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAEEAAA"
    )
        port map (
      I0 => \ram_reg_5_i_9__0_n_5\,
      I1 => Q(0),
      I2 => input_data_data_V_0_sel,
      I3 => ram_reg_7(10),
      I4 => ram_reg_7_0(10),
      O => \ap_CS_fsm_reg[1]_10\
    );
\ram_reg_5_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F0F088"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_548_output_r_d0(11),
      I1 => Q(2),
      I2 => q0(11),
      I3 => Q(5),
      I4 => Q(4),
      I5 => Q(0),
      O => \ram_reg_5_i_8__0_n_5\
    );
\ram_reg_5_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F0F088"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_548_output_r_d0(10),
      I1 => Q(2),
      I2 => q0(10),
      I3 => Q(5),
      I4 => Q(4),
      I5 => Q(0),
      O => \ram_reg_5_i_9__0_n_5\
    );
\ram_reg_6_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAEEAAA"
    )
        port map (
      I0 => \ram_reg_6_i_7__0_n_5\,
      I1 => Q(0),
      I2 => input_data_data_V_0_sel,
      I3 => ram_reg_7(13),
      I4 => ram_reg_7_0(13),
      O => \ap_CS_fsm_reg[1]_13\
    );
\ram_reg_6_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAEEAAA"
    )
        port map (
      I0 => \ram_reg_6_i_8__0_n_5\,
      I1 => Q(0),
      I2 => input_data_data_V_0_sel,
      I3 => ram_reg_7(12),
      I4 => ram_reg_7_0(12),
      O => \ap_CS_fsm_reg[1]_12\
    );
\ram_reg_6_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F0F088"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_548_output_r_d0(13),
      I1 => Q(2),
      I2 => q0(13),
      I3 => Q(5),
      I4 => Q(4),
      I5 => Q(0),
      O => \ram_reg_6_i_7__0_n_5\
    );
\ram_reg_6_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F0F088"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_548_output_r_d0(12),
      I1 => Q(2),
      I2 => q0(12),
      I3 => Q(5),
      I4 => Q(4),
      I5 => Q(0),
      O => \ram_reg_6_i_8__0_n_5\
    );
\ram_reg_7_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCACFFFFFCAC0"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_548_output_r_we0,
      I1 => ram_reg_2(0),
      I2 => MemBank_A_address01,
      I3 => Q(2),
      I4 => input_data_data_V_0_ack_out,
      I5 => ram_reg_2_0,
      O => \ap_CS_fsm_reg[4]_0\(1)
    );
\ram_reg_7_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAEEAAA"
    )
        port map (
      I0 => \ram_reg_7_i_8__0_n_5\,
      I1 => Q(0),
      I2 => input_data_data_V_0_sel,
      I3 => ram_reg_7(15),
      I4 => ram_reg_7_0(15),
      O => \ap_CS_fsm_reg[1]_15\
    );
\ram_reg_7_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAEEAAA"
    )
        port map (
      I0 => \ram_reg_7_i_9__0_n_5\,
      I1 => Q(0),
      I2 => input_data_data_V_0_sel,
      I3 => ram_reg_7(14),
      I4 => ram_reg_7_0(14),
      O => \ap_CS_fsm_reg[1]_14\
    );
\ram_reg_7_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F0F088"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_548_output_r_d0(15),
      I1 => Q(2),
      I2 => q0(15),
      I3 => Q(5),
      I4 => Q(4),
      I5 => Q(0),
      O => \ram_reg_7_i_8__0_n_5\
    );
\ram_reg_7_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F0F088"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_548_output_r_d0(14),
      I1 => Q(2),
      I2 => q0(14),
      I3 => Q(5),
      I4 => Q(4),
      I5 => Q(0),
      O => \ram_reg_7_i_9__0_n_5\
    );
\sub_ln37_reg_459[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln37_22_fu_268_p1(3),
      I1 => zext_ln37_22_fu_268_p1(2),
      O => k_h_fu_250_p2(1)
    );
\sub_ln37_reg_459[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln37_22_fu_268_p1(3),
      I1 => zext_ln37_22_fu_268_p1(2),
      O => sub_ln37_fu_272_p2(2)
    );
\sub_ln37_reg_459[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln37_22_fu_268_p1(3),
      I1 => zext_ln37_22_fu_268_p1(2),
      O => sub_ln37_fu_272_p2(3)
    );
\sub_ln37_reg_459_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_1511,
      D => zext_ln37_22_fu_268_p1(2),
      Q => sub_ln37_reg_459(0),
      R => '0'
    );
\sub_ln37_reg_459_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_1511,
      D => k_h_fu_250_p2(1),
      Q => sub_ln37_reg_459(1),
      R => '0'
    );
\sub_ln37_reg_459_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_1511,
      D => sub_ln37_fu_272_p2(2),
      Q => sub_ln37_reg_459(2),
      R => '0'
    );
\sub_ln37_reg_459_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_1511,
      D => sub_ln37_fu_272_p2(3),
      Q => sub_ln37_reg_459(3),
      R => '0'
    );
\tmp6_reg_464[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln37_22_fu_268_p1(2),
      I1 => p_shl8_cast_fu_206_p1(5),
      O => tmp_fu_278_p2(0)
    );
\tmp6_reg_464[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9996"
    )
        port map (
      I0 => zext_ln37_22_fu_268_p1(3),
      I1 => p_shl8_cast_fu_206_p1(6),
      I2 => zext_ln37_22_fu_268_p1(2),
      I3 => p_shl8_cast_fu_206_p1(5),
      O => p_0_in(1)
    );
\tmp6_reg_464[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9555556"
    )
        port map (
      I0 => p_shl8_cast_fu_206_p1(7),
      I1 => p_shl8_cast_fu_206_p1(5),
      I2 => zext_ln37_22_fu_268_p1(2),
      I3 => p_shl8_cast_fu_206_p1(6),
      I4 => zext_ln37_22_fu_268_p1(3),
      O => p_0_in(2)
    );
\tmp6_reg_464[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9595955555555556"
    )
        port map (
      I0 => p_shl8_cast_fu_206_p1(8),
      I1 => zext_ln37_22_fu_268_p1(3),
      I2 => p_shl8_cast_fu_206_p1(6),
      I3 => zext_ln37_22_fu_268_p1(2),
      I4 => p_shl8_cast_fu_206_p1(5),
      I5 => p_shl8_cast_fu_206_p1(7),
      O => \tmp6_reg_464[4]_i_1_n_5\
    );
\tmp6_reg_464[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \tmp6_reg_464[5]_i_2_n_5\,
      I1 => p_shl8_cast_fu_206_p1(8),
      I2 => p_shl8_cast_fu_206_p1(9),
      I3 => \tmp6_reg_464[5]_i_3_n_5\,
      O => \tmp6_reg_464[5]_i_1_n_5\
    );
\tmp6_reg_464[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8A00000"
    )
        port map (
      I0 => p_shl8_cast_fu_206_p1(6),
      I1 => p_shl8_cast_fu_206_p1(5),
      I2 => zext_ln37_22_fu_268_p1(3),
      I3 => zext_ln37_22_fu_268_p1(2),
      I4 => p_shl8_cast_fu_206_p1(7),
      O => \tmp6_reg_464[5]_i_2_n_5\
    );
\tmp6_reg_464[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F77F000000007FFE"
    )
        port map (
      I0 => p_shl8_cast_fu_206_p1(8),
      I1 => p_shl8_cast_fu_206_p1(7),
      I2 => zext_ln37_22_fu_268_p1(3),
      I3 => p_shl8_cast_fu_206_p1(6),
      I4 => p_shl8_cast_fu_206_p1(5),
      I5 => zext_ln37_22_fu_268_p1(2),
      O => \tmp6_reg_464[5]_i_3_n_5\
    );
\tmp6_reg_464[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"854B4B4B4B4B4B4A"
    )
        port map (
      I0 => p_shl8_cast_fu_206_p1(9),
      I1 => tmp_fu_278_p2(0),
      I2 => \tmp6_reg_464[9]_i_4_n_5\,
      I3 => \tmp6_reg_464[9]_i_3_n_5\,
      I4 => p_shl8_cast_fu_206_p1(7),
      I5 => p_shl8_cast_fu_206_p1(8),
      O => p_0_in(5)
    );
\tmp6_reg_464[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F4F40B0BF4F40A"
    )
        port map (
      I0 => p_shl8_cast_fu_206_p1(9),
      I1 => tmp_fu_278_p2(0),
      I2 => \tmp6_reg_464[9]_i_4_n_5\,
      I3 => \tmp6_reg_464[9]_i_3_n_5\,
      I4 => p_shl8_cast_fu_206_p1(7),
      I5 => p_shl8_cast_fu_206_p1(8),
      O => \tmp6_reg_464[7]_i_1_n_5\
    );
\tmp6_reg_464[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A296A296AEA6AA8"
    )
        port map (
      I0 => p_shl8_cast_fu_206_p1(8),
      I1 => p_shl8_cast_fu_206_p1(7),
      I2 => \tmp6_reg_464[9]_i_3_n_5\,
      I3 => \tmp6_reg_464[9]_i_4_n_5\,
      I4 => tmp_fu_278_p2(0),
      I5 => p_shl8_cast_fu_206_p1(9),
      O => \tmp6_reg_464[8]_i_1_n_5\
    );
\tmp6_reg_464[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^output_r_ce0\,
      I1 => zext_ln37_22_fu_268_p1(2),
      I2 => zext_ln37_22_fu_268_p1(3),
      O => buffer_1_reg_1511
    );
\tmp6_reg_464[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F807E00"
    )
        port map (
      I0 => p_shl8_cast_fu_206_p1(8),
      I1 => p_shl8_cast_fu_206_p1(7),
      I2 => \tmp6_reg_464[9]_i_3_n_5\,
      I3 => p_shl8_cast_fu_206_p1(9),
      I4 => \tmp6_reg_464[9]_i_4_n_5\,
      O => \tmp6_reg_464[9]_i_2_n_5\
    );
\tmp6_reg_464[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC80"
    )
        port map (
      I0 => zext_ln37_22_fu_268_p1(2),
      I1 => zext_ln37_22_fu_268_p1(3),
      I2 => p_shl8_cast_fu_206_p1(5),
      I3 => p_shl8_cast_fu_206_p1(6),
      O => \tmp6_reg_464[9]_i_3_n_5\
    );
\tmp6_reg_464[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_shl8_cast_fu_206_p1(5),
      I1 => zext_ln37_22_fu_268_p1(2),
      I2 => p_shl8_cast_fu_206_p1(6),
      I3 => zext_ln37_22_fu_268_p1(3),
      O => \tmp6_reg_464[9]_i_4_n_5\
    );
\tmp6_reg_464_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_1511,
      D => tmp_fu_278_p2(0),
      Q => tmp6_reg_464(1),
      R => '0'
    );
\tmp6_reg_464_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_1511,
      D => p_0_in(1),
      Q => tmp6_reg_464(2),
      R => '0'
    );
\tmp6_reg_464_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_1511,
      D => p_0_in(2),
      Q => tmp6_reg_464(3),
      R => '0'
    );
\tmp6_reg_464_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_1511,
      D => \tmp6_reg_464[4]_i_1_n_5\,
      Q => tmp6_reg_464(4),
      R => '0'
    );
\tmp6_reg_464_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_1511,
      D => \tmp6_reg_464[5]_i_1_n_5\,
      Q => tmp6_reg_464(5),
      R => '0'
    );
\tmp6_reg_464_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_1511,
      D => p_0_in(5),
      Q => tmp6_reg_464(6),
      R => '0'
    );
\tmp6_reg_464_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_1511,
      D => \tmp6_reg_464[7]_i_1_n_5\,
      Q => tmp6_reg_464(7),
      R => '0'
    );
\tmp6_reg_464_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_1511,
      D => \tmp6_reg_464[8]_i_1_n_5\,
      Q => tmp6_reg_464(8),
      R => '0'
    );
\tmp6_reg_464_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_1511,
      D => \tmp6_reg_464[9]_i_2_n_5\,
      Q => tmp6_reg_464(9),
      R => '0'
    );
\tmp8_reg_433[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => p_shl8_cast_fu_206_p1(7),
      I1 => p_shl8_cast_fu_206_p1(5),
      I2 => p_shl8_cast_fu_206_p1(6),
      O => \tmp8_reg_433[4]_i_1_n_5\
    );
\tmp8_reg_433[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA56"
    )
        port map (
      I0 => p_shl8_cast_fu_206_p1(8),
      I1 => p_shl8_cast_fu_206_p1(6),
      I2 => p_shl8_cast_fu_206_p1(7),
      I3 => p_shl8_cast_fu_206_p1(5),
      O => tmp8_fu_222_p2(5)
    );
\tmp8_reg_433[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F50A0BF4"
    )
        port map (
      I0 => p_shl8_cast_fu_206_p1(5),
      I1 => p_shl8_cast_fu_206_p1(7),
      I2 => p_shl8_cast_fu_206_p1(8),
      I3 => p_shl8_cast_fu_206_p1(9),
      I4 => p_shl8_cast_fu_206_p1(6),
      O => tmp8_fu_222_p2(6)
    );
\tmp8_reg_433[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E50AE"
    )
        port map (
      I0 => p_shl8_cast_fu_206_p1(9),
      I1 => p_shl8_cast_fu_206_p1(8),
      I2 => p_shl8_cast_fu_206_p1(6),
      I3 => p_shl8_cast_fu_206_p1(7),
      I4 => p_shl8_cast_fu_206_p1(5),
      O => \tmp8_reg_433[7]_i_1_n_5\
    );
\tmp8_reg_433[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC13FC00"
    )
        port map (
      I0 => p_shl8_cast_fu_206_p1(5),
      I1 => p_shl8_cast_fu_206_p1(7),
      I2 => p_shl8_cast_fu_206_p1(6),
      I3 => p_shl8_cast_fu_206_p1(8),
      I4 => p_shl8_cast_fu_206_p1(9),
      O => \tmp8_reg_433[8]_i_1_n_5\
    );
\tmp8_reg_433[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8AA88"
    )
        port map (
      I0 => p_shl8_cast_fu_206_p1(9),
      I1 => p_shl8_cast_fu_206_p1(8),
      I2 => p_shl8_cast_fu_206_p1(6),
      I3 => p_shl8_cast_fu_206_p1(7),
      I4 => p_shl8_cast_fu_206_p1(5),
      O => tmp8_fu_222_p2(9)
    );
\tmp8_reg_433_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1160,
      D => p_shl8_cast_fu_206_p1(5),
      Q => tmp8_reg_433(2),
      R => '0'
    );
\tmp8_reg_433_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1160,
      D => tmp8_fu_222_p2(3),
      Q => tmp8_reg_433(3),
      R => '0'
    );
\tmp8_reg_433_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1160,
      D => \tmp8_reg_433[4]_i_1_n_5\,
      Q => tmp8_reg_433(4),
      R => '0'
    );
\tmp8_reg_433_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1160,
      D => tmp8_fu_222_p2(5),
      Q => tmp8_reg_433(5),
      R => '0'
    );
\tmp8_reg_433_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1160,
      D => tmp8_fu_222_p2(6),
      Q => tmp8_reg_433(6),
      R => '0'
    );
\tmp8_reg_433_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1160,
      D => \tmp8_reg_433[7]_i_1_n_5\,
      Q => tmp8_reg_433(7),
      R => '0'
    );
\tmp8_reg_433_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1160,
      D => \tmp8_reg_433[8]_i_1_n_5\,
      Q => tmp8_reg_433(8),
      R => '0'
    );
\tmp8_reg_433_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1160,
      D => tmp8_fu_222_p2(9),
      Q => tmp8_reg_433(9),
      R => '0'
    );
\zext_ln35_reg_446[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAAAAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => out_w_0_reg_116(0),
      I2 => out_w_0_reg_116(1),
      I3 => out_w_0_reg_116(3),
      I4 => out_w_0_reg_116(4),
      I5 => out_w_0_reg_116(2),
      O => buffer_0_reg_1280
    );
\zext_ln35_reg_446_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_1280,
      D => out_w_0_reg_116(0),
      Q => grp_depthwise_conv2d_fix_fu_548_output_r_address0(0),
      R => '0'
    );
\zext_ln35_reg_446_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_1280,
      D => out_w_0_reg_116(1),
      Q => grp_depthwise_conv2d_fix_fu_548_output_r_address0(1),
      R => '0'
    );
\zext_ln35_reg_446_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_1280,
      D => out_w_0_reg_116(2),
      Q => zext_ln35_reg_446(2),
      R => '0'
    );
\zext_ln35_reg_446_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_1280,
      D => out_w_0_reg_116(3),
      Q => zext_ln35_reg_446(3),
      R => '0'
    );
\zext_ln35_reg_446_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_1280,
      D => out_w_0_reg_116(4),
      Q => zext_ln35_reg_446(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_depthwise_conv2d_fix_1 is
  port (
    add_ln37_4_fu_544_p2 : out STD_LOGIC;
    input_r_address0 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_CS_fsm_reg[21]\ : out STD_LOGIC;
    SeparableConv2D_2_w_1_ce0 : out STD_LOGIC;
    SeparableConv2D_3_w_1_ce0 : out STD_LOGIC;
    d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \i_count_2_reg_289_reg[10]\ : out STD_LOGIC;
    output_r_address0 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_CS_fsm_reg[28]\ : out STD_LOGIC;
    output_r_ce0 : out STD_LOGIC;
    input_r_ce0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    MemBank_B_address010_out : in STD_LOGIC;
    grp_padding2d_fix16_fu_431_output_r_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    MemBank_B_address01 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2 : in STD_LOGIC;
    MemBank_B_address011_out : in STD_LOGIC;
    ram_reg_2_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_0_1 : in STD_LOGIC;
    ram_reg_0_2 : in STD_LOGIC;
    ram_reg_0_3 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_1_0 : in STD_LOGIC;
    ram_reg_2_1 : in STD_LOGIC;
    ram_reg_2_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_3_0 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_4_0 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_5_0 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_6_0 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_7_0 : in STD_LOGIC;
    \ram_reg_0_i_32__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_i_32__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_depthwise_conv2d_fix_1_fu_473_ap_start_reg : in STD_LOGIC;
    ram_reg_7_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_7_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    kernel_0_q0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_depthwise_conv2d_fix_1 : entity is "depthwise_conv2d_fix_1";
end design_1_network_0_0_depthwise_conv2d_fix_1;

architecture STRUCTURE of design_1_network_0_0_depthwise_conv2d_fix_1 is
  signal A : STD_LOGIC_VECTOR ( 1 to 1 );
  signal C : STD_LOGIC_VECTOR ( 3 to 3 );
  signal add_ln22_3_fu_309_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal add_ln22_3_reg_630 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \add_ln22_3_reg_630[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln22_3_reg_630[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln22_3_reg_630[6]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln22_3_reg_630_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln22_3_reg_630_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln22_3_reg_630_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln22_3_reg_630_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln22_3_reg_630_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln22_3_reg_630_reg[6]_i_1_n_8\ : STD_LOGIC;
  signal add_ln22_fu_304_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal add_ln22_reg_625 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \add_ln22_reg_625[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln22_reg_625[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln22_reg_625[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln22_reg_625[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln22_reg_625_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln22_reg_625_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln22_reg_625_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln22_reg_625_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln22_reg_625_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln22_reg_625_reg[6]_i_1_n_8\ : STD_LOGIC;
  signal add_ln37_5_fu_550_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln37_5_reg_728 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln37_5_reg_7280 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal ap_NS_fsm11_out : STD_LOGIC;
  signal buffer_0_reg_2360 : STD_LOGIC;
  signal \buffer_0_reg_236[15]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_236[15]_i_2_n_5\ : STD_LOGIC;
  signal buffer_1_reg_2571 : STD_LOGIC;
  signal buffer_1_reg_257_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_depthwise_conv2d_fix_1_fu_473_ap_done : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_473_ap_ready : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_473_bias_ce0 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_473_input_r_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_depthwise_conv2d_fix_1_fu_473_output_r_address0 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal grp_depthwise_conv2d_fix_1_fu_473_output_r_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_depthwise_conv2d_fix_1_fu_473_output_r_we0 : STD_LOGIC;
  signal i_0_reg_200 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_0_reg_2000 : STD_LOGIC;
  signal i_fu_348_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_reg_651 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal icmp_ln31_fu_388_p2 : STD_LOGIC;
  signal icmp_ln32_fu_418_p2 : STD_LOGIC;
  signal \^input_r_ce0\ : STD_LOGIC;
  signal \k_h_0_reg_246[0]_i_1_n_5\ : STD_LOGIC;
  signal \k_h_0_reg_246[1]_i_1_n_5\ : STD_LOGIC;
  signal k_h_fu_439_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal k_h_reg_700 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \k_h_reg_700[0]_i_1_n_5\ : STD_LOGIC;
  signal \k_h_reg_700[1]_i_1_n_5\ : STD_LOGIC;
  signal k_w_0_reg_269 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \k_w_0_reg_269[0]_i_1_n_5\ : STD_LOGIC;
  signal \k_w_0_reg_269[1]_i_1_n_5\ : STD_LOGIC;
  signal k_w_reg_718 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \k_w_reg_718[0]_i_1_n_5\ : STD_LOGIC;
  signal \k_w_reg_718[1]_i_1_n_5\ : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U42_n_10 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U42_n_11 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U42_n_12 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U42_n_13 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U42_n_14 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U42_n_15 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U42_n_16 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U42_n_17 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U42_n_18 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U42_n_19 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U42_n_20 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U42_n_5 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U42_n_6 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U42_n_7 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U42_n_8 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U42_n_9 : STD_LOGIC;
  signal out_d_0_reg_164 : STD_LOGIC;
  signal \out_d_0_reg_164_reg_n_5_[0]\ : STD_LOGIC;
  signal \out_d_0_reg_164_reg_n_5_[1]\ : STD_LOGIC;
  signal \out_d_0_reg_164_reg_n_5_[2]\ : STD_LOGIC;
  signal \out_d_0_reg_164_reg_n_5_[3]\ : STD_LOGIC;
  signal out_d_fu_320_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_d_reg_638 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_h_0_reg_212 : STD_LOGIC;
  signal \out_h_0_reg_212_reg_n_5_[0]\ : STD_LOGIC;
  signal \out_h_0_reg_212_reg_n_5_[1]\ : STD_LOGIC;
  signal \out_h_0_reg_212_reg_n_5_[2]\ : STD_LOGIC;
  signal \out_h_0_reg_212_reg_n_5_[3]\ : STD_LOGIC;
  signal out_h_fu_393_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_h_reg_674 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_w_0_reg_224 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_w_0_reg_2240 : STD_LOGIC;
  signal out_w_fu_423_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_w_reg_687 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^output_r_ce0\ : STD_LOGIC;
  signal phi_mul2_reg_188 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal phi_mul_reg_176 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal q00 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \q0_reg_i_10__0_n_5\ : STD_LOGIC;
  signal \q0_reg_i_9__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_107_n_5 : STD_LOGIC;
  signal ram_reg_0_i_107_n_6 : STD_LOGIC;
  signal ram_reg_0_i_107_n_7 : STD_LOGIC;
  signal ram_reg_0_i_107_n_8 : STD_LOGIC;
  signal ram_reg_0_i_126_n_7 : STD_LOGIC;
  signal ram_reg_0_i_126_n_8 : STD_LOGIC;
  signal ram_reg_0_i_129_n_5 : STD_LOGIC;
  signal ram_reg_0_i_129_n_6 : STD_LOGIC;
  signal ram_reg_0_i_129_n_7 : STD_LOGIC;
  signal ram_reg_0_i_129_n_8 : STD_LOGIC;
  signal ram_reg_0_i_132_n_7 : STD_LOGIC;
  signal ram_reg_0_i_132_n_8 : STD_LOGIC;
  signal ram_reg_0_i_136_n_5 : STD_LOGIC;
  signal ram_reg_0_i_136_n_6 : STD_LOGIC;
  signal ram_reg_0_i_136_n_7 : STD_LOGIC;
  signal ram_reg_0_i_136_n_8 : STD_LOGIC;
  signal ram_reg_0_i_140_n_5 : STD_LOGIC;
  signal ram_reg_0_i_140_n_6 : STD_LOGIC;
  signal ram_reg_0_i_140_n_7 : STD_LOGIC;
  signal ram_reg_0_i_140_n_8 : STD_LOGIC;
  signal ram_reg_0_i_165_n_5 : STD_LOGIC;
  signal ram_reg_0_i_166_n_5 : STD_LOGIC;
  signal ram_reg_0_i_167_n_5 : STD_LOGIC;
  signal ram_reg_0_i_168_n_5 : STD_LOGIC;
  signal ram_reg_0_i_179_n_5 : STD_LOGIC;
  signal ram_reg_0_i_180_n_5 : STD_LOGIC;
  signal ram_reg_0_i_181_n_5 : STD_LOGIC;
  signal ram_reg_0_i_182_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_55__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_57__0_n_5\ : STD_LOGIC;
  signal \ram_reg_1_i_3__0_n_5\ : STD_LOGIC;
  signal \ram_reg_1_i_5__0_n_5\ : STD_LOGIC;
  signal \ram_reg_2_i_4__0_n_5\ : STD_LOGIC;
  signal \ram_reg_2_i_6__0_n_5\ : STD_LOGIC;
  signal \ram_reg_3_i_3__0_n_5\ : STD_LOGIC;
  signal \ram_reg_3_i_5__0_n_5\ : STD_LOGIC;
  signal \ram_reg_4_i_3__0_n_5\ : STD_LOGIC;
  signal \ram_reg_4_i_5__0_n_5\ : STD_LOGIC;
  signal \ram_reg_5_i_4__0_n_5\ : STD_LOGIC;
  signal \ram_reg_5_i_6__0_n_5\ : STD_LOGIC;
  signal \ram_reg_6_i_3__0_n_5\ : STD_LOGIC;
  signal \ram_reg_6_i_5__0_n_5\ : STD_LOGIC;
  signal \ram_reg_7_i_4__0_n_5\ : STD_LOGIC;
  signal \ram_reg_7_i_6__0_n_5\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sub_ln37_fu_465_p20_out : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal sub_ln37_reg_705 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tmp2_cast_fu_477_p1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal tmp6_fu_491_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp6_reg_710 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \tmp6_reg_710[10]_i_3_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[10]_i_4_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[10]_i_5_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[10]_i_6_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[1]_i_2_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[1]_i_3_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[1]_i_4_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[1]_i_5_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[1]_i_6_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[1]_i_7_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[5]_i_2_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[5]_i_3_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[5]_i_4_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[5]_i_5_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[5]_i_6_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[5]_i_7_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[5]_i_8_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[9]_i_10_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[9]_i_11_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[9]_i_12_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[9]_i_13_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[9]_i_14_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[9]_i_15_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[9]_i_16_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[9]_i_17_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[9]_i_18_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[9]_i_19_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[9]_i_23_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[9]_i_24_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[9]_i_25_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[9]_i_26_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[9]_i_27_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[9]_i_2_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[9]_i_3_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[9]_i_4_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[9]_i_5_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[9]_i_6_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[9]_i_7_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[9]_i_8_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710[9]_i_9_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710_reg[1]_i_1_n_10\ : STD_LOGIC;
  signal \tmp6_reg_710_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710_reg[1]_i_1_n_6\ : STD_LOGIC;
  signal \tmp6_reg_710_reg[1]_i_1_n_7\ : STD_LOGIC;
  signal \tmp6_reg_710_reg[1]_i_1_n_8\ : STD_LOGIC;
  signal \tmp6_reg_710_reg[1]_i_1_n_9\ : STD_LOGIC;
  signal \tmp6_reg_710_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \tmp6_reg_710_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \tmp6_reg_710_reg[5]_i_1_n_8\ : STD_LOGIC;
  signal \tmp6_reg_710_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \tmp6_reg_710_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \tmp6_reg_710_reg[9]_i_1_n_8\ : STD_LOGIC;
  signal \tmp6_reg_710_reg[9]_i_21_n_10\ : STD_LOGIC;
  signal \tmp6_reg_710_reg[9]_i_21_n_11\ : STD_LOGIC;
  signal \tmp6_reg_710_reg[9]_i_21_n_12\ : STD_LOGIC;
  signal \tmp6_reg_710_reg[9]_i_21_n_5\ : STD_LOGIC;
  signal \tmp6_reg_710_reg[9]_i_21_n_7\ : STD_LOGIC;
  signal \tmp6_reg_710_reg[9]_i_21_n_8\ : STD_LOGIC;
  signal tmp8_fu_413_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp8_reg_679 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \tmp8_reg_679[10]_i_2_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679[10]_i_4_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679[10]_i_5_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679[10]_i_6_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679[1]_i_2_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679[1]_i_3_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679[1]_i_4_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679[1]_i_5_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679[1]_i_6_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679[1]_i_7_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679[1]_i_8_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679[1]_i_9_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679[5]_i_10_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679[5]_i_11_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679[5]_i_12_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679[5]_i_13_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679[5]_i_14_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679[5]_i_15_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679[5]_i_2_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679[5]_i_4_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679[5]_i_5_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679[5]_i_6_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679[5]_i_7_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679[5]_i_8_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679[5]_i_9_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679[9]_i_10_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679[9]_i_11_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679[9]_i_12_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679[9]_i_13_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679[9]_i_2_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679[9]_i_3_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679[9]_i_4_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679[9]_i_5_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679[9]_i_6_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679[9]_i_7_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679[9]_i_8_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679[9]_i_9_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679_reg[10]_i_3_n_12\ : STD_LOGIC;
  signal \tmp8_reg_679_reg[10]_i_3_n_7\ : STD_LOGIC;
  signal \tmp8_reg_679_reg[1]_i_1_n_10\ : STD_LOGIC;
  signal \tmp8_reg_679_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679_reg[1]_i_1_n_6\ : STD_LOGIC;
  signal \tmp8_reg_679_reg[1]_i_1_n_7\ : STD_LOGIC;
  signal \tmp8_reg_679_reg[1]_i_1_n_8\ : STD_LOGIC;
  signal \tmp8_reg_679_reg[1]_i_1_n_9\ : STD_LOGIC;
  signal \tmp8_reg_679_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \tmp8_reg_679_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \tmp8_reg_679_reg[5]_i_1_n_8\ : STD_LOGIC;
  signal \tmp8_reg_679_reg[5]_i_3_n_10\ : STD_LOGIC;
  signal \tmp8_reg_679_reg[5]_i_3_n_11\ : STD_LOGIC;
  signal \tmp8_reg_679_reg[5]_i_3_n_12\ : STD_LOGIC;
  signal \tmp8_reg_679_reg[5]_i_3_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679_reg[5]_i_3_n_6\ : STD_LOGIC;
  signal \tmp8_reg_679_reg[5]_i_3_n_7\ : STD_LOGIC;
  signal \tmp8_reg_679_reg[5]_i_3_n_8\ : STD_LOGIC;
  signal \tmp8_reg_679_reg[5]_i_3_n_9\ : STD_LOGIC;
  signal \tmp8_reg_679_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \tmp8_reg_679_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \tmp8_reg_679_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \tmp8_reg_679_reg[9]_i_1_n_8\ : STD_LOGIC;
  signal zext_ln26_4_reg_643 : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \zext_ln26_4_reg_643[3]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln26_4_reg_643[4]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln26_4_reg_643[5]_i_1_n_5\ : STD_LOGIC;
  signal zext_ln35_reg_692_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal zext_ln37_17_fu_461_p1 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \zext_ln37_6_cast_reg_600[0]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln37_6_cast_reg_600[4]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln37_6_cast_reg_600_reg_n_5_[0]\ : STD_LOGIC;
  signal \zext_ln37_6_cast_reg_600_reg_n_5_[4]\ : STD_LOGIC;
  signal \NLW_add_ln22_3_reg_630_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln22_3_reg_630_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln22_reg_625_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln22_reg_625_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_i_126_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_i_126_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_i_132_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_i_132_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp6_reg_710_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp6_reg_710_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp6_reg_710_reg[9]_i_21_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_tmp6_reg_710_reg[9]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp8_reg_679_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp8_reg_679_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp8_reg_679_reg[10]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp8_reg_679_reg[10]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln37_5_reg_728[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \add_ln37_5_reg_728[2]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \ap_CS_fsm[21]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \ap_CS_fsm[22]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \ap_CS_fsm[29]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \ap_CS_fsm[30]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1\ : label is "soft_lutpair17";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of grp_depthwise_conv2d_fix_1_fu_473_ap_start_reg_i_1 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \i_reg_651[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \i_reg_651[1]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \i_reg_651[2]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \i_reg_651[3]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \k_h_reg_700[0]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \k_h_reg_700[1]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \k_w_reg_718[0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \k_w_reg_718[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \out_d_reg_638[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \out_d_reg_638[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \out_d_reg_638[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \out_d_reg_638[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \out_h_reg_674[0]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \out_h_reg_674[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \out_h_reg_674[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \out_h_reg_674[3]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \out_w_reg_687[0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \out_w_reg_687[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \out_w_reg_687[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \out_w_reg_687[3]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \q0_reg_i_10__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \sub_ln37_reg_705[1]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \sub_ln37_reg_705[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \sub_ln37_reg_705[3]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \tmp6_reg_710[10]_i_6\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \tmp6_reg_710[1]_i_8\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \tmp6_reg_710[5]_i_8\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \tmp6_reg_710[9]_i_10\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \tmp6_reg_710[9]_i_12\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \tmp6_reg_710[9]_i_13\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \tmp6_reg_710[9]_i_15\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \tmp6_reg_710[9]_i_17\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \tmp6_reg_710[9]_i_18\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \tmp6_reg_710[9]_i_19\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \tmp6_reg_710[9]_i_27\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \tmp8_reg_679[1]_i_9\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \tmp8_reg_679[5]_i_15\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \tmp8_reg_679[9]_i_10\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \tmp8_reg_679[9]_i_11\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \zext_ln37_6_cast_reg_600[0]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \zext_ln37_6_cast_reg_600[4]_i_1\ : label is "soft_lutpair22";
begin
  input_r_ce0 <= \^input_r_ce0\;
  output_r_ce0 <= \^output_r_ce0\;
\add_ln22_3_reg_630[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_176(3),
      I1 => \zext_ln37_6_cast_reg_600_reg_n_5_[0]\,
      O => \add_ln22_3_reg_630[3]_i_2_n_5\
    );
\add_ln22_3_reg_630[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_176(0),
      I1 => \zext_ln37_6_cast_reg_600_reg_n_5_[0]\,
      O => \add_ln22_3_reg_630[3]_i_3_n_5\
    );
\add_ln22_3_reg_630[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_176(4),
      I1 => \zext_ln37_6_cast_reg_600_reg_n_5_[4]\,
      O => \add_ln22_3_reg_630[6]_i_2_n_5\
    );
\add_ln22_3_reg_630_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln22_3_fu_309_p2(0),
      Q => add_ln22_3_reg_630(0),
      R => '0'
    );
\add_ln22_3_reg_630_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln22_3_fu_309_p2(1),
      Q => add_ln22_3_reg_630(1),
      R => '0'
    );
\add_ln22_3_reg_630_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln22_3_fu_309_p2(2),
      Q => add_ln22_3_reg_630(2),
      R => '0'
    );
\add_ln22_3_reg_630_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln22_3_fu_309_p2(3),
      Q => add_ln22_3_reg_630(3),
      R => '0'
    );
\add_ln22_3_reg_630_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln22_3_reg_630_reg[3]_i_1_n_5\,
      CO(2) => \add_ln22_3_reg_630_reg[3]_i_1_n_6\,
      CO(1) => \add_ln22_3_reg_630_reg[3]_i_1_n_7\,
      CO(0) => \add_ln22_3_reg_630_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul_reg_176(3 downto 0),
      O(3 downto 0) => add_ln22_3_fu_309_p2(3 downto 0),
      S(3) => \add_ln22_3_reg_630[3]_i_2_n_5\,
      S(2 downto 1) => phi_mul_reg_176(2 downto 1),
      S(0) => \add_ln22_3_reg_630[3]_i_3_n_5\
    );
\add_ln22_3_reg_630_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln22_3_fu_309_p2(4),
      Q => add_ln22_3_reg_630(4),
      R => '0'
    );
\add_ln22_3_reg_630_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln22_3_fu_309_p2(5),
      Q => add_ln22_3_reg_630(5),
      R => '0'
    );
\add_ln22_3_reg_630_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln22_3_fu_309_p2(6),
      Q => add_ln22_3_reg_630(6),
      R => '0'
    );
\add_ln22_3_reg_630_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln22_3_reg_630_reg[3]_i_1_n_5\,
      CO(3 downto 2) => \NLW_add_ln22_3_reg_630_reg[6]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln22_3_reg_630_reg[6]_i_1_n_7\,
      CO(0) => \add_ln22_3_reg_630_reg[6]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => phi_mul_reg_176(5 downto 4),
      O(3) => \NLW_add_ln22_3_reg_630_reg[6]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln22_3_fu_309_p2(6 downto 4),
      S(3) => '0',
      S(2 downto 1) => phi_mul_reg_176(6 downto 5),
      S(0) => \add_ln22_3_reg_630[6]_i_2_n_5\
    );
\add_ln22_reg_625[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul2_reg_188(3),
      I1 => \zext_ln37_6_cast_reg_600_reg_n_5_[4]\,
      O => \add_ln22_reg_625[3]_i_2_n_5\
    );
\add_ln22_reg_625[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul2_reg_188(2),
      O => \add_ln22_reg_625[3]_i_3_n_5\
    );
\add_ln22_reg_625[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul2_reg_188(1),
      O => \add_ln22_reg_625[3]_i_4_n_5\
    );
\add_ln22_reg_625[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul2_reg_188(0),
      I1 => \zext_ln37_6_cast_reg_600_reg_n_5_[0]\,
      O => \add_ln22_reg_625[3]_i_5_n_5\
    );
\add_ln22_reg_625_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln22_fu_304_p2(0),
      Q => add_ln22_reg_625(0),
      R => '0'
    );
\add_ln22_reg_625_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln22_fu_304_p2(1),
      Q => add_ln22_reg_625(1),
      R => '0'
    );
\add_ln22_reg_625_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln22_fu_304_p2(2),
      Q => add_ln22_reg_625(2),
      R => '0'
    );
\add_ln22_reg_625_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln22_fu_304_p2(3),
      Q => add_ln22_reg_625(3),
      R => '0'
    );
\add_ln22_reg_625_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln22_reg_625_reg[3]_i_1_n_5\,
      CO(2) => \add_ln22_reg_625_reg[3]_i_1_n_6\,
      CO(1) => \add_ln22_reg_625_reg[3]_i_1_n_7\,
      CO(0) => \add_ln22_reg_625_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul2_reg_188(3 downto 0),
      O(3 downto 0) => add_ln22_fu_304_p2(3 downto 0),
      S(3) => \add_ln22_reg_625[3]_i_2_n_5\,
      S(2) => \add_ln22_reg_625[3]_i_3_n_5\,
      S(1) => \add_ln22_reg_625[3]_i_4_n_5\,
      S(0) => \add_ln22_reg_625[3]_i_5_n_5\
    );
\add_ln22_reg_625_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln22_fu_304_p2(4),
      Q => add_ln22_reg_625(4),
      R => '0'
    );
\add_ln22_reg_625_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln22_fu_304_p2(5),
      Q => add_ln22_reg_625(5),
      R => '0'
    );
\add_ln22_reg_625_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln22_fu_304_p2(6),
      Q => add_ln22_reg_625(6),
      R => '0'
    );
\add_ln22_reg_625_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln22_reg_625_reg[3]_i_1_n_5\,
      CO(3 downto 2) => \NLW_add_ln22_reg_625_reg[6]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln22_reg_625_reg[6]_i_1_n_7\,
      CO(0) => \add_ln22_reg_625_reg[6]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => phi_mul2_reg_188(5 downto 4),
      O(3) => \NLW_add_ln22_reg_625_reg[6]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln22_fu_304_p2(6 downto 4),
      S(3) => '0',
      S(2 downto 0) => phi_mul2_reg_188(6 downto 4)
    );
\add_ln37_5_reg_728[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln37_reg_705(0),
      I1 => k_w_0_reg_269(0),
      O => add_ln37_5_fu_550_p2(0)
    );
\add_ln37_5_reg_728[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => k_w_0_reg_269(1),
      I1 => sub_ln37_reg_705(1),
      I2 => k_w_0_reg_269(0),
      I3 => sub_ln37_reg_705(0),
      O => add_ln37_5_fu_550_p2(1)
    );
\add_ln37_5_reg_728[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1777E888"
    )
        port map (
      I0 => sub_ln37_reg_705(1),
      I1 => k_w_0_reg_269(1),
      I2 => k_w_0_reg_269(0),
      I3 => sub_ln37_reg_705(0),
      I4 => sub_ln37_reg_705(2),
      O => add_ln37_5_fu_550_p2(2)
    );
\add_ln37_5_reg_728[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => k_w_0_reg_269(1),
      I1 => k_w_0_reg_269(0),
      I2 => \^input_r_ce0\,
      O => add_ln37_5_reg_7280
    );
\add_ln37_5_reg_728[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"077FFFFFF8800000"
    )
        port map (
      I0 => sub_ln37_reg_705(0),
      I1 => k_w_0_reg_269(0),
      I2 => k_w_0_reg_269(1),
      I3 => sub_ln37_reg_705(1),
      I4 => sub_ln37_reg_705(2),
      I5 => sub_ln37_reg_705(3),
      O => add_ln37_5_fu_550_p2(3)
    );
\add_ln37_5_reg_728_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_5_reg_7280,
      D => add_ln37_5_fu_550_p2(0),
      Q => add_ln37_5_reg_728(0),
      R => '0'
    );
\add_ln37_5_reg_728_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_5_reg_7280,
      D => add_ln37_5_fu_550_p2(1),
      Q => add_ln37_5_reg_728(1),
      R => '0'
    );
\add_ln37_5_reg_728_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_5_reg_7280,
      D => add_ln37_5_fu_550_p2(2),
      Q => add_ln37_5_reg_728(2),
      R => '0'
    );
\add_ln37_5_reg_728_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_5_reg_7280,
      D => add_ln37_5_fu_550_p2(3),
      Q => add_ln37_5_reg_728(3),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_473_ap_ready,
      I1 => grp_depthwise_conv2d_fix_1_fu_473_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      O => grp_depthwise_conv2d_fix_1_fu_473_ap_done
    );
\ap_CS_fsm[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_164_reg_n_5_[2]\,
      I2 => \out_d_0_reg_164_reg_n_5_[3]\,
      I3 => \out_d_0_reg_164_reg_n_5_[0]\,
      I4 => \out_d_0_reg_164_reg_n_5_[1]\,
      O => grp_depthwise_conv2d_fix_1_fu_473_ap_ready
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_473_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => ap_CS_fsm_state6,
      I3 => icmp_ln31_fu_388_p2,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4500"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_473_ap_ready,
      I1 => grp_depthwise_conv2d_fix_1_fu_473_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(1),
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_473_ap_ready,
      I1 => grp_depthwise_conv2d_fix_1_fu_473_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4500"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_473_ap_ready,
      I1 => grp_depthwise_conv2d_fix_1_fu_473_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(3),
      I4 => Q(2),
      O => D(2)
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAA8AA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_164_reg_n_5_[1]\,
      I2 => \out_d_0_reg_164_reg_n_5_[0]\,
      I3 => \out_d_0_reg_164_reg_n_5_[3]\,
      I4 => \out_d_0_reg_164_reg_n_5_[2]\,
      I5 => ap_CS_fsm_state4,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_473_ap_ready,
      I1 => grp_depthwise_conv2d_fix_1_fu_473_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(3),
      O => D(3)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0000"
    )
        port map (
      I0 => i_0_reg_200(2),
      I1 => i_0_reg_200(3),
      I2 => i_0_reg_200(1),
      I3 => i_0_reg_200(0),
      I4 => grp_depthwise_conv2d_fix_1_fu_473_bias_ce0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_473_bias_ce0,
      I1 => i_0_reg_200(2),
      I2 => i_0_reg_200(3),
      I3 => i_0_reg_200(1),
      I4 => i_0_reg_200(0),
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => ap_CS_fsm_state7,
      I2 => icmp_ln32_fu_418_p2,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => out_w_0_reg_224(3),
      I1 => \zext_ln37_6_cast_reg_600_reg_n_5_[4]\,
      I2 => out_w_0_reg_224(0),
      I3 => \zext_ln37_6_cast_reg_600_reg_n_5_[0]\,
      I4 => out_w_0_reg_224(2),
      I5 => out_w_0_reg_224(1),
      O => icmp_ln32_fu_418_p2
    );
\ap_CS_fsm[6]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2222222"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => icmp_ln31_fu_388_p2,
      I2 => zext_ln37_17_fu_461_p1(2),
      I3 => zext_ln37_17_fu_461_p1(3),
      I4 => \^output_r_ce0\,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \zext_ln37_6_cast_reg_600_reg_n_5_[4]\,
      I1 => \out_h_0_reg_212_reg_n_5_[3]\,
      I2 => \out_h_0_reg_212_reg_n_5_[0]\,
      I3 => \zext_ln37_6_cast_reg_600_reg_n_5_[0]\,
      I4 => \out_h_0_reg_212_reg_n_5_[2]\,
      I5 => \out_h_0_reg_212_reg_n_5_[1]\,
      O => icmp_ln31_fu_388_p2
    );
\ap_CS_fsm[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^input_r_ce0\,
      I1 => k_w_0_reg_269(1),
      I2 => k_w_0_reg_269(0),
      I3 => buffer_0_reg_2360,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => \^output_r_ce0\,
      I1 => zext_ln37_17_fu_461_p1(2),
      I2 => zext_ln37_17_fu_461_p1(3),
      I3 => ap_CS_fsm_state12,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => k_w_0_reg_269(0),
      I1 => k_w_0_reg_269(1),
      I2 => \^input_r_ce0\,
      O => ap_NS_fsm(9)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_depthwise_conv2d_fix_1_fu_473_ap_done,
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state10,
      Q => ap_CS_fsm_state11,
      R => SR(0)
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state11,
      Q => ap_CS_fsm_state12,
      R => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => grp_depthwise_conv2d_fix_1_fu_473_bias_ce0,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => SR(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => SR(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => SR(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => SR(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => \^output_r_ce0\,
      R => SR(0)
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => \^input_r_ce0\,
      R => SR(0)
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => SR(0)
    );
\buffer_0_reg_236[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => buffer_0_reg_2360,
      I1 => k_w_0_reg_269(0),
      I2 => k_w_0_reg_269(1),
      I3 => \^input_r_ce0\,
      O => \buffer_0_reg_236[15]_i_1_n_5\
    );
\buffer_0_reg_236[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => buffer_0_reg_2360,
      I1 => k_w_0_reg_269(0),
      I2 => k_w_0_reg_269(1),
      I3 => \^input_r_ce0\,
      O => \buffer_0_reg_236[15]_i_2_n_5\
    );
\buffer_0_reg_236_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_236[15]_i_2_n_5\,
      D => buffer_1_reg_257_reg(0),
      Q => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(0),
      R => \buffer_0_reg_236[15]_i_1_n_5\
    );
\buffer_0_reg_236_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_236[15]_i_2_n_5\,
      D => buffer_1_reg_257_reg(10),
      Q => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(10),
      R => \buffer_0_reg_236[15]_i_1_n_5\
    );
\buffer_0_reg_236_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_236[15]_i_2_n_5\,
      D => buffer_1_reg_257_reg(11),
      Q => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(11),
      R => \buffer_0_reg_236[15]_i_1_n_5\
    );
\buffer_0_reg_236_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_236[15]_i_2_n_5\,
      D => buffer_1_reg_257_reg(12),
      Q => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(12),
      R => \buffer_0_reg_236[15]_i_1_n_5\
    );
\buffer_0_reg_236_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_236[15]_i_2_n_5\,
      D => buffer_1_reg_257_reg(13),
      Q => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(13),
      R => \buffer_0_reg_236[15]_i_1_n_5\
    );
\buffer_0_reg_236_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_236[15]_i_2_n_5\,
      D => buffer_1_reg_257_reg(14),
      Q => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(14),
      R => \buffer_0_reg_236[15]_i_1_n_5\
    );
\buffer_0_reg_236_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_236[15]_i_2_n_5\,
      D => buffer_1_reg_257_reg(15),
      Q => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(15),
      R => \buffer_0_reg_236[15]_i_1_n_5\
    );
\buffer_0_reg_236_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_236[15]_i_2_n_5\,
      D => buffer_1_reg_257_reg(1),
      Q => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(1),
      R => \buffer_0_reg_236[15]_i_1_n_5\
    );
\buffer_0_reg_236_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_236[15]_i_2_n_5\,
      D => buffer_1_reg_257_reg(2),
      Q => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(2),
      R => \buffer_0_reg_236[15]_i_1_n_5\
    );
\buffer_0_reg_236_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_236[15]_i_2_n_5\,
      D => buffer_1_reg_257_reg(3),
      Q => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(3),
      R => \buffer_0_reg_236[15]_i_1_n_5\
    );
\buffer_0_reg_236_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_236[15]_i_2_n_5\,
      D => buffer_1_reg_257_reg(4),
      Q => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(4),
      R => \buffer_0_reg_236[15]_i_1_n_5\
    );
\buffer_0_reg_236_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_236[15]_i_2_n_5\,
      D => buffer_1_reg_257_reg(5),
      Q => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(5),
      R => \buffer_0_reg_236[15]_i_1_n_5\
    );
\buffer_0_reg_236_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_236[15]_i_2_n_5\,
      D => buffer_1_reg_257_reg(6),
      Q => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(6),
      R => \buffer_0_reg_236[15]_i_1_n_5\
    );
\buffer_0_reg_236_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_236[15]_i_2_n_5\,
      D => buffer_1_reg_257_reg(7),
      Q => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(7),
      R => \buffer_0_reg_236[15]_i_1_n_5\
    );
\buffer_0_reg_236_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_236[15]_i_2_n_5\,
      D => buffer_1_reg_257_reg(8),
      Q => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(8),
      R => \buffer_0_reg_236[15]_i_1_n_5\
    );
\buffer_0_reg_236_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_236[15]_i_2_n_5\,
      D => buffer_1_reg_257_reg(9),
      Q => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(9),
      R => \buffer_0_reg_236[15]_i_1_n_5\
    );
\buffer_1_reg_257[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEE"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => \^output_r_ce0\,
      I2 => zext_ln37_17_fu_461_p1(2),
      I3 => zext_ln37_17_fu_461_p1(3),
      O => sel
    );
\buffer_1_reg_257_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_32_1_1_U42_n_8,
      Q => buffer_1_reg_257_reg(0),
      R => '0'
    );
\buffer_1_reg_257_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_32_1_1_U42_n_14,
      Q => buffer_1_reg_257_reg(10),
      R => '0'
    );
\buffer_1_reg_257_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_32_1_1_U42_n_13,
      Q => buffer_1_reg_257_reg(11),
      R => '0'
    );
\buffer_1_reg_257_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_32_1_1_U42_n_20,
      Q => buffer_1_reg_257_reg(12),
      R => '0'
    );
\buffer_1_reg_257_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_32_1_1_U42_n_19,
      Q => buffer_1_reg_257_reg(13),
      R => '0'
    );
\buffer_1_reg_257_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_32_1_1_U42_n_18,
      Q => buffer_1_reg_257_reg(14),
      R => '0'
    );
\buffer_1_reg_257_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_32_1_1_U42_n_17,
      Q => buffer_1_reg_257_reg(15),
      R => '0'
    );
\buffer_1_reg_257_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_32_1_1_U42_n_7,
      Q => buffer_1_reg_257_reg(1),
      R => '0'
    );
\buffer_1_reg_257_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_32_1_1_U42_n_6,
      Q => buffer_1_reg_257_reg(2),
      R => '0'
    );
\buffer_1_reg_257_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_32_1_1_U42_n_5,
      Q => buffer_1_reg_257_reg(3),
      R => '0'
    );
\buffer_1_reg_257_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_32_1_1_U42_n_12,
      Q => buffer_1_reg_257_reg(4),
      R => '0'
    );
\buffer_1_reg_257_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_32_1_1_U42_n_11,
      Q => buffer_1_reg_257_reg(5),
      R => '0'
    );
\buffer_1_reg_257_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_32_1_1_U42_n_10,
      Q => buffer_1_reg_257_reg(6),
      R => '0'
    );
\buffer_1_reg_257_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_32_1_1_U42_n_9,
      Q => buffer_1_reg_257_reg(7),
      R => '0'
    );
\buffer_1_reg_257_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_32_1_1_U42_n_16,
      Q => buffer_1_reg_257_reg(8),
      R => '0'
    );
\buffer_1_reg_257_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_32_1_1_U42_n_15,
      Q => buffer_1_reg_257_reg(9),
      R => '0'
    );
empty_U: entity work.design_1_network_0_0_depthwise_conv2d_fix_2_empty_17
     port map (
      Q(3 downto 0) => add_ln37_5_reg_728(3 downto 0),
      ap_clk => ap_clk,
      kernel_0_q0(14 downto 0) => kernel_0_q0(14 downto 0),
      p(1) => ap_CS_fsm_state10,
      p(0) => ap_CS_fsm_state4,
      p_0(3 downto 0) => i_0_reg_200(3 downto 0),
      q00(14) => q00(15),
      q00(13 downto 0) => q00(13 downto 0)
    );
grp_depthwise_conv2d_fix_1_fu_473_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => grp_depthwise_conv2d_fix_1_fu_473_ap_ready,
      I3 => grp_depthwise_conv2d_fix_1_fu_473_ap_start_reg,
      O => \ap_CS_fsm_reg[28]\
    );
\i_0_reg_200[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0000"
    )
        port map (
      I0 => \out_d_0_reg_164_reg_n_5_[2]\,
      I1 => \out_d_0_reg_164_reg_n_5_[3]\,
      I2 => \out_d_0_reg_164_reg_n_5_[0]\,
      I3 => \out_d_0_reg_164_reg_n_5_[1]\,
      I4 => ap_CS_fsm_state2,
      O => i_0_reg_2000
    );
\i_0_reg_200_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_reg_651(0),
      Q => i_0_reg_200(0),
      R => i_0_reg_2000
    );
\i_0_reg_200_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_reg_651(1),
      Q => i_0_reg_200(1),
      R => i_0_reg_2000
    );
\i_0_reg_200_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_reg_651(2),
      Q => i_0_reg_200(2),
      R => i_0_reg_2000
    );
\i_0_reg_200_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_reg_651(3),
      Q => i_0_reg_200(3),
      R => i_0_reg_2000
    );
\i_reg_651[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_0_reg_200(0),
      O => i_fu_348_p2(0)
    );
\i_reg_651[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_0_reg_200(0),
      I1 => i_0_reg_200(1),
      O => i_fu_348_p2(1)
    );
\i_reg_651[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_0_reg_200(1),
      I1 => i_0_reg_200(0),
      I2 => i_0_reg_200(2),
      O => i_fu_348_p2(2)
    );
\i_reg_651[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6CCC"
    )
        port map (
      I0 => i_0_reg_200(2),
      I1 => i_0_reg_200(3),
      I2 => i_0_reg_200(0),
      I3 => i_0_reg_200(1),
      O => i_fu_348_p2(3)
    );
\i_reg_651_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_depthwise_conv2d_fix_1_fu_473_bias_ce0,
      D => i_fu_348_p2(0),
      Q => i_reg_651(0),
      R => '0'
    );
\i_reg_651_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_depthwise_conv2d_fix_1_fu_473_bias_ce0,
      D => i_fu_348_p2(1),
      Q => i_reg_651(1),
      R => '0'
    );
\i_reg_651_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_depthwise_conv2d_fix_1_fu_473_bias_ce0,
      D => i_fu_348_p2(2),
      Q => i_reg_651(2),
      R => '0'
    );
\i_reg_651_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_depthwise_conv2d_fix_1_fu_473_bias_ce0,
      D => i_fu_348_p2(3),
      Q => i_reg_651(3),
      R => '0'
    );
\k_h_0_reg_246[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0000000CAAAAAAA"
    )
        port map (
      I0 => zext_ln37_17_fu_461_p1(2),
      I1 => k_h_reg_700(0),
      I2 => \^input_r_ce0\,
      I3 => k_w_0_reg_269(1),
      I4 => k_w_0_reg_269(0),
      I5 => buffer_0_reg_2360,
      O => \k_h_0_reg_246[0]_i_1_n_5\
    );
\k_h_0_reg_246[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0000000CAAAAAAA"
    )
        port map (
      I0 => zext_ln37_17_fu_461_p1(3),
      I1 => k_h_reg_700(1),
      I2 => \^input_r_ce0\,
      I3 => k_w_0_reg_269(1),
      I4 => k_w_0_reg_269(0),
      I5 => buffer_0_reg_2360,
      O => \k_h_0_reg_246[1]_i_1_n_5\
    );
\k_h_0_reg_246_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_h_0_reg_246[0]_i_1_n_5\,
      Q => zext_ln37_17_fu_461_p1(2),
      R => '0'
    );
\k_h_0_reg_246_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_h_0_reg_246[1]_i_1_n_5\,
      Q => zext_ln37_17_fu_461_p1(3),
      R => '0'
    );
\k_h_reg_700[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => zext_ln37_17_fu_461_p1(2),
      I1 => \^output_r_ce0\,
      I2 => k_h_reg_700(0),
      O => \k_h_reg_700[0]_i_1_n_5\
    );
\k_h_reg_700[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => zext_ln37_17_fu_461_p1(2),
      I1 => zext_ln37_17_fu_461_p1(3),
      I2 => \^output_r_ce0\,
      I3 => k_h_reg_700(1),
      O => \k_h_reg_700[1]_i_1_n_5\
    );
\k_h_reg_700_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_h_reg_700[0]_i_1_n_5\,
      Q => k_h_reg_700(0),
      R => '0'
    );
\k_h_reg_700_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_h_reg_700[1]_i_1_n_5\,
      Q => k_h_reg_700(1),
      R => '0'
    );
\k_w_0_reg_269[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E200E200E200E2"
    )
        port map (
      I0 => k_w_0_reg_269(0),
      I1 => ap_CS_fsm_state12,
      I2 => k_w_reg_718(0),
      I3 => \^output_r_ce0\,
      I4 => zext_ln37_17_fu_461_p1(2),
      I5 => zext_ln37_17_fu_461_p1(3),
      O => \k_w_0_reg_269[0]_i_1_n_5\
    );
\k_w_0_reg_269[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E200E200E200E2"
    )
        port map (
      I0 => k_w_0_reg_269(1),
      I1 => ap_CS_fsm_state12,
      I2 => k_w_reg_718(1),
      I3 => \^output_r_ce0\,
      I4 => zext_ln37_17_fu_461_p1(2),
      I5 => zext_ln37_17_fu_461_p1(3),
      O => \k_w_0_reg_269[1]_i_1_n_5\
    );
\k_w_0_reg_269_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_w_0_reg_269[0]_i_1_n_5\,
      Q => k_w_0_reg_269(0),
      R => '0'
    );
\k_w_0_reg_269_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_w_0_reg_269[1]_i_1_n_5\,
      Q => k_w_0_reg_269(1),
      R => '0'
    );
\k_w_reg_718[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => k_w_0_reg_269(0),
      I1 => \^input_r_ce0\,
      I2 => k_w_reg_718(0),
      O => \k_w_reg_718[0]_i_1_n_5\
    );
\k_w_reg_718[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => k_w_0_reg_269(0),
      I1 => k_w_0_reg_269(1),
      I2 => \^input_r_ce0\,
      I3 => k_w_reg_718(1),
      O => \k_w_reg_718[1]_i_1_n_5\
    );
\k_w_reg_718_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_w_reg_718[0]_i_1_n_5\,
      Q => k_w_reg_718(0),
      R => '0'
    );
\k_w_reg_718_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_w_reg_718[1]_i_1_n_5\,
      Q => k_w_reg_718(1),
      R => '0'
    );
network_mul_mul_16s_16s_32_1_1_U42: entity work.design_1_network_0_0_network_mul_mul_16s_16s_32_1_1_18
     port map (
      O(3) => network_mul_mul_16s_16s_32_1_1_U42_n_5,
      O(2) => network_mul_mul_16s_16s_32_1_1_U42_n_6,
      O(1) => network_mul_mul_16s_16s_32_1_1_U42_n_7,
      O(0) => network_mul_mul_16s_16s_32_1_1_U42_n_8,
      Q(3) => ap_CS_fsm_state11,
      Q(2) => ap_CS_fsm_state10,
      Q(1) => \^output_r_ce0\,
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      buffer_1_reg_257_reg(15 downto 0) => buffer_1_reg_257_reg(15 downto 0),
      grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(15 downto 0) => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(15 downto 0),
      p(3) => network_mul_mul_16s_16s_32_1_1_U42_n_9,
      p(2) => network_mul_mul_16s_16s_32_1_1_U42_n_10,
      p(1) => network_mul_mul_16s_16s_32_1_1_U42_n_11,
      p(0) => network_mul_mul_16s_16s_32_1_1_U42_n_12,
      p_0(3) => network_mul_mul_16s_16s_32_1_1_U42_n_13,
      p_0(2) => network_mul_mul_16s_16s_32_1_1_U42_n_14,
      p_0(1) => network_mul_mul_16s_16s_32_1_1_U42_n_15,
      p_0(0) => network_mul_mul_16s_16s_32_1_1_U42_n_16,
      p_1(3) => network_mul_mul_16s_16s_32_1_1_U42_n_17,
      p_1(2) => network_mul_mul_16s_16s_32_1_1_U42_n_18,
      p_1(1) => network_mul_mul_16s_16s_32_1_1_U42_n_19,
      p_1(0) => network_mul_mul_16s_16s_32_1_1_U42_n_20,
      q0(15 downto 0) => q0(15 downto 0),
      q00(14) => q00(15),
      q00(13 downto 0) => q00(13 downto 0),
      zext_ln37_17_fu_461_p1(1 downto 0) => zext_ln37_17_fu_461_p1(3 downto 2)
    );
\out_d_0_reg_164[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_depthwise_conv2d_fix_1_fu_473_ap_start_reg,
      I2 => ap_CS_fsm_state6,
      I3 => icmp_ln31_fu_388_p2,
      O => out_d_0_reg_164
    );
\out_d_0_reg_164[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => icmp_ln31_fu_388_p2,
      O => ap_NS_fsm11_out
    );
\out_d_0_reg_164_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => out_d_reg_638(0),
      Q => \out_d_0_reg_164_reg_n_5_[0]\,
      R => out_d_0_reg_164
    );
\out_d_0_reg_164_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => out_d_reg_638(1),
      Q => \out_d_0_reg_164_reg_n_5_[1]\,
      R => out_d_0_reg_164
    );
\out_d_0_reg_164_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => out_d_reg_638(2),
      Q => \out_d_0_reg_164_reg_n_5_[2]\,
      R => out_d_0_reg_164
    );
\out_d_0_reg_164_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => out_d_reg_638(3),
      Q => \out_d_0_reg_164_reg_n_5_[3]\,
      R => out_d_0_reg_164
    );
\out_d_reg_638[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_d_0_reg_164_reg_n_5_[0]\,
      O => out_d_fu_320_p2(0)
    );
\out_d_reg_638[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_d_0_reg_164_reg_n_5_[0]\,
      I1 => \out_d_0_reg_164_reg_n_5_[1]\,
      O => out_d_fu_320_p2(1)
    );
\out_d_reg_638[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \out_d_0_reg_164_reg_n_5_[1]\,
      I1 => \out_d_0_reg_164_reg_n_5_[0]\,
      I2 => \out_d_0_reg_164_reg_n_5_[2]\,
      O => out_d_fu_320_p2(2)
    );
\out_d_reg_638[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6CCC"
    )
        port map (
      I0 => \out_d_0_reg_164_reg_n_5_[2]\,
      I1 => \out_d_0_reg_164_reg_n_5_[3]\,
      I2 => \out_d_0_reg_164_reg_n_5_[0]\,
      I3 => \out_d_0_reg_164_reg_n_5_[1]\,
      O => out_d_fu_320_p2(3)
    );
\out_d_reg_638_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_320_p2(0),
      Q => out_d_reg_638(0),
      R => '0'
    );
\out_d_reg_638_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_320_p2(1),
      Q => out_d_reg_638(1),
      R => '0'
    );
\out_d_reg_638_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_320_p2(2),
      Q => out_d_reg_638(2),
      R => '0'
    );
\out_d_reg_638_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_320_p2(3),
      Q => out_d_reg_638(3),
      R => '0'
    );
\out_h_0_reg_212[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => icmp_ln32_fu_418_p2,
      I2 => ap_CS_fsm_state5,
      O => out_h_0_reg_212
    );
\out_h_0_reg_212[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => icmp_ln32_fu_418_p2,
      O => ap_NS_fsm10_out
    );
\out_h_0_reg_212_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_h_reg_674(0),
      Q => \out_h_0_reg_212_reg_n_5_[0]\,
      R => out_h_0_reg_212
    );
\out_h_0_reg_212_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_h_reg_674(1),
      Q => \out_h_0_reg_212_reg_n_5_[1]\,
      R => out_h_0_reg_212
    );
\out_h_0_reg_212_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_h_reg_674(2),
      Q => \out_h_0_reg_212_reg_n_5_[2]\,
      R => out_h_0_reg_212
    );
\out_h_0_reg_212_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_h_reg_674(3),
      Q => \out_h_0_reg_212_reg_n_5_[3]\,
      R => out_h_0_reg_212
    );
\out_h_reg_674[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_h_0_reg_212_reg_n_5_[0]\,
      O => out_h_fu_393_p2(0)
    );
\out_h_reg_674[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_h_0_reg_212_reg_n_5_[0]\,
      I1 => \out_h_0_reg_212_reg_n_5_[1]\,
      O => out_h_fu_393_p2(1)
    );
\out_h_reg_674[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \out_h_0_reg_212_reg_n_5_[0]\,
      I1 => \out_h_0_reg_212_reg_n_5_[1]\,
      I2 => \out_h_0_reg_212_reg_n_5_[2]\,
      O => out_h_fu_393_p2(2)
    );
\out_h_reg_674[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \out_h_0_reg_212_reg_n_5_[2]\,
      I1 => \out_h_0_reg_212_reg_n_5_[1]\,
      I2 => \out_h_0_reg_212_reg_n_5_[0]\,
      I3 => \out_h_0_reg_212_reg_n_5_[3]\,
      O => out_h_fu_393_p2(3)
    );
\out_h_reg_674_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => out_h_fu_393_p2(0),
      Q => out_h_reg_674(0),
      R => '0'
    );
\out_h_reg_674_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => out_h_fu_393_p2(1),
      Q => out_h_reg_674(1),
      R => '0'
    );
\out_h_reg_674_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => out_h_fu_393_p2(2),
      Q => out_h_reg_674(2),
      R => '0'
    );
\out_h_reg_674_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => out_h_fu_393_p2(3),
      Q => out_h_reg_674(3),
      R => '0'
    );
\out_w_0_reg_224[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => icmp_ln31_fu_388_p2,
      O => out_w_0_reg_2240
    );
\out_w_0_reg_224[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^output_r_ce0\,
      I1 => zext_ln37_17_fu_461_p1(3),
      I2 => zext_ln37_17_fu_461_p1(2),
      O => grp_depthwise_conv2d_fix_1_fu_473_output_r_we0
    );
\out_w_0_reg_224_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_depthwise_conv2d_fix_1_fu_473_output_r_we0,
      D => out_w_reg_687(0),
      Q => out_w_0_reg_224(0),
      R => out_w_0_reg_2240
    );
\out_w_0_reg_224_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_depthwise_conv2d_fix_1_fu_473_output_r_we0,
      D => out_w_reg_687(1),
      Q => out_w_0_reg_224(1),
      R => out_w_0_reg_2240
    );
\out_w_0_reg_224_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_depthwise_conv2d_fix_1_fu_473_output_r_we0,
      D => out_w_reg_687(2),
      Q => out_w_0_reg_224(2),
      R => out_w_0_reg_2240
    );
\out_w_0_reg_224_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_depthwise_conv2d_fix_1_fu_473_output_r_we0,
      D => out_w_reg_687(3),
      Q => out_w_0_reg_224(3),
      R => out_w_0_reg_2240
    );
\out_w_reg_687[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_w_0_reg_224(0),
      O => out_w_fu_423_p2(0)
    );
\out_w_reg_687[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_w_0_reg_224(0),
      I1 => out_w_0_reg_224(1),
      O => out_w_fu_423_p2(1)
    );
\out_w_reg_687[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_w_0_reg_224(0),
      I1 => out_w_0_reg_224(1),
      I2 => out_w_0_reg_224(2),
      O => out_w_fu_423_p2(2)
    );
\out_w_reg_687[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => out_w_0_reg_224(2),
      I1 => out_w_0_reg_224(1),
      I2 => out_w_0_reg_224(0),
      I3 => out_w_0_reg_224(3),
      O => out_w_fu_423_p2(3)
    );
\out_w_reg_687_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => out_w_fu_423_p2(0),
      Q => out_w_reg_687(0),
      R => '0'
    );
\out_w_reg_687_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => out_w_fu_423_p2(1),
      Q => out_w_reg_687(1),
      R => '0'
    );
\out_w_reg_687_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => out_w_fu_423_p2(2),
      Q => out_w_reg_687(2),
      R => '0'
    );
\out_w_reg_687_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => out_w_fu_423_p2(3),
      Q => out_w_reg_687(3),
      R => '0'
    );
\phi_mul2_reg_188_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln22_reg_625(0),
      Q => phi_mul2_reg_188(0),
      R => out_d_0_reg_164
    );
\phi_mul2_reg_188_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln22_reg_625(1),
      Q => phi_mul2_reg_188(1),
      R => out_d_0_reg_164
    );
\phi_mul2_reg_188_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln22_reg_625(2),
      Q => phi_mul2_reg_188(2),
      R => out_d_0_reg_164
    );
\phi_mul2_reg_188_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln22_reg_625(3),
      Q => phi_mul2_reg_188(3),
      R => out_d_0_reg_164
    );
\phi_mul2_reg_188_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln22_reg_625(4),
      Q => phi_mul2_reg_188(4),
      R => out_d_0_reg_164
    );
\phi_mul2_reg_188_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln22_reg_625(5),
      Q => phi_mul2_reg_188(5),
      R => out_d_0_reg_164
    );
\phi_mul2_reg_188_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln22_reg_625(6),
      Q => phi_mul2_reg_188(6),
      R => out_d_0_reg_164
    );
\phi_mul_reg_176_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln22_3_reg_630(0),
      Q => phi_mul_reg_176(0),
      R => out_d_0_reg_164
    );
\phi_mul_reg_176_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln22_3_reg_630(1),
      Q => phi_mul_reg_176(1),
      R => out_d_0_reg_164
    );
\phi_mul_reg_176_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln22_3_reg_630(2),
      Q => phi_mul_reg_176(2),
      R => out_d_0_reg_164
    );
\phi_mul_reg_176_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln22_3_reg_630(3),
      Q => phi_mul_reg_176(3),
      R => out_d_0_reg_164
    );
\phi_mul_reg_176_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln22_3_reg_630(4),
      Q => phi_mul_reg_176(4),
      R => out_d_0_reg_164
    );
\phi_mul_reg_176_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln22_3_reg_630(5),
      Q => phi_mul_reg_176(5),
      R => out_d_0_reg_164
    );
\phi_mul_reg_176_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln22_3_reg_630(6),
      Q => phi_mul_reg_176(6),
      R => out_d_0_reg_164
    );
\q0_reg_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => i_0_reg_200(0),
      I1 => \out_d_0_reg_164_reg_n_5_[0]\,
      I2 => \out_d_0_reg_164_reg_n_5_[1]\,
      I3 => i_0_reg_200(1),
      O => \q0_reg_i_10__0_n_5\
    );
\q0_reg_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_473_bias_ce0,
      I1 => Q(1),
      O => SeparableConv2D_2_w_1_ce0
    );
\q0_reg_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_473_bias_ce0,
      I1 => Q(3),
      O => SeparableConv2D_3_w_1_ce0
    );
\q0_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000008000808000"
    )
        port map (
      I0 => zext_ln26_4_reg_643(5),
      I1 => zext_ln26_4_reg_643(4),
      I2 => zext_ln26_4_reg_643(3),
      I3 => \q0_reg_i_9__0_n_5\,
      I4 => i_0_reg_200(3),
      I5 => \out_d_0_reg_164_reg_n_5_[3]\,
      O => ADDRARDADDR(6)
    );
\q0_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF7F77F80080880"
    )
        port map (
      I0 => zext_ln26_4_reg_643(4),
      I1 => zext_ln26_4_reg_643(3),
      I2 => \q0_reg_i_9__0_n_5\,
      I3 => i_0_reg_200(3),
      I4 => \out_d_0_reg_164_reg_n_5_[3]\,
      I5 => zext_ln26_4_reg_643(5),
      O => ADDRARDADDR(5)
    );
\q0_reg_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FF9600"
    )
        port map (
      I0 => \out_d_0_reg_164_reg_n_5_[3]\,
      I1 => i_0_reg_200(3),
      I2 => \q0_reg_i_9__0_n_5\,
      I3 => zext_ln26_4_reg_643(3),
      I4 => zext_ln26_4_reg_643(4),
      O => ADDRARDADDR(4)
    );
\q0_reg_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \q0_reg_i_10__0_n_5\,
      I1 => i_0_reg_200(2),
      I2 => \out_d_0_reg_164_reg_n_5_[2]\,
      I3 => i_0_reg_200(3),
      I4 => \out_d_0_reg_164_reg_n_5_[3]\,
      I5 => zext_ln26_4_reg_643(3),
      O => ADDRARDADDR(3)
    );
\q0_reg_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E88817771777E888"
    )
        port map (
      I0 => i_0_reg_200(1),
      I1 => \out_d_0_reg_164_reg_n_5_[1]\,
      I2 => \out_d_0_reg_164_reg_n_5_[0]\,
      I3 => i_0_reg_200(0),
      I4 => \out_d_0_reg_164_reg_n_5_[2]\,
      I5 => i_0_reg_200(2),
      O => ADDRARDADDR(2)
    );
\q0_reg_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \out_d_0_reg_164_reg_n_5_[1]\,
      I1 => i_0_reg_200(1),
      I2 => \out_d_0_reg_164_reg_n_5_[0]\,
      I3 => i_0_reg_200(0),
      O => ADDRARDADDR(1)
    );
\q0_reg_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_d_0_reg_164_reg_n_5_[0]\,
      I1 => i_0_reg_200(0),
      O => ADDRARDADDR(0)
    );
\q0_reg_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF880F8800000"
    )
        port map (
      I0 => i_0_reg_200(0),
      I1 => \out_d_0_reg_164_reg_n_5_[0]\,
      I2 => \out_d_0_reg_164_reg_n_5_[1]\,
      I3 => i_0_reg_200(1),
      I4 => i_0_reg_200(2),
      I5 => \out_d_0_reg_164_reg_n_5_[2]\,
      O => \q0_reg_i_9__0_n_5\
    );
ram_reg_0_i_107: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_107_n_5,
      CO(2) => ram_reg_0_i_107_n_6,
      CO(1) => ram_reg_0_i_107_n_7,
      CO(0) => ram_reg_0_i_107_n_8,
      CYINIT => '0',
      DI(3 downto 0) => tmp6_reg_710(3 downto 0),
      O(3 downto 1) => input_r_address0(2 downto 0),
      O(0) => grp_depthwise_conv2d_fix_1_fu_473_input_r_address0(0),
      S(3) => ram_reg_0_i_165_n_5,
      S(2) => ram_reg_0_i_166_n_5,
      S(1) => ram_reg_0_i_167_n_5,
      S(0) => ram_reg_0_i_168_n_5
    );
ram_reg_0_i_126: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_129_n_5,
      CO(3 downto 2) => NLW_ram_reg_0_i_126_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_0_i_126_n_7,
      CO(0) => ram_reg_0_i_126_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => tmp8_reg_679(9 downto 8),
      O(3) => NLW_ram_reg_0_i_126_O_UNCONNECTED(3),
      O(2) => grp_depthwise_conv2d_fix_1_fu_473_output_r_address0(10),
      O(1 downto 0) => output_r_address0(9 downto 8),
      S(3) => '0',
      S(2 downto 0) => tmp8_reg_679(10 downto 8)
    );
ram_reg_0_i_129: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_136_n_5,
      CO(3) => ram_reg_0_i_129_n_5,
      CO(2) => ram_reg_0_i_129_n_6,
      CO(1) => ram_reg_0_i_129_n_7,
      CO(0) => ram_reg_0_i_129_n_8,
      CYINIT => '0',
      DI(3 downto 0) => tmp8_reg_679(7 downto 4),
      O(3 downto 0) => output_r_address0(7 downto 4),
      S(3 downto 0) => tmp8_reg_679(7 downto 4)
    );
ram_reg_0_i_132: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_140_n_5,
      CO(3 downto 2) => NLW_ram_reg_0_i_132_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_0_i_132_n_7,
      CO(0) => ram_reg_0_i_132_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_ram_reg_0_i_132_O_UNCONNECTED(3),
      O(2 downto 0) => input_r_address0(9 downto 7),
      S(3) => '0',
      S(2 downto 0) => tmp6_reg_710(10 downto 8)
    );
ram_reg_0_i_136: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_136_n_5,
      CO(2) => ram_reg_0_i_136_n_6,
      CO(1) => ram_reg_0_i_136_n_7,
      CO(0) => ram_reg_0_i_136_n_8,
      CYINIT => '0',
      DI(3 downto 0) => tmp8_reg_679(3 downto 0),
      O(3 downto 0) => output_r_address0(3 downto 0),
      S(3) => ram_reg_0_i_179_n_5,
      S(2) => ram_reg_0_i_180_n_5,
      S(1) => ram_reg_0_i_181_n_5,
      S(0) => ram_reg_0_i_182_n_5
    );
ram_reg_0_i_140: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_107_n_5,
      CO(3) => ram_reg_0_i_140_n_5,
      CO(2) => ram_reg_0_i_140_n_6,
      CO(1) => ram_reg_0_i_140_n_7,
      CO(0) => ram_reg_0_i_140_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => input_r_address0(6 downto 3),
      S(3 downto 0) => tmp6_reg_710(7 downto 4)
    );
ram_reg_0_i_165: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => C(3),
      I1 => tmp6_reg_710(3),
      O => ram_reg_0_i_165_n_5
    );
ram_reg_0_i_166: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999955556666AAA"
    )
        port map (
      I0 => out_w_0_reg_224(2),
      I1 => k_w_0_reg_269(1),
      I2 => k_w_0_reg_269(0),
      I3 => out_w_0_reg_224(0),
      I4 => out_w_0_reg_224(1),
      I5 => tmp6_reg_710(2),
      O => ram_reg_0_i_166_n_5
    );
ram_reg_0_i_167: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => k_w_0_reg_269(1),
      I1 => out_w_0_reg_224(1),
      I2 => out_w_0_reg_224(0),
      I3 => k_w_0_reg_269(0),
      I4 => tmp6_reg_710(1),
      O => ram_reg_0_i_167_n_5
    );
ram_reg_0_i_168: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => out_w_0_reg_224(0),
      I1 => k_w_0_reg_269(0),
      I2 => tmp6_reg_710(0),
      O => ram_reg_0_i_168_n_5
    );
\ram_reg_0_i_16__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_0_i_55__0_n_5\,
      I1 => ram_reg_0_3,
      O => d0(1),
      S => ram_reg_0_1
    );
ram_reg_0_i_179: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp8_reg_679(3),
      I1 => zext_ln35_reg_692_reg(3),
      O => ram_reg_0_i_179_n_5
    );
\ram_reg_0_i_17__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_0_i_57__0_n_5\,
      I1 => ram_reg_0_2,
      O => d0(0),
      S => ram_reg_0_1
    );
ram_reg_0_i_180: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp8_reg_679(2),
      I1 => zext_ln35_reg_692_reg(2),
      O => ram_reg_0_i_180_n_5
    );
ram_reg_0_i_181: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp8_reg_679(1),
      I1 => zext_ln35_reg_692_reg(1),
      O => ram_reg_0_i_181_n_5
    );
ram_reg_0_i_182: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp8_reg_679(0),
      I1 => zext_ln35_reg_692_reg(0),
      O => ram_reg_0_i_182_n_5
    );
ram_reg_0_i_219: unisim.vcomponents.LUT6
    generic map(
      INIT => X"377F7F7FC8808080"
    )
        port map (
      I0 => k_w_0_reg_269(1),
      I1 => out_w_0_reg_224(2),
      I2 => out_w_0_reg_224(1),
      I3 => out_w_0_reg_224(0),
      I4 => k_w_0_reg_269(0),
      I5 => out_w_0_reg_224(3),
      O => C(3)
    );
ram_reg_0_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08082A2A082A082A"
    )
        port map (
      I0 => ram_reg_0,
      I1 => MemBank_B_address010_out,
      I2 => grp_depthwise_conv2d_fix_1_fu_473_input_r_address0(0),
      I3 => grp_padding2d_fix16_fu_431_output_r_address0(0),
      I4 => ram_reg_0_0(0),
      I5 => MemBank_B_address01,
      O => add_ln37_4_fu_544_p2
    );
\ram_reg_0_i_55__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000F1E0F1E0"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(1),
      I3 => ram_reg_7_1(1),
      I4 => ram_reg_7_2(1),
      I5 => MemBank_B_address011_out,
      O => \ram_reg_0_i_55__0_n_5\
    );
\ram_reg_0_i_57__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000F1E0F1E0"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(0),
      I3 => ram_reg_7_1(0),
      I4 => ram_reg_7_2(0),
      I5 => MemBank_B_address011_out,
      O => \ram_reg_0_i_57__0_n_5\
    );
\ram_reg_0_i_59__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8880000F888"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => grp_depthwise_conv2d_fix_1_fu_473_output_r_we0,
      I2 => E(0),
      I3 => ram_reg_2,
      I4 => MemBank_B_address011_out,
      I5 => ram_reg_2_0(0),
      O => \ap_CS_fsm_reg[21]\
    );
ram_reg_0_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08082A2A082A082A"
    )
        port map (
      I0 => ram_reg_0,
      I1 => MemBank_B_address010_out,
      I2 => grp_depthwise_conv2d_fix_1_fu_473_output_r_address0(10),
      I3 => \ram_reg_0_i_32__0\(0),
      I4 => \ram_reg_0_i_32__0_0\(0),
      I5 => MemBank_B_address01,
      O => \i_count_2_reg_289_reg[10]\
    );
\ram_reg_1_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_1_i_3__0_n_5\,
      I1 => ram_reg_1_0,
      O => d0(3),
      S => ram_reg_0_1
    );
\ram_reg_1_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_1_i_5__0_n_5\,
      I1 => ram_reg_1,
      O => d0(2),
      S => ram_reg_0_1
    );
\ram_reg_1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000F1E0F1E0"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(3),
      I3 => ram_reg_7_1(3),
      I4 => ram_reg_7_2(3),
      I5 => MemBank_B_address011_out,
      O => \ram_reg_1_i_3__0_n_5\
    );
\ram_reg_1_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000F1E0F1E0"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(2),
      I3 => ram_reg_7_1(2),
      I4 => ram_reg_7_2(2),
      I5 => MemBank_B_address011_out,
      O => \ram_reg_1_i_5__0_n_5\
    );
\ram_reg_2_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_2_i_4__0_n_5\,
      I1 => ram_reg_2_2,
      O => d0(5),
      S => ram_reg_0_1
    );
\ram_reg_2_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_2_i_6__0_n_5\,
      I1 => ram_reg_2_1,
      O => d0(4),
      S => ram_reg_0_1
    );
\ram_reg_2_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000F1E0F1E0"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(5),
      I3 => ram_reg_7_1(5),
      I4 => ram_reg_7_2(5),
      I5 => MemBank_B_address011_out,
      O => \ram_reg_2_i_4__0_n_5\
    );
\ram_reg_2_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000F1E0F1E0"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(4),
      I3 => ram_reg_7_1(4),
      I4 => ram_reg_7_2(4),
      I5 => MemBank_B_address011_out,
      O => \ram_reg_2_i_6__0_n_5\
    );
\ram_reg_3_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_3_i_3__0_n_5\,
      I1 => ram_reg_3_0,
      O => d0(7),
      S => ram_reg_0_1
    );
\ram_reg_3_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_3_i_5__0_n_5\,
      I1 => ram_reg_3,
      O => d0(6),
      S => ram_reg_0_1
    );
\ram_reg_3_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000F1E0F1E0"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(7),
      I3 => ram_reg_7_1(7),
      I4 => ram_reg_7_2(7),
      I5 => MemBank_B_address011_out,
      O => \ram_reg_3_i_3__0_n_5\
    );
\ram_reg_3_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000F1E0F1E0"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(6),
      I3 => ram_reg_7_1(6),
      I4 => ram_reg_7_2(6),
      I5 => MemBank_B_address011_out,
      O => \ram_reg_3_i_5__0_n_5\
    );
\ram_reg_4_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_4_i_3__0_n_5\,
      I1 => ram_reg_4_0,
      O => d0(9),
      S => ram_reg_0_1
    );
\ram_reg_4_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_4_i_5__0_n_5\,
      I1 => ram_reg_4,
      O => d0(8),
      S => ram_reg_0_1
    );
\ram_reg_4_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000F1E0F1E0"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(9),
      I3 => ram_reg_7_1(9),
      I4 => ram_reg_7_2(9),
      I5 => MemBank_B_address011_out,
      O => \ram_reg_4_i_3__0_n_5\
    );
\ram_reg_4_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000F1E0F1E0"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(8),
      I3 => ram_reg_7_1(8),
      I4 => ram_reg_7_2(8),
      I5 => MemBank_B_address011_out,
      O => \ram_reg_4_i_5__0_n_5\
    );
\ram_reg_5_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_5_i_4__0_n_5\,
      I1 => ram_reg_5_0,
      O => d0(11),
      S => ram_reg_0_1
    );
\ram_reg_5_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_5_i_6__0_n_5\,
      I1 => ram_reg_5,
      O => d0(10),
      S => ram_reg_0_1
    );
\ram_reg_5_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000F1E0F1E0"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(11),
      I3 => ram_reg_7_1(11),
      I4 => ram_reg_7_2(11),
      I5 => MemBank_B_address011_out,
      O => \ram_reg_5_i_4__0_n_5\
    );
\ram_reg_5_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000F1E0F1E0"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(10),
      I3 => ram_reg_7_1(10),
      I4 => ram_reg_7_2(10),
      I5 => MemBank_B_address011_out,
      O => \ram_reg_5_i_6__0_n_5\
    );
\ram_reg_6_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_6_i_3__0_n_5\,
      I1 => ram_reg_6_0,
      O => d0(13),
      S => ram_reg_0_1
    );
\ram_reg_6_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_6_i_5__0_n_5\,
      I1 => ram_reg_6,
      O => d0(12),
      S => ram_reg_0_1
    );
\ram_reg_6_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000F1E0F1E0"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(13),
      I3 => ram_reg_7_1(13),
      I4 => ram_reg_7_2(13),
      I5 => MemBank_B_address011_out,
      O => \ram_reg_6_i_3__0_n_5\
    );
\ram_reg_6_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000F1E0F1E0"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(12),
      I3 => ram_reg_7_1(12),
      I4 => ram_reg_7_2(12),
      I5 => MemBank_B_address011_out,
      O => \ram_reg_6_i_5__0_n_5\
    );
\ram_reg_7_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_7_i_4__0_n_5\,
      I1 => ram_reg_7_0,
      O => d0(15),
      S => ram_reg_0_1
    );
\ram_reg_7_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_7_i_6__0_n_5\,
      I1 => ram_reg_7,
      O => d0(14),
      S => ram_reg_0_1
    );
\ram_reg_7_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000F1E0F1E0"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(15),
      I3 => ram_reg_7_1(15),
      I4 => ram_reg_7_2(15),
      I5 => MemBank_B_address011_out,
      O => \ram_reg_7_i_4__0_n_5\
    );
\ram_reg_7_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000F1E0F1E0"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(14),
      I3 => ram_reg_7_1(14),
      I4 => ram_reg_7_2(14),
      I5 => MemBank_B_address011_out,
      O => \ram_reg_7_i_6__0_n_5\
    );
\sub_ln37_reg_705[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln37_17_fu_461_p1(2),
      I1 => zext_ln37_17_fu_461_p1(3),
      O => k_h_fu_439_p2(1)
    );
\sub_ln37_reg_705[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln37_17_fu_461_p1(3),
      I1 => zext_ln37_17_fu_461_p1(2),
      O => sub_ln37_fu_465_p20_out(2)
    );
\sub_ln37_reg_705[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln37_17_fu_461_p1(3),
      I1 => zext_ln37_17_fu_461_p1(2),
      O => sub_ln37_fu_465_p20_out(3)
    );
\sub_ln37_reg_705_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2571,
      D => zext_ln37_17_fu_461_p1(2),
      Q => sub_ln37_reg_705(0),
      R => '0'
    );
\sub_ln37_reg_705_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2571,
      D => k_h_fu_439_p2(1),
      Q => sub_ln37_reg_705(1),
      R => '0'
    );
\sub_ln37_reg_705_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2571,
      D => sub_ln37_fu_465_p20_out(2),
      Q => sub_ln37_reg_705(2),
      R => '0'
    );
\sub_ln37_reg_705_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2571,
      D => sub_ln37_fu_465_p20_out(3),
      Q => sub_ln37_reg_705(3),
      R => '0'
    );
\tmp6_reg_710[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => zext_ln37_17_fu_461_p1(3),
      I1 => zext_ln37_17_fu_461_p1(2),
      I2 => \^output_r_ce0\,
      O => buffer_1_reg_2571
    );
\tmp6_reg_710[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A20202020A0A0A0"
    )
        port map (
      I0 => \zext_ln37_6_cast_reg_600_reg_n_5_[4]\,
      I1 => \zext_ln37_6_cast_reg_600_reg_n_5_[0]\,
      I2 => phi_mul_reg_176(6),
      I3 => phi_mul_reg_176(4),
      I4 => \tmp6_reg_710[10]_i_4_n_5\,
      I5 => phi_mul_reg_176(5),
      O => \tmp6_reg_710[10]_i_3_n_5\
    );
\tmp6_reg_710[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFEE80EE88000"
    )
        port map (
      I0 => phi_mul_reg_176(2),
      I1 => \tmp6_reg_710[10]_i_5_n_5\,
      I2 => \out_h_0_reg_212_reg_n_5_[2]\,
      I3 => \tmp6_reg_710[10]_i_6_n_5\,
      I4 => \out_h_0_reg_212_reg_n_5_[3]\,
      I5 => phi_mul_reg_176(3),
      O => \tmp6_reg_710[10]_i_4_n_5\
    );
\tmp6_reg_710[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3BEBE3C00282800"
    )
        port map (
      I0 => phi_mul_reg_176(0),
      I1 => zext_ln37_17_fu_461_p1(3),
      I2 => \out_h_0_reg_212_reg_n_5_[1]\,
      I3 => \out_h_0_reg_212_reg_n_5_[0]\,
      I4 => zext_ln37_17_fu_461_p1(2),
      I5 => phi_mul_reg_176(1),
      O => \tmp6_reg_710[10]_i_5_n_5\
    );
\tmp6_reg_710[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E8A0"
    )
        port map (
      I0 => \out_h_0_reg_212_reg_n_5_[1]\,
      I1 => zext_ln37_17_fu_461_p1(2),
      I2 => zext_ln37_17_fu_461_p1(3),
      I3 => \out_h_0_reg_212_reg_n_5_[0]\,
      O => \tmp6_reg_710[10]_i_6_n_5\
    );
\tmp6_reg_710[1]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp6_reg_710[9]_i_15_n_5\,
      O => \tmp6_reg_710[1]_i_2_n_5\
    );
\tmp6_reg_710[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"609F9F6000000000"
    )
        port map (
      I0 => \out_h_0_reg_212_reg_n_5_[0]\,
      I1 => zext_ln37_17_fu_461_p1(2),
      I2 => phi_mul_reg_176(0),
      I3 => phi_mul_reg_176(1),
      I4 => tmp2_cast_fu_477_p1(1),
      I5 => \zext_ln37_6_cast_reg_600_reg_n_5_[0]\,
      O => \tmp6_reg_710[1]_i_3_n_5\
    );
\tmp6_reg_710[1]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp6_reg_710[9]_i_15_n_5\,
      O => \tmp6_reg_710[1]_i_4_n_5\
    );
\tmp6_reg_710[1]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp6_reg_710[5]_i_7_n_5\,
      O => \tmp6_reg_710[1]_i_5_n_5\
    );
\tmp6_reg_710[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"609F9F6000000000"
    )
        port map (
      I0 => \out_h_0_reg_212_reg_n_5_[0]\,
      I1 => zext_ln37_17_fu_461_p1(2),
      I2 => phi_mul_reg_176(0),
      I3 => phi_mul_reg_176(1),
      I4 => tmp2_cast_fu_477_p1(1),
      I5 => \zext_ln37_6_cast_reg_600_reg_n_5_[0]\,
      O => \tmp6_reg_710[1]_i_6_n_5\
    );
\tmp6_reg_710[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9600"
    )
        port map (
      I0 => phi_mul_reg_176(0),
      I1 => zext_ln37_17_fu_461_p1(2),
      I2 => \out_h_0_reg_212_reg_n_5_[0]\,
      I3 => \zext_ln37_6_cast_reg_600_reg_n_5_[0]\,
      O => \tmp6_reg_710[1]_i_7_n_5\
    );
\tmp6_reg_710[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => zext_ln37_17_fu_461_p1(3),
      I1 => \out_h_0_reg_212_reg_n_5_[1]\,
      I2 => \out_h_0_reg_212_reg_n_5_[0]\,
      I3 => zext_ln37_17_fu_461_p1(2),
      O => tmp2_cast_fu_477_p1(1)
    );
\tmp6_reg_710[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \zext_ln37_6_cast_reg_600_reg_n_5_[4]\,
      I1 => A(1),
      I2 => \tmp6_reg_710_reg[9]_i_21_n_11\,
      O => \tmp6_reg_710[5]_i_2_n_5\
    );
\tmp6_reg_710[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AA6A66A"
    )
        port map (
      I0 => \tmp6_reg_710_reg[9]_i_21_n_12\,
      I1 => \zext_ln37_6_cast_reg_600_reg_n_5_[4]\,
      I2 => phi_mul_reg_176(0),
      I3 => zext_ln37_17_fu_461_p1(2),
      I4 => \out_h_0_reg_212_reg_n_5_[0]\,
      O => \tmp6_reg_710[5]_i_3_n_5\
    );
\tmp6_reg_710[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96A569A569A569A5"
    )
        port map (
      I0 => \tmp6_reg_710_reg[9]_i_21_n_11\,
      I1 => A(1),
      I2 => \tmp6_reg_710[5]_i_7_n_5\,
      I3 => \zext_ln37_6_cast_reg_600_reg_n_5_[4]\,
      I4 => \tmp6_reg_710_reg[9]_i_21_n_12\,
      I5 => \tmp6_reg_710[5]_i_8_n_5\,
      O => \tmp6_reg_710[5]_i_4_n_5\
    );
\tmp6_reg_710[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"960069FF69FF9600"
    )
        port map (
      I0 => \out_h_0_reg_212_reg_n_5_[0]\,
      I1 => zext_ln37_17_fu_461_p1(2),
      I2 => phi_mul_reg_176(0),
      I3 => \zext_ln37_6_cast_reg_600_reg_n_5_[4]\,
      I4 => \tmp6_reg_710_reg[9]_i_21_n_12\,
      I5 => \tmp6_reg_710[1]_i_3_n_5\,
      O => \tmp6_reg_710[5]_i_5_n_5\
    );
\tmp6_reg_710[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AA6A66A"
    )
        port map (
      I0 => \tmp6_reg_710_reg[1]_i_1_n_9\,
      I1 => \zext_ln37_6_cast_reg_600_reg_n_5_[0]\,
      I2 => \out_h_0_reg_212_reg_n_5_[0]\,
      I3 => zext_ln37_17_fu_461_p1(2),
      I4 => phi_mul_reg_176(0),
      O => \tmp6_reg_710[5]_i_6_n_5\
    );
\tmp6_reg_710[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9669FFFF"
    )
        port map (
      I0 => \tmp6_reg_710[10]_i_5_n_5\,
      I1 => \tmp6_reg_710[10]_i_6_n_5\,
      I2 => \out_h_0_reg_212_reg_n_5_[2]\,
      I3 => phi_mul_reg_176(2),
      I4 => \zext_ln37_6_cast_reg_600_reg_n_5_[0]\,
      O => \tmp6_reg_710[5]_i_7_n_5\
    );
\tmp6_reg_710[5]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \out_h_0_reg_212_reg_n_5_[0]\,
      I1 => zext_ln37_17_fu_461_p1(2),
      I2 => phi_mul_reg_176(0),
      O => \tmp6_reg_710[5]_i_8_n_5\
    );
\tmp6_reg_710[9]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FFFFFF"
    )
        port map (
      I0 => tmp2_cast_fu_477_p1(3),
      I1 => phi_mul_reg_176(3),
      I2 => \tmp6_reg_710[9]_i_23_n_5\,
      I3 => \zext_ln37_6_cast_reg_600_reg_n_5_[4]\,
      I4 => \tmp6_reg_710_reg[9]_i_21_n_5\,
      O => \tmp6_reg_710[9]_i_10_n_5\
    );
\tmp6_reg_710[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D77D7DD7FFFFFFFF"
    )
        port map (
      I0 => \zext_ln37_6_cast_reg_600_reg_n_5_[4]\,
      I1 => phi_mul_reg_176(2),
      I2 => \out_h_0_reg_212_reg_n_5_[2]\,
      I3 => \tmp6_reg_710[10]_i_6_n_5\,
      I4 => \tmp6_reg_710[10]_i_5_n_5\,
      I5 => \tmp6_reg_710_reg[9]_i_21_n_10\,
      O => \tmp6_reg_710[9]_i_11_n_5\
    );
\tmp6_reg_710[9]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => \zext_ln37_6_cast_reg_600_reg_n_5_[0]\,
      I1 => phi_mul_reg_176(4),
      I2 => \tmp6_reg_710[10]_i_4_n_5\,
      O => \tmp6_reg_710[9]_i_12_n_5\
    );
\tmp6_reg_710[9]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FF9600"
    )
        port map (
      I0 => tmp2_cast_fu_477_p1(3),
      I1 => phi_mul_reg_176(3),
      I2 => \tmp6_reg_710[9]_i_23_n_5\,
      I3 => \zext_ln37_6_cast_reg_600_reg_n_5_[4]\,
      I4 => \tmp6_reg_710_reg[9]_i_21_n_5\,
      O => \tmp6_reg_710[9]_i_13_n_5\
    );
\tmp6_reg_710[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEBFFFFFFFFFFFF"
    )
        port map (
      I0 => \tmp6_reg_710[5]_i_7_n_5\,
      I1 => \out_h_0_reg_212_reg_n_5_[0]\,
      I2 => zext_ln37_17_fu_461_p1(2),
      I3 => phi_mul_reg_176(0),
      I4 => \tmp6_reg_710_reg[9]_i_21_n_12\,
      I5 => \zext_ln37_6_cast_reg_600_reg_n_5_[4]\,
      O => \tmp6_reg_710[9]_i_14_n_5\
    );
\tmp6_reg_710[9]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DD7"
    )
        port map (
      I0 => \zext_ln37_6_cast_reg_600_reg_n_5_[0]\,
      I1 => \tmp6_reg_710[9]_i_23_n_5\,
      I2 => phi_mul_reg_176(3),
      I3 => tmp2_cast_fu_477_p1(3),
      O => \tmp6_reg_710[9]_i_15_n_5\
    );
\tmp6_reg_710[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D77D7DD728828228"
    )
        port map (
      I0 => \zext_ln37_6_cast_reg_600_reg_n_5_[4]\,
      I1 => phi_mul_reg_176(2),
      I2 => \out_h_0_reg_212_reg_n_5_[2]\,
      I3 => \tmp6_reg_710[10]_i_6_n_5\,
      I4 => \tmp6_reg_710[10]_i_5_n_5\,
      I5 => \tmp6_reg_710_reg[9]_i_21_n_10\,
      O => \tmp6_reg_710[9]_i_16_n_5\
    );
\tmp6_reg_710[9]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tmp6_reg_710[10]_i_4_n_5\,
      I1 => phi_mul_reg_176(4),
      O => \tmp6_reg_710[9]_i_17_n_5\
    );
\tmp6_reg_710[9]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \tmp6_reg_710[10]_i_4_n_5\,
      I1 => \zext_ln37_6_cast_reg_600_reg_n_5_[4]\,
      I2 => phi_mul_reg_176(4),
      O => \tmp6_reg_710[9]_i_18_n_5\
    );
\tmp6_reg_710[9]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"95FF"
    )
        port map (
      I0 => phi_mul_reg_176(5),
      I1 => \tmp6_reg_710[10]_i_4_n_5\,
      I2 => phi_mul_reg_176(4),
      I3 => \zext_ln37_6_cast_reg_600_reg_n_5_[0]\,
      O => \tmp6_reg_710[9]_i_19_n_5\
    );
\tmp6_reg_710[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DD4055014440000"
    )
        port map (
      I0 => \tmp6_reg_710[9]_i_10_n_5\,
      I1 => phi_mul_reg_176(5),
      I2 => \tmp6_reg_710[10]_i_4_n_5\,
      I3 => phi_mul_reg_176(4),
      I4 => \zext_ln37_6_cast_reg_600_reg_n_5_[0]\,
      I5 => \zext_ln37_6_cast_reg_600_reg_n_5_[4]\,
      O => \tmp6_reg_710[9]_i_2_n_5\
    );
\tmp6_reg_710[9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => zext_ln37_17_fu_461_p1(3),
      I1 => \out_h_0_reg_212_reg_n_5_[1]\,
      I2 => phi_mul_reg_176(1),
      I3 => phi_mul_reg_176(0),
      I4 => zext_ln37_17_fu_461_p1(2),
      I5 => \out_h_0_reg_212_reg_n_5_[0]\,
      O => A(1)
    );
\tmp6_reg_710[9]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577F77FFA8808800"
    )
        port map (
      I0 => \out_h_0_reg_212_reg_n_5_[2]\,
      I1 => \out_h_0_reg_212_reg_n_5_[1]\,
      I2 => zext_ln37_17_fu_461_p1(2),
      I3 => zext_ln37_17_fu_461_p1(3),
      I4 => \out_h_0_reg_212_reg_n_5_[0]\,
      I5 => \out_h_0_reg_212_reg_n_5_[3]\,
      O => tmp2_cast_fu_477_p1(3)
    );
\tmp6_reg_710[9]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp6_reg_710[9]_i_27_n_5\,
      I1 => \tmp6_reg_710[10]_i_5_n_5\,
      I2 => phi_mul_reg_176(2),
      O => \tmp6_reg_710[9]_i_23_n_5\
    );
\tmp6_reg_710[9]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \zext_ln37_6_cast_reg_600_reg_n_5_[0]\,
      I1 => phi_mul_reg_176(5),
      I2 => \tmp6_reg_710[10]_i_4_n_5\,
      I3 => phi_mul_reg_176(4),
      I4 => phi_mul_reg_176(6),
      O => \tmp6_reg_710[9]_i_24_n_5\
    );
\tmp6_reg_710[9]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp6_reg_710[9]_i_19_n_5\,
      O => \tmp6_reg_710[9]_i_25_n_5\
    );
\tmp6_reg_710[9]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp6_reg_710[9]_i_12_n_5\,
      O => \tmp6_reg_710[9]_i_26_n_5\
    );
\tmp6_reg_710[9]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"137FEC80"
    )
        port map (
      I0 => \out_h_0_reg_212_reg_n_5_[0]\,
      I1 => zext_ln37_17_fu_461_p1(3),
      I2 => zext_ln37_17_fu_461_p1(2),
      I3 => \out_h_0_reg_212_reg_n_5_[1]\,
      I4 => \out_h_0_reg_212_reg_n_5_[2]\,
      O => \tmp6_reg_710[9]_i_27_n_5\
    );
\tmp6_reg_710[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \tmp6_reg_710[9]_i_11_n_5\,
      I1 => \tmp6_reg_710[9]_i_12_n_5\,
      I2 => \tmp6_reg_710[9]_i_13_n_5\,
      O => \tmp6_reg_710[9]_i_3_n_5\
    );
\tmp6_reg_710[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \tmp6_reg_710[9]_i_14_n_5\,
      I1 => \tmp6_reg_710[9]_i_15_n_5\,
      I2 => \tmp6_reg_710[9]_i_16_n_5\,
      O => \tmp6_reg_710[9]_i_4_n_5\
    );
\tmp6_reg_710[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \tmp6_reg_710[9]_i_16_n_5\,
      I1 => \tmp6_reg_710[9]_i_14_n_5\,
      I2 => \tmp6_reg_710[9]_i_15_n_5\,
      O => \tmp6_reg_710[9]_i_5_n_5\
    );
\tmp6_reg_710[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99695AA56966AAAA"
    )
        port map (
      I0 => \tmp6_reg_710[9]_i_2_n_5\,
      I1 => phi_mul_reg_176(6),
      I2 => \tmp6_reg_710[9]_i_17_n_5\,
      I3 => phi_mul_reg_176(5),
      I4 => \zext_ln37_6_cast_reg_600_reg_n_5_[0]\,
      I5 => \zext_ln37_6_cast_reg_600_reg_n_5_[4]\,
      O => \tmp6_reg_710[9]_i_6_n_5\
    );
\tmp6_reg_710[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \tmp6_reg_710[9]_i_13_n_5\,
      I1 => \tmp6_reg_710[9]_i_12_n_5\,
      I2 => \tmp6_reg_710[9]_i_11_n_5\,
      I3 => \tmp6_reg_710[9]_i_10_n_5\,
      I4 => \tmp6_reg_710[9]_i_18_n_5\,
      I5 => \tmp6_reg_710[9]_i_19_n_5\,
      O => \tmp6_reg_710[9]_i_7_n_5\
    );
\tmp6_reg_710[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \tmp6_reg_710[9]_i_16_n_5\,
      I1 => \tmp6_reg_710[9]_i_15_n_5\,
      I2 => \tmp6_reg_710[9]_i_14_n_5\,
      I3 => \tmp6_reg_710[9]_i_12_n_5\,
      I4 => \tmp6_reg_710[9]_i_11_n_5\,
      I5 => \tmp6_reg_710[9]_i_13_n_5\,
      O => \tmp6_reg_710[9]_i_8_n_5\
    );
\tmp6_reg_710[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969696969696"
    )
        port map (
      I0 => \tmp6_reg_710[9]_i_15_n_5\,
      I1 => \tmp6_reg_710[9]_i_14_n_5\,
      I2 => \tmp6_reg_710[9]_i_16_n_5\,
      I3 => A(1),
      I4 => \tmp6_reg_710_reg[9]_i_21_n_11\,
      I5 => \zext_ln37_6_cast_reg_600_reg_n_5_[4]\,
      O => \tmp6_reg_710[9]_i_9_n_5\
    );
\tmp6_reg_710_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2571,
      D => tmp6_fu_491_p2(0),
      Q => tmp6_reg_710(0),
      R => '0'
    );
\tmp6_reg_710_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2571,
      D => tmp6_fu_491_p2(10),
      Q => tmp6_reg_710(10),
      R => '0'
    );
\tmp6_reg_710_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp6_reg_710_reg[9]_i_1_n_5\,
      CO(3 downto 0) => \NLW_tmp6_reg_710_reg[10]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp6_reg_710_reg[10]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp6_fu_491_p2(10),
      S(3 downto 1) => B"000",
      S(0) => \tmp6_reg_710[10]_i_3_n_5\
    );
\tmp6_reg_710_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2571,
      D => tmp6_fu_491_p2(1),
      Q => tmp6_reg_710(1),
      R => '0'
    );
\tmp6_reg_710_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp6_reg_710_reg[1]_i_1_n_5\,
      CO(2) => \tmp6_reg_710_reg[1]_i_1_n_6\,
      CO(1) => \tmp6_reg_710_reg[1]_i_1_n_7\,
      CO(0) => \tmp6_reg_710_reg[1]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \tmp6_reg_710[1]_i_2_n_5\,
      DI(2) => '0',
      DI(1) => \tmp6_reg_710[1]_i_3_n_5\,
      DI(0) => '0',
      O(3) => \tmp6_reg_710_reg[1]_i_1_n_9\,
      O(2) => \tmp6_reg_710_reg[1]_i_1_n_10\,
      O(1 downto 0) => tmp6_fu_491_p2(1 downto 0),
      S(3) => \tmp6_reg_710[1]_i_4_n_5\,
      S(2) => \tmp6_reg_710[1]_i_5_n_5\,
      S(1) => \tmp6_reg_710[1]_i_6_n_5\,
      S(0) => \tmp6_reg_710[1]_i_7_n_5\
    );
\tmp6_reg_710_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2571,
      D => tmp6_fu_491_p2(2),
      Q => tmp6_reg_710(2),
      R => '0'
    );
\tmp6_reg_710_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2571,
      D => tmp6_fu_491_p2(3),
      Q => tmp6_reg_710(3),
      R => '0'
    );
\tmp6_reg_710_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2571,
      D => tmp6_fu_491_p2(4),
      Q => tmp6_reg_710(4),
      R => '0'
    );
\tmp6_reg_710_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2571,
      D => tmp6_fu_491_p2(5),
      Q => tmp6_reg_710(5),
      R => '0'
    );
\tmp6_reg_710_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp6_reg_710_reg[5]_i_1_n_5\,
      CO(2) => \tmp6_reg_710_reg[5]_i_1_n_6\,
      CO(1) => \tmp6_reg_710_reg[5]_i_1_n_7\,
      CO(0) => \tmp6_reg_710_reg[5]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \tmp6_reg_710[5]_i_2_n_5\,
      DI(2) => \tmp6_reg_710[5]_i_3_n_5\,
      DI(1) => \tmp6_reg_710_reg[1]_i_1_n_9\,
      DI(0) => '0',
      O(3 downto 0) => tmp6_fu_491_p2(5 downto 2),
      S(3) => \tmp6_reg_710[5]_i_4_n_5\,
      S(2) => \tmp6_reg_710[5]_i_5_n_5\,
      S(1) => \tmp6_reg_710[5]_i_6_n_5\,
      S(0) => \tmp6_reg_710_reg[1]_i_1_n_10\
    );
\tmp6_reg_710_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2571,
      D => tmp6_fu_491_p2(6),
      Q => tmp6_reg_710(6),
      R => '0'
    );
\tmp6_reg_710_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2571,
      D => tmp6_fu_491_p2(7),
      Q => tmp6_reg_710(7),
      R => '0'
    );
\tmp6_reg_710_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2571,
      D => tmp6_fu_491_p2(8),
      Q => tmp6_reg_710(8),
      R => '0'
    );
\tmp6_reg_710_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2571,
      D => tmp6_fu_491_p2(9),
      Q => tmp6_reg_710(9),
      R => '0'
    );
\tmp6_reg_710_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp6_reg_710_reg[5]_i_1_n_5\,
      CO(3) => \tmp6_reg_710_reg[9]_i_1_n_5\,
      CO(2) => \tmp6_reg_710_reg[9]_i_1_n_6\,
      CO(1) => \tmp6_reg_710_reg[9]_i_1_n_7\,
      CO(0) => \tmp6_reg_710_reg[9]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \tmp6_reg_710[9]_i_2_n_5\,
      DI(2) => \tmp6_reg_710[9]_i_3_n_5\,
      DI(1) => \tmp6_reg_710[9]_i_4_n_5\,
      DI(0) => \tmp6_reg_710[9]_i_5_n_5\,
      O(3 downto 0) => tmp6_fu_491_p2(9 downto 6),
      S(3) => \tmp6_reg_710[9]_i_6_n_5\,
      S(2) => \tmp6_reg_710[9]_i_7_n_5\,
      S(1) => \tmp6_reg_710[9]_i_8_n_5\,
      S(0) => \tmp6_reg_710[9]_i_9_n_5\
    );
\tmp6_reg_710_reg[9]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp6_reg_710_reg[1]_i_1_n_5\,
      CO(3) => \tmp6_reg_710_reg[9]_i_21_n_5\,
      CO(2) => \NLW_tmp6_reg_710_reg[9]_i_21_CO_UNCONNECTED\(2),
      CO(1) => \tmp6_reg_710_reg[9]_i_21_n_7\,
      CO(0) => \tmp6_reg_710_reg[9]_i_21_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp6_reg_710_reg[9]_i_21_O_UNCONNECTED\(3),
      O(2) => \tmp6_reg_710_reg[9]_i_21_n_10\,
      O(1) => \tmp6_reg_710_reg[9]_i_21_n_11\,
      O(0) => \tmp6_reg_710_reg[9]_i_21_n_12\,
      S(3) => '1',
      S(2) => \tmp6_reg_710[9]_i_24_n_5\,
      S(1) => \tmp6_reg_710[9]_i_25_n_5\,
      S(0) => \tmp6_reg_710[9]_i_26_n_5\
    );
\tmp8_reg_679[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \tmp8_reg_679_reg[10]_i_3_n_7\,
      I1 => \zext_ln37_6_cast_reg_600_reg_n_5_[4]\,
      I2 => \tmp8_reg_679[10]_i_4_n_5\,
      O => \tmp8_reg_679[10]_i_2_n_5\
    );
\tmp8_reg_679[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F7FFF88808000"
    )
        port map (
      I0 => phi_mul2_reg_188(5),
      I1 => phi_mul2_reg_188(4),
      I2 => \tmp8_reg_679[10]_i_6_n_5\,
      I3 => \out_h_0_reg_212_reg_n_5_[3]\,
      I4 => phi_mul2_reg_188(3),
      I5 => phi_mul2_reg_188(6),
      O => \tmp8_reg_679[10]_i_4_n_5\
    );
\tmp8_reg_679[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54400000022AAAAA"
    )
        port map (
      I0 => phi_mul2_reg_188(6),
      I1 => phi_mul2_reg_188(3),
      I2 => \out_h_0_reg_212_reg_n_5_[3]\,
      I3 => \tmp8_reg_679[10]_i_6_n_5\,
      I4 => phi_mul2_reg_188(4),
      I5 => phi_mul2_reg_188(5),
      O => \tmp8_reg_679[10]_i_5_n_5\
    );
\tmp8_reg_679[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE888E8880000"
    )
        port map (
      I0 => phi_mul2_reg_188(1),
      I1 => \out_h_0_reg_212_reg_n_5_[1]\,
      I2 => \out_h_0_reg_212_reg_n_5_[0]\,
      I3 => phi_mul2_reg_188(0),
      I4 => phi_mul2_reg_188(2),
      I5 => \out_h_0_reg_212_reg_n_5_[2]\,
      O => \tmp8_reg_679[10]_i_6_n_5\
    );
\tmp8_reg_679[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969696696969"
    )
        port map (
      I0 => \tmp8_reg_679[9]_i_13_n_5\,
      I1 => \out_h_0_reg_212_reg_n_5_[1]\,
      I2 => phi_mul2_reg_188(1),
      I3 => \out_h_0_reg_212_reg_n_5_[0]\,
      I4 => phi_mul2_reg_188(0),
      I5 => \tmp8_reg_679[1]_i_9_n_5\,
      O => \tmp8_reg_679[1]_i_2_n_5\
    );
\tmp8_reg_679[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9996"
    )
        port map (
      I0 => phi_mul2_reg_188(1),
      I1 => \out_h_0_reg_212_reg_n_5_[1]\,
      I2 => phi_mul2_reg_188(0),
      I3 => \out_h_0_reg_212_reg_n_5_[0]\,
      O => \tmp8_reg_679[1]_i_3_n_5\
    );
\tmp8_reg_679[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul2_reg_188(0),
      I1 => \out_h_0_reg_212_reg_n_5_[0]\,
      O => \tmp8_reg_679[1]_i_4_n_5\
    );
\tmp8_reg_679[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996999999999669"
    )
        port map (
      I0 => \tmp8_reg_679[1]_i_9_n_5\,
      I1 => \tmp8_reg_679[9]_i_13_n_5\,
      I2 => \out_h_0_reg_212_reg_n_5_[1]\,
      I3 => phi_mul2_reg_188(1),
      I4 => \out_h_0_reg_212_reg_n_5_[0]\,
      I5 => phi_mul2_reg_188(0),
      O => \tmp8_reg_679[1]_i_5_n_5\
    );
\tmp8_reg_679[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE1E11EE11EE11E"
    )
        port map (
      I0 => \out_h_0_reg_212_reg_n_5_[0]\,
      I1 => phi_mul2_reg_188(0),
      I2 => \out_h_0_reg_212_reg_n_5_[1]\,
      I3 => phi_mul2_reg_188(1),
      I4 => \zext_ln37_6_cast_reg_600_reg_n_5_[0]\,
      I5 => \tmp8_reg_679[9]_i_13_n_5\,
      O => \tmp8_reg_679[1]_i_6_n_5\
    );
\tmp8_reg_679[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82D7D728"
    )
        port map (
      I0 => \zext_ln37_6_cast_reg_600_reg_n_5_[0]\,
      I1 => \out_h_0_reg_212_reg_n_5_[1]\,
      I2 => phi_mul2_reg_188(1),
      I3 => \out_h_0_reg_212_reg_n_5_[0]\,
      I4 => phi_mul2_reg_188(0),
      O => \tmp8_reg_679[1]_i_7_n_5\
    );
\tmp8_reg_679[1]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \out_h_0_reg_212_reg_n_5_[0]\,
      I1 => phi_mul2_reg_188(0),
      I2 => \zext_ln37_6_cast_reg_600_reg_n_5_[0]\,
      O => \tmp8_reg_679[1]_i_8_n_5\
    );
\tmp8_reg_679[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tmp8_reg_679[9]_i_12_n_5\,
      I1 => \zext_ln37_6_cast_reg_600_reg_n_5_[0]\,
      O => \tmp8_reg_679[1]_i_9_n_5\
    );
\tmp8_reg_679[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D44D4DD44DD44DD4"
    )
        port map (
      I0 => \tmp8_reg_679[1]_i_9_n_5\,
      I1 => \tmp8_reg_679[9]_i_13_n_5\,
      I2 => \out_h_0_reg_212_reg_n_5_[1]\,
      I3 => phi_mul2_reg_188(1),
      I4 => \out_h_0_reg_212_reg_n_5_[0]\,
      I5 => phi_mul2_reg_188(0),
      O => \tmp8_reg_679[5]_i_10_n_5\
    );
\tmp8_reg_679[5]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E370"
    )
        port map (
      I0 => \zext_ln37_6_cast_reg_600_reg_n_5_[0]\,
      I1 => \tmp8_reg_679[9]_i_11_n_5\,
      I2 => \tmp8_reg_679[10]_i_4_n_5\,
      I3 => \tmp8_reg_679[9]_i_10_n_5\,
      O => \tmp8_reg_679[5]_i_11_n_5\
    );
\tmp8_reg_679[5]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3A959FC0"
    )
        port map (
      I0 => \tmp8_reg_679[9]_i_12_n_5\,
      I1 => \tmp8_reg_679[10]_i_4_n_5\,
      I2 => \zext_ln37_6_cast_reg_600_reg_n_5_[0]\,
      I3 => \tmp8_reg_679[9]_i_10_n_5\,
      I4 => \tmp8_reg_679[9]_i_11_n_5\,
      O => \tmp8_reg_679[5]_i_12_n_5\
    );
\tmp8_reg_679[5]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3A9F95C0"
    )
        port map (
      I0 => \tmp8_reg_679[9]_i_13_n_5\,
      I1 => \tmp8_reg_679[9]_i_10_n_5\,
      I2 => \zext_ln37_6_cast_reg_600_reg_n_5_[0]\,
      I3 => \tmp8_reg_679[9]_i_12_n_5\,
      I4 => \tmp8_reg_679[9]_i_11_n_5\,
      O => \tmp8_reg_679[5]_i_13_n_5\
    );
\tmp8_reg_679[5]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"29D9BC4C"
    )
        port map (
      I0 => \tmp8_reg_679[5]_i_15_n_5\,
      I1 => \tmp8_reg_679[9]_i_12_n_5\,
      I2 => \zext_ln37_6_cast_reg_600_reg_n_5_[0]\,
      I3 => \tmp8_reg_679[9]_i_11_n_5\,
      I4 => \tmp8_reg_679[9]_i_13_n_5\,
      O => \tmp8_reg_679[5]_i_14_n_5\
    );
\tmp8_reg_679[5]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \out_h_0_reg_212_reg_n_5_[1]\,
      I1 => phi_mul2_reg_188(1),
      I2 => \out_h_0_reg_212_reg_n_5_[0]\,
      I3 => phi_mul2_reg_188(0),
      O => \tmp8_reg_679[5]_i_15_n_5\
    );
\tmp8_reg_679[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \zext_ln37_6_cast_reg_600_reg_n_5_[4]\,
      I1 => \tmp8_reg_679[9]_i_13_n_5\,
      I2 => \tmp8_reg_679_reg[5]_i_3_n_11\,
      O => \tmp8_reg_679[5]_i_2_n_5\
    );
\tmp8_reg_679[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \zext_ln37_6_cast_reg_600_reg_n_5_[4]\,
      I1 => \tmp8_reg_679[9]_i_13_n_5\,
      I2 => \tmp8_reg_679_reg[5]_i_3_n_11\,
      O => \tmp8_reg_679[5]_i_4_n_5\
    );
\tmp8_reg_679[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AA6A66AA66AA66A"
    )
        port map (
      I0 => \tmp8_reg_679_reg[5]_i_3_n_12\,
      I1 => \zext_ln37_6_cast_reg_600_reg_n_5_[4]\,
      I2 => \out_h_0_reg_212_reg_n_5_[1]\,
      I3 => phi_mul2_reg_188(1),
      I4 => \out_h_0_reg_212_reg_n_5_[0]\,
      I5 => phi_mul2_reg_188(0),
      O => \tmp8_reg_679[5]_i_5_n_5\
    );
\tmp8_reg_679[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \tmp8_reg_679_reg[1]_i_1_n_9\,
      I1 => \zext_ln37_6_cast_reg_600_reg_n_5_[4]\,
      I2 => phi_mul2_reg_188(0),
      I3 => \out_h_0_reg_212_reg_n_5_[0]\,
      O => \tmp8_reg_679[5]_i_6_n_5\
    );
\tmp8_reg_679[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \tmp8_reg_679[9]_i_10_n_5\,
      I1 => \tmp8_reg_679[9]_i_11_n_5\,
      I2 => \zext_ln37_6_cast_reg_600_reg_n_5_[0]\,
      I3 => \tmp8_reg_679[10]_i_4_n_5\,
      O => \tmp8_reg_679[5]_i_7_n_5\
    );
\tmp8_reg_679[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577E4228C2284228"
    )
        port map (
      I0 => phi_mul2_reg_188(4),
      I1 => phi_mul2_reg_188(3),
      I2 => \out_h_0_reg_212_reg_n_5_[3]\,
      I3 => \tmp8_reg_679[10]_i_6_n_5\,
      I4 => \zext_ln37_6_cast_reg_600_reg_n_5_[0]\,
      I5 => phi_mul2_reg_188(5),
      O => \tmp8_reg_679[5]_i_8_n_5\
    );
\tmp8_reg_679[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00E0EE8E88A8AA0"
    )
        port map (
      I0 => \tmp8_reg_679[9]_i_13_n_5\,
      I1 => \zext_ln37_6_cast_reg_600_reg_n_5_[0]\,
      I2 => \tmp8_reg_679[10]_i_6_n_5\,
      I3 => \out_h_0_reg_212_reg_n_5_[3]\,
      I4 => phi_mul2_reg_188(3),
      I5 => phi_mul2_reg_188(4),
      O => \tmp8_reg_679[5]_i_9_n_5\
    );
\tmp8_reg_679[9]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17FFE800"
    )
        port map (
      I0 => phi_mul2_reg_188(3),
      I1 => \out_h_0_reg_212_reg_n_5_[3]\,
      I2 => \tmp8_reg_679[10]_i_6_n_5\,
      I3 => phi_mul2_reg_188(4),
      I4 => phi_mul2_reg_188(5),
      O => \tmp8_reg_679[9]_i_10_n_5\
    );
\tmp8_reg_679[9]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \tmp8_reg_679[10]_i_6_n_5\,
      I1 => \out_h_0_reg_212_reg_n_5_[3]\,
      I2 => phi_mul2_reg_188(3),
      I3 => phi_mul2_reg_188(4),
      O => \tmp8_reg_679[9]_i_11_n_5\
    );
\tmp8_reg_679[9]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \out_h_0_reg_212_reg_n_5_[3]\,
      I1 => phi_mul2_reg_188(3),
      I2 => \tmp8_reg_679[10]_i_6_n_5\,
      O => \tmp8_reg_679[9]_i_12_n_5\
    );
\tmp8_reg_679[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => phi_mul2_reg_188(0),
      I1 => \out_h_0_reg_212_reg_n_5_[0]\,
      I2 => \out_h_0_reg_212_reg_n_5_[1]\,
      I3 => phi_mul2_reg_188(1),
      I4 => \out_h_0_reg_212_reg_n_5_[2]\,
      I5 => phi_mul2_reg_188(2),
      O => \tmp8_reg_679[9]_i_13_n_5\
    );
\tmp8_reg_679[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \tmp8_reg_679_reg[10]_i_3_n_12\,
      I1 => \zext_ln37_6_cast_reg_600_reg_n_5_[4]\,
      I2 => \tmp8_reg_679[9]_i_10_n_5\,
      O => \tmp8_reg_679[9]_i_2_n_5\
    );
\tmp8_reg_679[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \tmp8_reg_679_reg[5]_i_3_n_9\,
      I1 => \zext_ln37_6_cast_reg_600_reg_n_5_[4]\,
      I2 => \tmp8_reg_679[9]_i_11_n_5\,
      O => \tmp8_reg_679[9]_i_3_n_5\
    );
\tmp8_reg_679[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \tmp8_reg_679_reg[5]_i_3_n_10\,
      I1 => \zext_ln37_6_cast_reg_600_reg_n_5_[4]\,
      I2 => \tmp8_reg_679[9]_i_12_n_5\,
      O => \tmp8_reg_679[9]_i_4_n_5\
    );
\tmp8_reg_679[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \zext_ln37_6_cast_reg_600_reg_n_5_[4]\,
      I1 => \tmp8_reg_679_reg[5]_i_3_n_11\,
      I2 => \tmp8_reg_679[9]_i_13_n_5\,
      O => \tmp8_reg_679[9]_i_5_n_5\
    );
\tmp8_reg_679[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8778F0F0"
    )
        port map (
      I0 => \tmp8_reg_679[9]_i_10_n_5\,
      I1 => \tmp8_reg_679_reg[10]_i_3_n_12\,
      I2 => \tmp8_reg_679_reg[10]_i_3_n_7\,
      I3 => \tmp8_reg_679[10]_i_4_n_5\,
      I4 => \zext_ln37_6_cast_reg_600_reg_n_5_[4]\,
      O => \tmp8_reg_679[9]_i_6_n_5\
    );
\tmp8_reg_679[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8778F0F0"
    )
        port map (
      I0 => \tmp8_reg_679[9]_i_11_n_5\,
      I1 => \tmp8_reg_679_reg[5]_i_3_n_9\,
      I2 => \tmp8_reg_679_reg[10]_i_3_n_12\,
      I3 => \tmp8_reg_679[9]_i_10_n_5\,
      I4 => \zext_ln37_6_cast_reg_600_reg_n_5_[4]\,
      O => \tmp8_reg_679[9]_i_7_n_5\
    );
\tmp8_reg_679[9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8778F0F0"
    )
        port map (
      I0 => \tmp8_reg_679[9]_i_12_n_5\,
      I1 => \tmp8_reg_679_reg[5]_i_3_n_10\,
      I2 => \tmp8_reg_679_reg[5]_i_3_n_9\,
      I3 => \tmp8_reg_679[9]_i_11_n_5\,
      I4 => \zext_ln37_6_cast_reg_600_reg_n_5_[4]\,
      O => \tmp8_reg_679[9]_i_8_n_5\
    );
\tmp8_reg_679[9]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8778F0F0"
    )
        port map (
      I0 => \tmp8_reg_679[9]_i_13_n_5\,
      I1 => \tmp8_reg_679_reg[5]_i_3_n_11\,
      I2 => \tmp8_reg_679_reg[5]_i_3_n_10\,
      I3 => \tmp8_reg_679[9]_i_12_n_5\,
      I4 => \zext_ln37_6_cast_reg_600_reg_n_5_[4]\,
      O => \tmp8_reg_679[9]_i_9_n_5\
    );
\tmp8_reg_679_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_2240,
      D => tmp8_fu_413_p2(0),
      Q => tmp8_reg_679(0),
      R => '0'
    );
\tmp8_reg_679_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_2240,
      D => tmp8_fu_413_p2(10),
      Q => tmp8_reg_679(10),
      R => '0'
    );
\tmp8_reg_679_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp8_reg_679_reg[9]_i_1_n_5\,
      CO(3 downto 0) => \NLW_tmp8_reg_679_reg[10]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp8_reg_679_reg[10]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp8_fu_413_p2(10),
      S(3 downto 1) => B"000",
      S(0) => \tmp8_reg_679[10]_i_2_n_5\
    );
\tmp8_reg_679_reg[10]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp8_reg_679_reg[5]_i_3_n_5\,
      CO(3 downto 2) => \NLW_tmp8_reg_679_reg[10]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp8_reg_679_reg[10]_i_3_n_7\,
      CO(0) => \NLW_tmp8_reg_679_reg[10]_i_3_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp8_reg_679[10]_i_4_n_5\,
      O(3 downto 1) => \NLW_tmp8_reg_679_reg[10]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => \tmp8_reg_679_reg[10]_i_3_n_12\,
      S(3 downto 1) => B"001",
      S(0) => \tmp8_reg_679[10]_i_5_n_5\
    );
\tmp8_reg_679_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_2240,
      D => tmp8_fu_413_p2(1),
      Q => tmp8_reg_679(1),
      R => '0'
    );
\tmp8_reg_679_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp8_reg_679_reg[1]_i_1_n_5\,
      CO(2) => \tmp8_reg_679_reg[1]_i_1_n_6\,
      CO(1) => \tmp8_reg_679_reg[1]_i_1_n_7\,
      CO(0) => \tmp8_reg_679_reg[1]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \tmp8_reg_679[1]_i_2_n_5\,
      DI(2) => \tmp8_reg_679[1]_i_3_n_5\,
      DI(1) => \tmp8_reg_679[1]_i_4_n_5\,
      DI(0) => '0',
      O(3) => \tmp8_reg_679_reg[1]_i_1_n_9\,
      O(2) => \tmp8_reg_679_reg[1]_i_1_n_10\,
      O(1 downto 0) => tmp8_fu_413_p2(1 downto 0),
      S(3) => \tmp8_reg_679[1]_i_5_n_5\,
      S(2) => \tmp8_reg_679[1]_i_6_n_5\,
      S(1) => \tmp8_reg_679[1]_i_7_n_5\,
      S(0) => \tmp8_reg_679[1]_i_8_n_5\
    );
\tmp8_reg_679_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_2240,
      D => tmp8_fu_413_p2(2),
      Q => tmp8_reg_679(2),
      R => '0'
    );
\tmp8_reg_679_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_2240,
      D => tmp8_fu_413_p2(3),
      Q => tmp8_reg_679(3),
      R => '0'
    );
\tmp8_reg_679_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_2240,
      D => tmp8_fu_413_p2(4),
      Q => tmp8_reg_679(4),
      R => '0'
    );
\tmp8_reg_679_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_2240,
      D => tmp8_fu_413_p2(5),
      Q => tmp8_reg_679(5),
      R => '0'
    );
\tmp8_reg_679_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp8_reg_679_reg[5]_i_1_n_5\,
      CO(2) => \tmp8_reg_679_reg[5]_i_1_n_6\,
      CO(1) => \tmp8_reg_679_reg[5]_i_1_n_7\,
      CO(0) => \tmp8_reg_679_reg[5]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \tmp8_reg_679[5]_i_2_n_5\,
      DI(2) => \tmp8_reg_679_reg[5]_i_3_n_12\,
      DI(1) => \tmp8_reg_679_reg[1]_i_1_n_9\,
      DI(0) => '0',
      O(3 downto 0) => tmp8_fu_413_p2(5 downto 2),
      S(3) => \tmp8_reg_679[5]_i_4_n_5\,
      S(2) => \tmp8_reg_679[5]_i_5_n_5\,
      S(1) => \tmp8_reg_679[5]_i_6_n_5\,
      S(0) => \tmp8_reg_679_reg[1]_i_1_n_10\
    );
\tmp8_reg_679_reg[5]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp8_reg_679_reg[1]_i_1_n_5\,
      CO(3) => \tmp8_reg_679_reg[5]_i_3_n_5\,
      CO(2) => \tmp8_reg_679_reg[5]_i_3_n_6\,
      CO(1) => \tmp8_reg_679_reg[5]_i_3_n_7\,
      CO(0) => \tmp8_reg_679_reg[5]_i_3_n_8\,
      CYINIT => '0',
      DI(3) => \tmp8_reg_679[5]_i_7_n_5\,
      DI(2) => \tmp8_reg_679[5]_i_8_n_5\,
      DI(1) => \tmp8_reg_679[5]_i_9_n_5\,
      DI(0) => \tmp8_reg_679[5]_i_10_n_5\,
      O(3) => \tmp8_reg_679_reg[5]_i_3_n_9\,
      O(2) => \tmp8_reg_679_reg[5]_i_3_n_10\,
      O(1) => \tmp8_reg_679_reg[5]_i_3_n_11\,
      O(0) => \tmp8_reg_679_reg[5]_i_3_n_12\,
      S(3) => \tmp8_reg_679[5]_i_11_n_5\,
      S(2) => \tmp8_reg_679[5]_i_12_n_5\,
      S(1) => \tmp8_reg_679[5]_i_13_n_5\,
      S(0) => \tmp8_reg_679[5]_i_14_n_5\
    );
\tmp8_reg_679_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_2240,
      D => tmp8_fu_413_p2(6),
      Q => tmp8_reg_679(6),
      R => '0'
    );
\tmp8_reg_679_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_2240,
      D => tmp8_fu_413_p2(7),
      Q => tmp8_reg_679(7),
      R => '0'
    );
\tmp8_reg_679_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_2240,
      D => tmp8_fu_413_p2(8),
      Q => tmp8_reg_679(8),
      R => '0'
    );
\tmp8_reg_679_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_2240,
      D => tmp8_fu_413_p2(9),
      Q => tmp8_reg_679(9),
      R => '0'
    );
\tmp8_reg_679_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp8_reg_679_reg[5]_i_1_n_5\,
      CO(3) => \tmp8_reg_679_reg[9]_i_1_n_5\,
      CO(2) => \tmp8_reg_679_reg[9]_i_1_n_6\,
      CO(1) => \tmp8_reg_679_reg[9]_i_1_n_7\,
      CO(0) => \tmp8_reg_679_reg[9]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \tmp8_reg_679[9]_i_2_n_5\,
      DI(2) => \tmp8_reg_679[9]_i_3_n_5\,
      DI(1) => \tmp8_reg_679[9]_i_4_n_5\,
      DI(0) => \tmp8_reg_679[9]_i_5_n_5\,
      O(3 downto 0) => tmp8_fu_413_p2(9 downto 6),
      S(3) => \tmp8_reg_679[9]_i_6_n_5\,
      S(2) => \tmp8_reg_679[9]_i_7_n_5\,
      S(1) => \tmp8_reg_679[9]_i_8_n_5\,
      S(0) => \tmp8_reg_679[9]_i_9_n_5\
    );
\zext_ln26_4_reg_643[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F4FFFFF0F00000"
    )
        port map (
      I0 => \out_d_0_reg_164_reg_n_5_[2]\,
      I1 => \out_d_0_reg_164_reg_n_5_[3]\,
      I2 => \out_d_0_reg_164_reg_n_5_[0]\,
      I3 => \out_d_0_reg_164_reg_n_5_[1]\,
      I4 => ap_CS_fsm_state2,
      I5 => zext_ln26_4_reg_643(3),
      O => \zext_ln26_4_reg_643[3]_i_1_n_5\
    );
\zext_ln26_4_reg_643[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FFFFFF000000"
    )
        port map (
      I0 => \out_d_0_reg_164_reg_n_5_[2]\,
      I1 => \out_d_0_reg_164_reg_n_5_[3]\,
      I2 => \out_d_0_reg_164_reg_n_5_[0]\,
      I3 => \out_d_0_reg_164_reg_n_5_[1]\,
      I4 => ap_CS_fsm_state2,
      I5 => zext_ln26_4_reg_643(4),
      O => \zext_ln26_4_reg_643[4]_i_1_n_5\
    );
\zext_ln26_4_reg_643[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEFFFFAAAA0000"
    )
        port map (
      I0 => \out_d_0_reg_164_reg_n_5_[2]\,
      I1 => \out_d_0_reg_164_reg_n_5_[3]\,
      I2 => \out_d_0_reg_164_reg_n_5_[0]\,
      I3 => \out_d_0_reg_164_reg_n_5_[1]\,
      I4 => ap_CS_fsm_state2,
      I5 => zext_ln26_4_reg_643(5),
      O => \zext_ln26_4_reg_643[5]_i_1_n_5\
    );
\zext_ln26_4_reg_643_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln26_4_reg_643[3]_i_1_n_5\,
      Q => zext_ln26_4_reg_643(3),
      R => '0'
    );
\zext_ln26_4_reg_643_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln26_4_reg_643[4]_i_1_n_5\,
      Q => zext_ln26_4_reg_643(4),
      R => '0'
    );
\zext_ln26_4_reg_643_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln26_4_reg_643[5]_i_1_n_5\,
      Q => zext_ln26_4_reg_643(5),
      R => '0'
    );
\zext_ln35_reg_692[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => icmp_ln32_fu_418_p2,
      O => buffer_0_reg_2360
    );
\zext_ln35_reg_692_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2360,
      D => out_w_0_reg_224(0),
      Q => zext_ln35_reg_692_reg(0),
      R => '0'
    );
\zext_ln35_reg_692_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2360,
      D => out_w_0_reg_224(1),
      Q => zext_ln35_reg_692_reg(1),
      R => '0'
    );
\zext_ln35_reg_692_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2360,
      D => out_w_0_reg_224(2),
      Q => zext_ln35_reg_692_reg(2),
      R => '0'
    );
\zext_ln35_reg_692_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2360,
      D => out_w_0_reg_224(3),
      Q => zext_ln35_reg_692_reg(3),
      R => '0'
    );
\zext_ln37_6_cast_reg_600[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => Q(3),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_depthwise_conv2d_fix_1_fu_473_ap_start_reg,
      I3 => \zext_ln37_6_cast_reg_600_reg_n_5_[0]\,
      O => \zext_ln37_6_cast_reg_600[0]_i_1_n_5\
    );
\zext_ln37_6_cast_reg_600[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(3),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_depthwise_conv2d_fix_1_fu_473_ap_start_reg,
      I3 => \zext_ln37_6_cast_reg_600_reg_n_5_[4]\,
      O => \zext_ln37_6_cast_reg_600[4]_i_1_n_5\
    );
\zext_ln37_6_cast_reg_600_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln37_6_cast_reg_600[0]_i_1_n_5\,
      Q => \zext_ln37_6_cast_reg_600_reg_n_5_[0]\,
      R => '0'
    );
\zext_ln37_6_cast_reg_600_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln37_6_cast_reg_600[4]_i_1_n_5\,
      Q => \zext_ln37_6_cast_reg_600_reg_n_5_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_depthwise_conv2d_fix_2 is
  port (
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    input_r_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[31]\ : out STD_LOGIC;
    add_ln37_4_fu_544_p2_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[37]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[37]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SeparableConv2D_1_w_1_ce0 : out STD_LOGIC;
    SeparableConv2D_4_w_1_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[37]_1\ : out STD_LOGIC;
    output_r_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[13]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[36]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_r_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \zext_ln26_reg_647_reg[4]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_padding2d_fix16_fu_431_output_r_address0 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ram_reg_0_i_30_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    MemBank_B_address010_out : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC;
    ram_reg_0_2 : in STD_LOGIC;
    ram_reg_0_3 : in STD_LOGIC;
    ram_reg_0_4 : in STD_LOGIC;
    ram_reg_0_5 : in STD_LOGIC;
    ram_reg_0_6 : in STD_LOGIC;
    ram_reg_0_7 : in STD_LOGIC;
    ram_reg_0_8 : in STD_LOGIC;
    ram_reg_0_9 : in STD_LOGIC;
    ram_reg_0_10 : in STD_LOGIC;
    ram_reg_0_11 : in STD_LOGIC;
    MemBank_B_address01 : in STD_LOGIC;
    ram_reg_0_12 : in STD_LOGIC;
    input_r_ce0 : in STD_LOGIC;
    ram_reg_0_i_20_0 : in STD_LOGIC;
    grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg : in STD_LOGIC;
    output_r_ce0 : in STD_LOGIC;
    MemBank_B_ce01 : in STD_LOGIC;
    \ram_reg_0_i_20__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_i_30__0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \ram_reg_0_i_34__0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_0_13 : in STD_LOGIC;
    ram_reg_0_14 : in STD_LOGIC;
    ram_reg_0_15 : in STD_LOGIC;
    ram_reg_0_16 : in STD_LOGIC;
    ram_reg_0_17 : in STD_LOGIC;
    ram_reg_0_18 : in STD_LOGIC;
    ram_reg_0_19 : in STD_LOGIC;
    ram_reg_0_20 : in STD_LOGIC;
    ram_reg_0_21 : in STD_LOGIC;
    ram_reg_0_22 : in STD_LOGIC;
    ram_reg_0_23 : in STD_LOGIC;
    ram_reg_0_24 : in STD_LOGIC;
    ram_reg_0_25 : in STD_LOGIC;
    ram_reg_0_26 : in STD_LOGIC;
    ram_reg_0_27 : in STD_LOGIC;
    ram_reg_0_28 : in STD_LOGIC;
    ram_reg_0_29 : in STD_LOGIC;
    ram_reg_0_30 : in STD_LOGIC;
    MemBank_B_address011_out : in STD_LOGIC;
    ram_reg_0_31 : in STD_LOGIC;
    ram_reg_0_32 : in STD_LOGIC;
    ram_reg_0_33 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_0_34 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    kernel_0_q0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_depthwise_conv2d_fix_2 : entity is "depthwise_conv2d_fix_2";
end design_1_network_0_0_depthwise_conv2d_fix_2;

architecture STRUCTURE of design_1_network_0_0_depthwise_conv2d_fix_2 is
  signal A : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal C : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln22_1_fu_317_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal add_ln22_1_reg_634 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \add_ln22_1_reg_634[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln22_1_reg_634[4]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln22_1_reg_634[4]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln22_1_reg_634[4]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln22_1_reg_634_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln22_1_reg_634_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln22_1_reg_634_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln22_1_reg_634_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln22_1_reg_634_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln22_1_reg_634_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln22_1_reg_634_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal add_ln22_fu_312_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal add_ln22_reg_629 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \add_ln22_reg_629[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln22_reg_629[4]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln22_reg_629[4]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln22_reg_629[4]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln22_reg_629_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln22_reg_629_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln22_reg_629_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln22_reg_629_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln22_reg_629_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln22_reg_629_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln22_reg_629_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal add_ln37_4_fu_544_p2_i_11_n_5 : STD_LOGIC;
  signal add_ln37_4_fu_544_p2_i_12_n_5 : STD_LOGIC;
  signal add_ln37_4_fu_544_p2_i_13_n_5 : STD_LOGIC;
  signal add_ln37_4_fu_544_p2_i_14_n_5 : STD_LOGIC;
  signal add_ln37_4_fu_544_p2_i_15_n_5 : STD_LOGIC;
  signal add_ln37_4_fu_544_p2_i_16_n_5 : STD_LOGIC;
  signal add_ln37_4_fu_544_p2_i_17_n_5 : STD_LOGIC;
  signal add_ln37_4_fu_544_p2_i_18_n_5 : STD_LOGIC;
  signal add_ln37_4_fu_544_p2_i_4_n_5 : STD_LOGIC;
  signal add_ln37_4_fu_544_p2_i_4_n_6 : STD_LOGIC;
  signal add_ln37_4_fu_544_p2_i_4_n_7 : STD_LOGIC;
  signal add_ln37_4_fu_544_p2_i_4_n_8 : STD_LOGIC;
  signal add_ln37_4_fu_544_p2_i_5_n_5 : STD_LOGIC;
  signal add_ln37_4_fu_544_p2_i_5_n_6 : STD_LOGIC;
  signal add_ln37_4_fu_544_p2_i_5_n_7 : STD_LOGIC;
  signal add_ln37_4_fu_544_p2_i_5_n_8 : STD_LOGIC;
  signal add_ln37_5_fu_554_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln37_5_reg_732 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln37_5_reg_7320 : STD_LOGIC;
  signal add_ln45_fu_509_p2_i_10_n_5 : STD_LOGIC;
  signal add_ln45_fu_509_p2_i_3_n_12 : STD_LOGIC;
  signal add_ln45_fu_509_p2_i_4_n_10 : STD_LOGIC;
  signal add_ln45_fu_509_p2_i_4_n_11 : STD_LOGIC;
  signal add_ln45_fu_509_p2_i_4_n_12 : STD_LOGIC;
  signal add_ln45_fu_509_p2_i_4_n_5 : STD_LOGIC;
  signal add_ln45_fu_509_p2_i_4_n_6 : STD_LOGIC;
  signal add_ln45_fu_509_p2_i_4_n_7 : STD_LOGIC;
  signal add_ln45_fu_509_p2_i_4_n_8 : STD_LOGIC;
  signal add_ln45_fu_509_p2_i_4_n_9 : STD_LOGIC;
  signal add_ln45_fu_509_p2_i_5_n_10 : STD_LOGIC;
  signal add_ln45_fu_509_p2_i_5_n_11 : STD_LOGIC;
  signal add_ln45_fu_509_p2_i_5_n_12 : STD_LOGIC;
  signal add_ln45_fu_509_p2_i_5_n_5 : STD_LOGIC;
  signal add_ln45_fu_509_p2_i_5_n_6 : STD_LOGIC;
  signal add_ln45_fu_509_p2_i_5_n_7 : STD_LOGIC;
  signal add_ln45_fu_509_p2_i_5_n_8 : STD_LOGIC;
  signal add_ln45_fu_509_p2_i_5_n_9 : STD_LOGIC;
  signal add_ln45_fu_509_p2_i_6_n_5 : STD_LOGIC;
  signal add_ln45_fu_509_p2_i_7_n_5 : STD_LOGIC;
  signal add_ln45_fu_509_p2_i_8_n_5 : STD_LOGIC;
  signal add_ln45_fu_509_p2_i_9_n_5 : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_1__7_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_1__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal ap_NS_fsm11_out : STD_LOGIC;
  signal ap_NS_fsm13_out : STD_LOGIC;
  signal buffer_0_reg_2400 : STD_LOGIC;
  signal \buffer_0_reg_240[0]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_240[10]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_240[11]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_240[12]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_240[13]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_240[14]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_240[15]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_240[15]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_240[1]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_240[2]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_240[3]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_240[4]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_240[5]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_240[6]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_240[7]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_240[8]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_240[9]_i_1_n_5\ : STD_LOGIC;
  signal buffer_1_reg_2611 : STD_LOGIC;
  signal buffer_1_reg_261_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal empty_57_reg_624 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \empty_57_reg_624[1]_i_1_n_5\ : STD_LOGIC;
  signal \empty_57_reg_624[4]_i_1_n_5\ : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_449_ap_ready : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_449_bias_ce0 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_449_input_r_address0 : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_449_output_height : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_depthwise_conv2d_fix_2_fu_449_output_r_address0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0 : STD_LOGIC;
  signal i_0_reg_204 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_0_reg_2040 : STD_LOGIC;
  signal i_fu_356_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_reg_655 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \k_h_0_reg_250[0]_i_1_n_5\ : STD_LOGIC;
  signal \k_h_0_reg_250[1]_i_1_n_5\ : STD_LOGIC;
  signal k_h_fu_451_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal k_h_reg_704 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \k_h_reg_704[0]_i_1_n_5\ : STD_LOGIC;
  signal \k_h_reg_704[1]_i_1_n_5\ : STD_LOGIC;
  signal k_w_0_reg_273 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \k_w_0_reg_273[0]_i_1_n_5\ : STD_LOGIC;
  signal \k_w_0_reg_273[1]_i_1_n_5\ : STD_LOGIC;
  signal k_w_reg_722 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \k_w_reg_722[0]_i_1_n_5\ : STD_LOGIC;
  signal \k_w_reg_722[1]_i_1_n_5\ : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U24_n_10 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U24_n_11 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U24_n_12 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U24_n_13 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U24_n_14 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U24_n_15 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U24_n_16 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U24_n_17 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U24_n_18 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U24_n_19 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U24_n_20 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U24_n_5 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U24_n_6 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U24_n_7 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U24_n_8 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U24_n_9 : STD_LOGIC;
  signal out_d_0_reg_168 : STD_LOGIC;
  signal \out_d_0_reg_168_reg_n_5_[0]\ : STD_LOGIC;
  signal \out_d_0_reg_168_reg_n_5_[1]\ : STD_LOGIC;
  signal \out_d_0_reg_168_reg_n_5_[2]\ : STD_LOGIC;
  signal \out_d_0_reg_168_reg_n_5_[3]\ : STD_LOGIC;
  signal \out_d_0_reg_168_reg_n_5_[4]\ : STD_LOGIC;
  signal out_d_fu_328_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_d_reg_642 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_h_0_reg_216 : STD_LOGIC;
  signal \out_h_0_reg_216_reg_n_5_[0]\ : STD_LOGIC;
  signal \out_h_0_reg_216_reg_n_5_[1]\ : STD_LOGIC;
  signal \out_h_0_reg_216_reg_n_5_[2]\ : STD_LOGIC;
  signal \out_h_0_reg_216_reg_n_5_[3]\ : STD_LOGIC;
  signal \out_h_0_reg_216_reg_n_5_[4]\ : STD_LOGIC;
  signal out_h_fu_405_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_h_reg_678 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_w_0_reg_228 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_w_0_reg_2280 : STD_LOGIC;
  signal out_w_fu_435_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_w_reg_691 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^output_r_d0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal phi_mul2_reg_192 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal phi_mul_reg_180 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal q00 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal q0_reg_i_10_n_5 : STD_LOGIC;
  signal q0_reg_i_3_n_5 : STD_LOGIC;
  signal q0_reg_i_3_n_6 : STD_LOGIC;
  signal q0_reg_i_3_n_7 : STD_LOGIC;
  signal q0_reg_i_3_n_8 : STD_LOGIC;
  signal q0_reg_i_8_n_5 : STD_LOGIC;
  signal q0_reg_i_9_n_5 : STD_LOGIC;
  signal ram_reg_0_i_102_n_5 : STD_LOGIC;
  signal ram_reg_0_i_20_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_31__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_33__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_35__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_37__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_39__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_41__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_43__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_45__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_47__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_61__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_62_n_5 : STD_LOGIC;
  signal ram_reg_0_i_75_n_5 : STD_LOGIC;
  signal ram_reg_0_i_77_n_5 : STD_LOGIC;
  signal ram_reg_0_i_81_n_5 : STD_LOGIC;
  signal ram_reg_0_i_84_n_5 : STD_LOGIC;
  signal ram_reg_0_i_87_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_90__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_93_n_5 : STD_LOGIC;
  signal ram_reg_0_i_96_n_5 : STD_LOGIC;
  signal ram_reg_0_i_99_n_5 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sub_ln37_reg_709 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sub_ln37_reg_709[2]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln37_reg_709[3]_i_1_n_5\ : STD_LOGIC;
  signal zext_ln26_reg_647 : STD_LOGIC_VECTOR ( 6 downto 3 );
  signal zext_ln37_10_fu_469_p1 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln22_1_reg_634_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_add_ln22_1_reg_634_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln22_reg_629_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_add_ln22_reg_629_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln37_4_fu_544_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln37_4_fu_544_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln37_4_fu_544_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln37_4_fu_544_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln37_4_fu_544_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln37_4_fu_544_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln37_4_fu_544_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln37_4_fu_544_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln37_4_fu_544_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln37_4_fu_544_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_add_ln37_4_fu_544_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln37_4_fu_544_p2_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln37_4_fu_544_p2_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_add_ln45_fu_509_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln45_fu_509_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln45_fu_509_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln45_fu_509_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln45_fu_509_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln45_fu_509_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln45_fu_509_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln45_fu_509_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln45_fu_509_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln45_fu_509_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_add_ln45_fu_509_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln45_fu_509_p2_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln45_fu_509_p2_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_q0_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_q0_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of add_ln37_4_fu_544_p2_i_16 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of add_ln37_4_fu_544_p2_i_17 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of add_ln37_4_fu_544_p2_i_18 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \add_ln37_5_reg_732[1]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \add_ln37_5_reg_732[2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ap_CS_fsm[14]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ap_CS_fsm[37]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \ap_CS_fsm[38]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__7\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1__0\ : label is "soft_lutpair57";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \buffer_0_reg_240[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \buffer_0_reg_240[10]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \buffer_0_reg_240[11]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \buffer_0_reg_240[12]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \buffer_0_reg_240[13]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \buffer_0_reg_240[14]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \buffer_0_reg_240[15]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \buffer_0_reg_240[1]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \buffer_0_reg_240[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \buffer_0_reg_240[3]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \buffer_0_reg_240[4]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \buffer_0_reg_240[5]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \buffer_0_reg_240[6]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \buffer_0_reg_240[7]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \buffer_0_reg_240[8]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \buffer_0_reg_240[9]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \empty_57_reg_624[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \empty_57_reg_624[4]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \i_reg_655[0]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \i_reg_655[1]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \i_reg_655[2]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \i_reg_655[3]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \k_h_reg_704[0]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \k_h_reg_704[1]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \k_w_reg_722[0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \k_w_reg_722[1]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \out_d_reg_642[1]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \out_d_reg_642[2]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \out_d_reg_642[3]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \out_d_reg_642[4]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \out_h_reg_678[0]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \out_h_reg_678[1]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \out_h_reg_678[2]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \out_h_reg_678[3]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \out_h_reg_678[4]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \out_w_reg_691[1]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \out_w_reg_691[2]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \out_w_reg_691[3]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \out_w_reg_691[4]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \sub_ln37_reg_709[2]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \sub_ln37_reg_709[3]_i_1\ : label is "soft_lutpair58";
begin
  E(0) <= \^e\(0);
  output_r_d0(15 downto 0) <= \^output_r_d0\(15 downto 0);
\add_ln22_1_reg_634[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_180(1),
      I1 => empty_57_reg_624(4),
      O => add_ln22_1_fu_317_p2(1)
    );
\add_ln22_1_reg_634[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_180(4),
      O => \add_ln22_1_reg_634[4]_i_2_n_5\
    );
\add_ln22_1_reg_634[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_180(3),
      I1 => empty_57_reg_624(4),
      O => \add_ln22_1_reg_634[4]_i_3_n_5\
    );
\add_ln22_1_reg_634[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_180(2),
      I1 => empty_57_reg_624(4),
      O => \add_ln22_1_reg_634[4]_i_4_n_5\
    );
\add_ln22_1_reg_634[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_180(1),
      I1 => empty_57_reg_624(4),
      O => \add_ln22_1_reg_634[4]_i_5_n_5\
    );
\add_ln22_1_reg_634_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln22_1_fu_317_p2(1),
      Q => add_ln22_1_reg_634(1),
      R => '0'
    );
\add_ln22_1_reg_634_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln22_1_fu_317_p2(2),
      Q => add_ln22_1_reg_634(2),
      R => '0'
    );
\add_ln22_1_reg_634_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln22_1_fu_317_p2(3),
      Q => add_ln22_1_reg_634(3),
      R => '0'
    );
\add_ln22_1_reg_634_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln22_1_fu_317_p2(4),
      Q => add_ln22_1_reg_634(4),
      R => '0'
    );
\add_ln22_1_reg_634_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln22_1_reg_634_reg[4]_i_1_n_5\,
      CO(2) => \add_ln22_1_reg_634_reg[4]_i_1_n_6\,
      CO(1) => \add_ln22_1_reg_634_reg[4]_i_1_n_7\,
      CO(0) => \add_ln22_1_reg_634_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul_reg_180(4 downto 1),
      O(3 downto 1) => add_ln22_1_fu_317_p2(4 downto 2),
      O(0) => \NLW_add_ln22_1_reg_634_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => \add_ln22_1_reg_634[4]_i_2_n_5\,
      S(2) => \add_ln22_1_reg_634[4]_i_3_n_5\,
      S(1) => \add_ln22_1_reg_634[4]_i_4_n_5\,
      S(0) => \add_ln22_1_reg_634[4]_i_5_n_5\
    );
\add_ln22_1_reg_634_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln22_1_fu_317_p2(5),
      Q => add_ln22_1_reg_634(5),
      R => '0'
    );
\add_ln22_1_reg_634_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln22_1_fu_317_p2(6),
      Q => add_ln22_1_reg_634(6),
      R => '0'
    );
\add_ln22_1_reg_634_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln22_1_fu_317_p2(7),
      Q => add_ln22_1_reg_634(7),
      R => '0'
    );
\add_ln22_1_reg_634_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln22_1_fu_317_p2(8),
      Q => add_ln22_1_reg_634(8),
      R => '0'
    );
\add_ln22_1_reg_634_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln22_1_reg_634_reg[4]_i_1_n_5\,
      CO(3) => \NLW_add_ln22_1_reg_634_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln22_1_reg_634_reg[8]_i_1_n_6\,
      CO(1) => \add_ln22_1_reg_634_reg[8]_i_1_n_7\,
      CO(0) => \add_ln22_1_reg_634_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => phi_mul_reg_180(7 downto 5),
      O(3 downto 0) => add_ln22_1_fu_317_p2(8 downto 5),
      S(3 downto 0) => phi_mul_reg_180(8 downto 5)
    );
\add_ln22_reg_629[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul2_reg_192(1),
      I1 => empty_57_reg_624(1),
      O => add_ln22_fu_312_p2(1)
    );
\add_ln22_reg_629[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul2_reg_192(4),
      I1 => empty_57_reg_624(4),
      O => \add_ln22_reg_629[4]_i_2_n_5\
    );
\add_ln22_reg_629[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul2_reg_192(3),
      O => \add_ln22_reg_629[4]_i_3_n_5\
    );
\add_ln22_reg_629[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul2_reg_192(2),
      O => \add_ln22_reg_629[4]_i_4_n_5\
    );
\add_ln22_reg_629[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul2_reg_192(1),
      I1 => empty_57_reg_624(1),
      O => \add_ln22_reg_629[4]_i_5_n_5\
    );
\add_ln22_reg_629_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln22_fu_312_p2(1),
      Q => add_ln22_reg_629(1),
      R => '0'
    );
\add_ln22_reg_629_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln22_fu_312_p2(2),
      Q => add_ln22_reg_629(2),
      R => '0'
    );
\add_ln22_reg_629_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln22_fu_312_p2(3),
      Q => add_ln22_reg_629(3),
      R => '0'
    );
\add_ln22_reg_629_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln22_fu_312_p2(4),
      Q => add_ln22_reg_629(4),
      R => '0'
    );
\add_ln22_reg_629_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln22_reg_629_reg[4]_i_1_n_5\,
      CO(2) => \add_ln22_reg_629_reg[4]_i_1_n_6\,
      CO(1) => \add_ln22_reg_629_reg[4]_i_1_n_7\,
      CO(0) => \add_ln22_reg_629_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul2_reg_192(4 downto 1),
      O(3 downto 1) => add_ln22_fu_312_p2(4 downto 2),
      O(0) => \NLW_add_ln22_reg_629_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => \add_ln22_reg_629[4]_i_2_n_5\,
      S(2) => \add_ln22_reg_629[4]_i_3_n_5\,
      S(1) => \add_ln22_reg_629[4]_i_4_n_5\,
      S(0) => \add_ln22_reg_629[4]_i_5_n_5\
    );
\add_ln22_reg_629_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln22_fu_312_p2(5),
      Q => add_ln22_reg_629(5),
      R => '0'
    );
\add_ln22_reg_629_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln22_fu_312_p2(6),
      Q => add_ln22_reg_629(6),
      R => '0'
    );
\add_ln22_reg_629_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln22_fu_312_p2(7),
      Q => add_ln22_reg_629(7),
      R => '0'
    );
\add_ln22_reg_629_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln22_fu_312_p2(8),
      Q => add_ln22_reg_629(8),
      R => '0'
    );
\add_ln22_reg_629_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln22_reg_629_reg[4]_i_1_n_5\,
      CO(3) => \NLW_add_ln22_reg_629_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln22_reg_629_reg[8]_i_1_n_6\,
      CO(1) => \add_ln22_reg_629_reg[8]_i_1_n_7\,
      CO(0) => \add_ln22_reg_629_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => phi_mul2_reg_192(7 downto 5),
      O(3 downto 0) => add_ln22_fu_312_p2(8 downto 5),
      S(3 downto 0) => phi_mul2_reg_192(8 downto 5)
    );
add_ln37_4_fu_544_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 9) => B"000000000000000000000",
      A(8 downto 0) => A(8 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln37_4_fu_544_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 4) => B"00000000000001",
      B(3) => Q(3),
      B(2) => Q(3),
      B(1) => Q(3),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln37_4_fu_544_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 5) => B"0000000000000000000000000000000000000000000",
      C(4 downto 0) => C(4 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln37_4_fu_544_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln37_4_fu_544_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_NS_fsm13_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => buffer_1_reg_2611,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln37_4_fu_544_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_add_ln37_4_fu_544_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_add_ln37_4_fu_544_p2_P_UNCONNECTED(47 downto 14),
      P(13 downto 1) => grp_depthwise_conv2d_fix_2_fu_449_input_r_address0(13 downto 1),
      P(0) => input_r_address0(0),
      PATTERNBDETECT => NLW_add_ln37_4_fu_544_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln37_4_fu_544_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_add_ln37_4_fu_544_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln37_4_fu_544_p2_UNDERFLOW_UNCONNECTED
    );
add_ln37_4_fu_544_p2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg,
      O => ap_NS_fsm13_out
    );
add_ln37_4_fu_544_p2_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => k_w_0_reg_273(0),
      I1 => out_w_0_reg_228(0),
      O => C(0)
    );
add_ln37_4_fu_544_p2_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => phi_mul_reg_180(4),
      I1 => \out_h_0_reg_216_reg_n_5_[4]\,
      I2 => \out_h_0_reg_216_reg_n_5_[3]\,
      I3 => add_ln37_4_fu_544_p2_i_17_n_5,
      O => add_ln37_4_fu_544_p2_i_11_n_5
    );
add_ln37_4_fu_544_p2_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966696666666"
    )
        port map (
      I0 => phi_mul_reg_180(3),
      I1 => \out_h_0_reg_216_reg_n_5_[3]\,
      I2 => \out_h_0_reg_216_reg_n_5_[2]\,
      I3 => add_ln37_4_fu_544_p2_i_18_n_5,
      I4 => zext_ln37_10_fu_469_p1(3),
      I5 => \out_h_0_reg_216_reg_n_5_[1]\,
      O => add_ln37_4_fu_544_p2_i_12_n_5
    );
add_ln37_4_fu_544_p2_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996966696669666"
    )
        port map (
      I0 => phi_mul_reg_180(2),
      I1 => \out_h_0_reg_216_reg_n_5_[2]\,
      I2 => \out_h_0_reg_216_reg_n_5_[1]\,
      I3 => zext_ln37_10_fu_469_p1(3),
      I4 => zext_ln37_10_fu_469_p1(2),
      I5 => \out_h_0_reg_216_reg_n_5_[0]\,
      O => add_ln37_4_fu_544_p2_i_13_n_5
    );
add_ln37_4_fu_544_p2_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => phi_mul_reg_180(1),
      I1 => zext_ln37_10_fu_469_p1(3),
      I2 => \out_h_0_reg_216_reg_n_5_[1]\,
      I3 => \out_h_0_reg_216_reg_n_5_[0]\,
      I4 => zext_ln37_10_fu_469_p1(2),
      O => add_ln37_4_fu_544_p2_i_14_n_5
    );
add_ln37_4_fu_544_p2_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_h_0_reg_216_reg_n_5_[0]\,
      I1 => zext_ln37_10_fu_469_p1(2),
      O => add_ln37_4_fu_544_p2_i_15_n_5
    );
add_ln37_4_fu_544_p2_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => out_w_0_reg_228(0),
      I1 => k_w_0_reg_273(0),
      O => add_ln37_4_fu_544_p2_i_16_n_5
    );
add_ln37_4_fu_544_p2_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808000"
    )
        port map (
      I0 => \out_h_0_reg_216_reg_n_5_[2]\,
      I1 => \out_h_0_reg_216_reg_n_5_[0]\,
      I2 => zext_ln37_10_fu_469_p1(2),
      I3 => zext_ln37_10_fu_469_p1(3),
      I4 => \out_h_0_reg_216_reg_n_5_[1]\,
      O => add_ln37_4_fu_544_p2_i_17_n_5
    );
add_ln37_4_fu_544_p2_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_h_0_reg_216_reg_n_5_[0]\,
      I1 => zext_ln37_10_fu_469_p1(2),
      O => add_ln37_4_fu_544_p2_i_18_n_5
    );
add_ln37_4_fu_544_p2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0,
      I1 => zext_ln37_10_fu_469_p1(3),
      I2 => zext_ln37_10_fu_469_p1(2),
      O => buffer_1_reg_2611
    );
add_ln37_4_fu_544_p2_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln37_4_fu_544_p2_i_4_n_5,
      CO(3 downto 0) => NLW_add_ln37_4_fu_544_p2_i_3_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_add_ln37_4_fu_544_p2_i_3_O_UNCONNECTED(3 downto 1),
      O(0) => A(8),
      S(3 downto 1) => B"000",
      S(0) => phi_mul_reg_180(8)
    );
add_ln37_4_fu_544_p2_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln37_4_fu_544_p2_i_5_n_5,
      CO(3) => add_ln37_4_fu_544_p2_i_4_n_5,
      CO(2) => add_ln37_4_fu_544_p2_i_4_n_6,
      CO(1) => add_ln37_4_fu_544_p2_i_4_n_7,
      CO(0) => add_ln37_4_fu_544_p2_i_4_n_8,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => phi_mul_reg_180(4),
      O(3 downto 0) => A(7 downto 4),
      S(3 downto 1) => phi_mul_reg_180(7 downto 5),
      S(0) => add_ln37_4_fu_544_p2_i_11_n_5
    );
add_ln37_4_fu_544_p2_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln37_4_fu_544_p2_i_5_n_5,
      CO(2) => add_ln37_4_fu_544_p2_i_5_n_6,
      CO(1) => add_ln37_4_fu_544_p2_i_5_n_7,
      CO(0) => add_ln37_4_fu_544_p2_i_5_n_8,
      CYINIT => '0',
      DI(3 downto 1) => phi_mul_reg_180(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => A(3 downto 0),
      S(3) => add_ln37_4_fu_544_p2_i_12_n_5,
      S(2) => add_ln37_4_fu_544_p2_i_13_n_5,
      S(1) => add_ln37_4_fu_544_p2_i_14_n_5,
      S(0) => add_ln37_4_fu_544_p2_i_15_n_5
    );
add_ln37_4_fu_544_p2_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577FFFFFA8800000"
    )
        port map (
      I0 => out_w_0_reg_228(2),
      I1 => add_ln37_4_fu_544_p2_i_16_n_5,
      I2 => k_w_0_reg_273(1),
      I3 => out_w_0_reg_228(1),
      I4 => out_w_0_reg_228(3),
      I5 => out_w_0_reg_228(4),
      O => C(4)
    );
add_ln37_4_fu_544_p2_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1777FFFFE8880000"
    )
        port map (
      I0 => out_w_0_reg_228(1),
      I1 => k_w_0_reg_273(1),
      I2 => k_w_0_reg_273(0),
      I3 => out_w_0_reg_228(0),
      I4 => out_w_0_reg_228(2),
      I5 => out_w_0_reg_228(3),
      O => C(3)
    );
add_ln37_4_fu_544_p2_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"077FF880"
    )
        port map (
      I0 => out_w_0_reg_228(0),
      I1 => k_w_0_reg_273(0),
      I2 => k_w_0_reg_273(1),
      I3 => out_w_0_reg_228(1),
      I4 => out_w_0_reg_228(2),
      O => C(2)
    );
add_ln37_4_fu_544_p2_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => k_w_0_reg_273(0),
      I1 => out_w_0_reg_228(0),
      I2 => out_w_0_reg_228(1),
      I3 => k_w_0_reg_273(1),
      O => C(1)
    );
\add_ln37_5_reg_732[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln37_reg_709(0),
      I1 => k_w_0_reg_273(0),
      O => add_ln37_5_fu_554_p2(0)
    );
\add_ln37_5_reg_732[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => sub_ln37_reg_709(0),
      I1 => k_w_0_reg_273(0),
      I2 => k_w_0_reg_273(1),
      I3 => sub_ln37_reg_709(1),
      O => add_ln37_5_fu_554_p2(1)
    );
\add_ln37_5_reg_732[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"077FF880"
    )
        port map (
      I0 => k_w_0_reg_273(0),
      I1 => sub_ln37_reg_709(0),
      I2 => sub_ln37_reg_709(1),
      I3 => k_w_0_reg_273(1),
      I4 => sub_ln37_reg_709(2),
      O => add_ln37_5_fu_554_p2(2)
    );
\add_ln37_5_reg_732[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0,
      I1 => k_w_0_reg_273(1),
      I2 => k_w_0_reg_273(0),
      O => add_ln37_5_reg_7320
    );
\add_ln37_5_reg_732[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1777FFFFE8880000"
    )
        port map (
      I0 => k_w_0_reg_273(1),
      I1 => sub_ln37_reg_709(1),
      I2 => sub_ln37_reg_709(0),
      I3 => k_w_0_reg_273(0),
      I4 => sub_ln37_reg_709(2),
      I5 => sub_ln37_reg_709(3),
      O => add_ln37_5_fu_554_p2(3)
    );
\add_ln37_5_reg_732_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_5_reg_7320,
      D => add_ln37_5_fu_554_p2(0),
      Q => add_ln37_5_reg_732(0),
      R => '0'
    );
\add_ln37_5_reg_732_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_5_reg_7320,
      D => add_ln37_5_fu_554_p2(1),
      Q => add_ln37_5_reg_732(1),
      R => '0'
    );
\add_ln37_5_reg_732_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_5_reg_7320,
      D => add_ln37_5_fu_554_p2(2),
      Q => add_ln37_5_reg_732(2),
      R => '0'
    );
\add_ln37_5_reg_732_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_5_reg_7320,
      D => add_ln37_5_fu_554_p2(3),
      Q => add_ln37_5_reg_732(3),
      R => '0'
    );
add_ln45_fu_509_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 9) => B"000000000000000000000",
      A(8) => add_ln45_fu_509_p2_i_3_n_12,
      A(7) => add_ln45_fu_509_p2_i_4_n_9,
      A(6) => add_ln45_fu_509_p2_i_4_n_10,
      A(5) => add_ln45_fu_509_p2_i_4_n_11,
      A(4) => add_ln45_fu_509_p2_i_4_n_12,
      A(3) => add_ln45_fu_509_p2_i_5_n_9,
      A(2) => add_ln45_fu_509_p2_i_5_n_10,
      A(1) => add_ln45_fu_509_p2_i_5_n_11,
      A(0) => add_ln45_fu_509_p2_i_5_n_12,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln45_fu_509_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 5) => B"0000000000000",
      B(4) => Q(3),
      B(3 downto 2) => B"11",
      B(1) => grp_depthwise_conv2d_fix_2_fu_449_output_height(1),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln45_fu_509_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 5) => B"0000000000000000000000000000000000000000000",
      C(4 downto 0) => out_w_0_reg_228(4 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln45_fu_509_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln45_fu_509_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_NS_fsm13_out,
      CEC => buffer_0_reg_2400,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => out_w_0_reg_2280,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln45_fu_509_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_add_ln45_fu_509_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_add_ln45_fu_509_p2_P_UNCONNECTED(47 downto 14),
      P(13 downto 12) => output_r_address0(2 downto 1),
      P(11) => grp_depthwise_conv2d_fix_2_fu_449_output_r_address0(11),
      P(10) => output_r_address0(0),
      P(9 downto 0) => grp_depthwise_conv2d_fix_2_fu_449_output_r_address0(9 downto 0),
      PATTERNBDETECT => NLW_add_ln45_fu_509_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln45_fu_509_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_add_ln45_fu_509_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln45_fu_509_p2_UNDERFLOW_UNCONNECTED
    );
add_ln45_fu_509_p2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \ap_CS_fsm[7]_i_2_n_5\,
      I2 => out_w_0_reg_228(3),
      O => buffer_0_reg_2400
    );
add_ln45_fu_509_p2_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \out_h_0_reg_216_reg_n_5_[0]\,
      O => add_ln45_fu_509_p2_i_10_n_5
    );
add_ln45_fu_509_p2_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      O => grp_depthwise_conv2d_fix_2_fu_449_output_height(1)
    );
add_ln45_fu_509_p2_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln45_fu_509_p2_i_4_n_5,
      CO(3 downto 0) => NLW_add_ln45_fu_509_p2_i_3_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_add_ln45_fu_509_p2_i_3_O_UNCONNECTED(3 downto 1),
      O(0) => add_ln45_fu_509_p2_i_3_n_12,
      S(3 downto 1) => B"000",
      S(0) => phi_mul2_reg_192(8)
    );
add_ln45_fu_509_p2_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln45_fu_509_p2_i_5_n_5,
      CO(3) => add_ln45_fu_509_p2_i_4_n_5,
      CO(2) => add_ln45_fu_509_p2_i_4_n_6,
      CO(1) => add_ln45_fu_509_p2_i_4_n_7,
      CO(0) => add_ln45_fu_509_p2_i_4_n_8,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => phi_mul2_reg_192(4),
      O(3) => add_ln45_fu_509_p2_i_4_n_9,
      O(2) => add_ln45_fu_509_p2_i_4_n_10,
      O(1) => add_ln45_fu_509_p2_i_4_n_11,
      O(0) => add_ln45_fu_509_p2_i_4_n_12,
      S(3 downto 1) => phi_mul2_reg_192(7 downto 5),
      S(0) => add_ln45_fu_509_p2_i_6_n_5
    );
add_ln45_fu_509_p2_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln45_fu_509_p2_i_5_n_5,
      CO(2) => add_ln45_fu_509_p2_i_5_n_6,
      CO(1) => add_ln45_fu_509_p2_i_5_n_7,
      CO(0) => add_ln45_fu_509_p2_i_5_n_8,
      CYINIT => '0',
      DI(3 downto 1) => phi_mul2_reg_192(3 downto 1),
      DI(0) => '0',
      O(3) => add_ln45_fu_509_p2_i_5_n_9,
      O(2) => add_ln45_fu_509_p2_i_5_n_10,
      O(1) => add_ln45_fu_509_p2_i_5_n_11,
      O(0) => add_ln45_fu_509_p2_i_5_n_12,
      S(3) => add_ln45_fu_509_p2_i_7_n_5,
      S(2) => add_ln45_fu_509_p2_i_8_n_5,
      S(1) => add_ln45_fu_509_p2_i_9_n_5,
      S(0) => add_ln45_fu_509_p2_i_10_n_5
    );
add_ln45_fu_509_p2_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul2_reg_192(4),
      I1 => \out_h_0_reg_216_reg_n_5_[4]\,
      O => add_ln45_fu_509_p2_i_6_n_5
    );
add_ln45_fu_509_p2_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul2_reg_192(3),
      I1 => \out_h_0_reg_216_reg_n_5_[3]\,
      O => add_ln45_fu_509_p2_i_7_n_5
    );
add_ln45_fu_509_p2_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul2_reg_192(2),
      I1 => \out_h_0_reg_216_reg_n_5_[2]\,
      O => add_ln45_fu_509_p2_i_8_n_5
    );
add_ln45_fu_509_p2_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul2_reg_192(1),
      I1 => \out_h_0_reg_216_reg_n_5_[1]\,
      O => add_ln45_fu_509_p2_i_9_n_5
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg,
      I2 => grp_depthwise_conv2d_fix_2_fu_449_ap_ready,
      I3 => ap_CS_fsm_state2,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4500"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_2_fu_449_ap_ready,
      I1 => grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(1),
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg,
      I3 => grp_depthwise_conv2d_fix_2_fu_449_ap_ready,
      O => D(1)
    );
\ap_CS_fsm[1]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \ap_CS_fsm[6]_i_2_n_5\,
      I2 => \out_h_0_reg_216_reg_n_5_[3]\,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      I4 => grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_2_fu_449_ap_ready,
      I1 => ap_CS_fsm_state2,
      I2 => ap_CS_fsm_state4,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \out_d_0_reg_168_reg_n_5_[1]\,
      I1 => \out_d_0_reg_168_reg_n_5_[0]\,
      I2 => \out_d_0_reg_168_reg_n_5_[4]\,
      I3 => \out_d_0_reg_168_reg_n_5_[2]\,
      I4 => \out_d_0_reg_168_reg_n_5_[3]\,
      I5 => ap_CS_fsm_state2,
      O => grp_depthwise_conv2d_fix_2_fu_449_ap_ready
    );
\ap_CS_fsm[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4500"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_2_fu_449_ap_ready,
      I1 => grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(3),
      I4 => Q(2),
      O => D(2)
    );
\ap_CS_fsm[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => Q(3),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg,
      I3 => grp_depthwise_conv2d_fix_2_fu_449_ap_ready,
      O => D(3)
    );
\ap_CS_fsm[3]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF0000"
    )
        port map (
      I0 => i_0_reg_204(2),
      I1 => i_0_reg_204(1),
      I2 => i_0_reg_204(3),
      I3 => i_0_reg_204(0),
      I4 => grp_depthwise_conv2d_fix_2_fu_449_bias_ce0,
      O => \ap_CS_fsm[3]_i_1__7_n_5\
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => i_0_reg_204(2),
      I1 => i_0_reg_204(1),
      I2 => i_0_reg_204(3),
      I3 => i_0_reg_204(0),
      I4 => grp_depthwise_conv2d_fix_2_fu_449_bias_ce0,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \ap_CS_fsm[7]_i_2_n_5\,
      I2 => out_w_0_reg_228(3),
      I3 => ap_CS_fsm_state5,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[6]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2A2A2A2A2A2A2A"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \ap_CS_fsm[6]_i_2_n_5\,
      I2 => \out_h_0_reg_216_reg_n_5_[3]\,
      I3 => grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0,
      I4 => zext_ln37_10_fu_469_p1(3),
      I5 => zext_ln37_10_fu_469_p1(2),
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900000900000000"
    )
        port map (
      I0 => \out_h_0_reg_216_reg_n_5_[4]\,
      I1 => empty_57_reg_624(4),
      I2 => \out_h_0_reg_216_reg_n_5_[0]\,
      I3 => \out_h_0_reg_216_reg_n_5_[1]\,
      I4 => empty_57_reg_624(1),
      I5 => \out_h_0_reg_216_reg_n_5_[2]\,
      O => \ap_CS_fsm[6]_i_2_n_5\
    );
\ap_CS_fsm[7]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2A2A2A2A2A2A2A"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \ap_CS_fsm[7]_i_2_n_5\,
      I2 => out_w_0_reg_228(3),
      I3 => grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0,
      I4 => k_w_0_reg_273(1),
      I5 => k_w_0_reg_273(0),
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900000900000000"
    )
        port map (
      I0 => out_w_0_reg_228(4),
      I1 => empty_57_reg_624(4),
      I2 => out_w_0_reg_228(0),
      I3 => out_w_0_reg_228(1),
      I4 => empty_57_reg_624(1),
      I5 => out_w_0_reg_228(2),
      O => \ap_CS_fsm[7]_i_2_n_5\
    );
\ap_CS_fsm[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0,
      I1 => zext_ln37_10_fu_469_p1(3),
      I2 => zext_ln37_10_fu_469_p1(2),
      I3 => ap_CS_fsm_state12,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => k_w_0_reg_273(0),
      I1 => k_w_0_reg_273(1),
      I2 => grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0,
      O => \ap_CS_fsm[9]_i_1__0_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state10,
      Q => ap_CS_fsm_state11,
      R => SR(0)
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state11,
      Q => ap_CS_fsm_state12,
      R => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => grp_depthwise_conv2d_fix_2_fu_449_bias_ce0,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[3]_i_1__7_n_5\,
      Q => ap_CS_fsm_state4,
      R => SR(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => SR(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => SR(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => SR(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0,
      R => SR(0)
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0,
      R => SR(0)
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[9]_i_1__0_n_5\,
      Q => ap_CS_fsm_state10,
      R => SR(0)
    );
\buffer_0_reg_240[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => buffer_1_reg_261_reg(0),
      I1 => k_w_0_reg_273(0),
      I2 => k_w_0_reg_273(1),
      I3 => grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0,
      O => \buffer_0_reg_240[0]_i_1_n_5\
    );
\buffer_0_reg_240[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => buffer_1_reg_261_reg(10),
      I1 => k_w_0_reg_273(0),
      I2 => k_w_0_reg_273(1),
      I3 => grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0,
      O => \buffer_0_reg_240[10]_i_1_n_5\
    );
\buffer_0_reg_240[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => buffer_1_reg_261_reg(11),
      I1 => k_w_0_reg_273(0),
      I2 => k_w_0_reg_273(1),
      I3 => grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0,
      O => \buffer_0_reg_240[11]_i_1_n_5\
    );
\buffer_0_reg_240[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => buffer_1_reg_261_reg(12),
      I1 => k_w_0_reg_273(0),
      I2 => k_w_0_reg_273(1),
      I3 => grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0,
      O => \buffer_0_reg_240[12]_i_1_n_5\
    );
\buffer_0_reg_240[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => buffer_1_reg_261_reg(13),
      I1 => k_w_0_reg_273(0),
      I2 => k_w_0_reg_273(1),
      I3 => grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0,
      O => \buffer_0_reg_240[13]_i_1_n_5\
    );
\buffer_0_reg_240[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => buffer_1_reg_261_reg(14),
      I1 => k_w_0_reg_273(0),
      I2 => k_w_0_reg_273(1),
      I3 => grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0,
      O => \buffer_0_reg_240[14]_i_1_n_5\
    );
\buffer_0_reg_240[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => k_w_0_reg_273(0),
      I1 => k_w_0_reg_273(1),
      I2 => grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0,
      I3 => buffer_0_reg_2400,
      O => \buffer_0_reg_240[15]_i_1_n_5\
    );
\buffer_0_reg_240[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => buffer_1_reg_261_reg(15),
      I1 => k_w_0_reg_273(0),
      I2 => k_w_0_reg_273(1),
      I3 => grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0,
      O => \buffer_0_reg_240[15]_i_2_n_5\
    );
\buffer_0_reg_240[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => buffer_1_reg_261_reg(1),
      I1 => k_w_0_reg_273(0),
      I2 => k_w_0_reg_273(1),
      I3 => grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0,
      O => \buffer_0_reg_240[1]_i_1_n_5\
    );
\buffer_0_reg_240[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => buffer_1_reg_261_reg(2),
      I1 => k_w_0_reg_273(0),
      I2 => k_w_0_reg_273(1),
      I3 => grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0,
      O => \buffer_0_reg_240[2]_i_1_n_5\
    );
\buffer_0_reg_240[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => buffer_1_reg_261_reg(3),
      I1 => k_w_0_reg_273(0),
      I2 => k_w_0_reg_273(1),
      I3 => grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0,
      O => \buffer_0_reg_240[3]_i_1_n_5\
    );
\buffer_0_reg_240[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => buffer_1_reg_261_reg(4),
      I1 => k_w_0_reg_273(0),
      I2 => k_w_0_reg_273(1),
      I3 => grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0,
      O => \buffer_0_reg_240[4]_i_1_n_5\
    );
\buffer_0_reg_240[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => buffer_1_reg_261_reg(5),
      I1 => k_w_0_reg_273(0),
      I2 => k_w_0_reg_273(1),
      I3 => grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0,
      O => \buffer_0_reg_240[5]_i_1_n_5\
    );
\buffer_0_reg_240[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => buffer_1_reg_261_reg(6),
      I1 => k_w_0_reg_273(0),
      I2 => k_w_0_reg_273(1),
      I3 => grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0,
      O => \buffer_0_reg_240[6]_i_1_n_5\
    );
\buffer_0_reg_240[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => buffer_1_reg_261_reg(7),
      I1 => k_w_0_reg_273(0),
      I2 => k_w_0_reg_273(1),
      I3 => grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0,
      O => \buffer_0_reg_240[7]_i_1_n_5\
    );
\buffer_0_reg_240[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => buffer_1_reg_261_reg(8),
      I1 => k_w_0_reg_273(0),
      I2 => k_w_0_reg_273(1),
      I3 => grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0,
      O => \buffer_0_reg_240[8]_i_1_n_5\
    );
\buffer_0_reg_240[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => buffer_1_reg_261_reg(9),
      I1 => k_w_0_reg_273(0),
      I2 => k_w_0_reg_273(1),
      I3 => grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0,
      O => \buffer_0_reg_240[9]_i_1_n_5\
    );
\buffer_0_reg_240_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_240[15]_i_1_n_5\,
      D => \buffer_0_reg_240[0]_i_1_n_5\,
      Q => \^output_r_d0\(0),
      R => '0'
    );
\buffer_0_reg_240_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_240[15]_i_1_n_5\,
      D => \buffer_0_reg_240[10]_i_1_n_5\,
      Q => \^output_r_d0\(10),
      R => '0'
    );
\buffer_0_reg_240_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_240[15]_i_1_n_5\,
      D => \buffer_0_reg_240[11]_i_1_n_5\,
      Q => \^output_r_d0\(11),
      R => '0'
    );
\buffer_0_reg_240_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_240[15]_i_1_n_5\,
      D => \buffer_0_reg_240[12]_i_1_n_5\,
      Q => \^output_r_d0\(12),
      R => '0'
    );
\buffer_0_reg_240_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_240[15]_i_1_n_5\,
      D => \buffer_0_reg_240[13]_i_1_n_5\,
      Q => \^output_r_d0\(13),
      R => '0'
    );
\buffer_0_reg_240_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_240[15]_i_1_n_5\,
      D => \buffer_0_reg_240[14]_i_1_n_5\,
      Q => \^output_r_d0\(14),
      R => '0'
    );
\buffer_0_reg_240_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_240[15]_i_1_n_5\,
      D => \buffer_0_reg_240[15]_i_2_n_5\,
      Q => \^output_r_d0\(15),
      R => '0'
    );
\buffer_0_reg_240_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_240[15]_i_1_n_5\,
      D => \buffer_0_reg_240[1]_i_1_n_5\,
      Q => \^output_r_d0\(1),
      R => '0'
    );
\buffer_0_reg_240_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_240[15]_i_1_n_5\,
      D => \buffer_0_reg_240[2]_i_1_n_5\,
      Q => \^output_r_d0\(2),
      R => '0'
    );
\buffer_0_reg_240_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_240[15]_i_1_n_5\,
      D => \buffer_0_reg_240[3]_i_1_n_5\,
      Q => \^output_r_d0\(3),
      R => '0'
    );
\buffer_0_reg_240_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_240[15]_i_1_n_5\,
      D => \buffer_0_reg_240[4]_i_1_n_5\,
      Q => \^output_r_d0\(4),
      R => '0'
    );
\buffer_0_reg_240_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_240[15]_i_1_n_5\,
      D => \buffer_0_reg_240[5]_i_1_n_5\,
      Q => \^output_r_d0\(5),
      R => '0'
    );
\buffer_0_reg_240_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_240[15]_i_1_n_5\,
      D => \buffer_0_reg_240[6]_i_1_n_5\,
      Q => \^output_r_d0\(6),
      R => '0'
    );
\buffer_0_reg_240_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_240[15]_i_1_n_5\,
      D => \buffer_0_reg_240[7]_i_1_n_5\,
      Q => \^output_r_d0\(7),
      R => '0'
    );
\buffer_0_reg_240_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_240[15]_i_1_n_5\,
      D => \buffer_0_reg_240[8]_i_1_n_5\,
      Q => \^output_r_d0\(8),
      R => '0'
    );
\buffer_0_reg_240_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_240[15]_i_1_n_5\,
      D => \buffer_0_reg_240[9]_i_1_n_5\,
      Q => \^output_r_d0\(9),
      R => '0'
    );
\buffer_1_reg_261[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => zext_ln37_10_fu_469_p1(2),
      I2 => zext_ln37_10_fu_469_p1(3),
      I3 => grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0,
      O => sel
    );
\buffer_1_reg_261_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_32_1_1_U24_n_8,
      Q => buffer_1_reg_261_reg(0),
      R => '0'
    );
\buffer_1_reg_261_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_32_1_1_U24_n_14,
      Q => buffer_1_reg_261_reg(10),
      R => '0'
    );
\buffer_1_reg_261_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_32_1_1_U24_n_13,
      Q => buffer_1_reg_261_reg(11),
      R => '0'
    );
\buffer_1_reg_261_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_32_1_1_U24_n_20,
      Q => buffer_1_reg_261_reg(12),
      R => '0'
    );
\buffer_1_reg_261_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_32_1_1_U24_n_19,
      Q => buffer_1_reg_261_reg(13),
      R => '0'
    );
\buffer_1_reg_261_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_32_1_1_U24_n_18,
      Q => buffer_1_reg_261_reg(14),
      R => '0'
    );
\buffer_1_reg_261_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_32_1_1_U24_n_17,
      Q => buffer_1_reg_261_reg(15),
      R => '0'
    );
\buffer_1_reg_261_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_32_1_1_U24_n_7,
      Q => buffer_1_reg_261_reg(1),
      R => '0'
    );
\buffer_1_reg_261_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_32_1_1_U24_n_6,
      Q => buffer_1_reg_261_reg(2),
      R => '0'
    );
\buffer_1_reg_261_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_32_1_1_U24_n_5,
      Q => buffer_1_reg_261_reg(3),
      R => '0'
    );
\buffer_1_reg_261_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_32_1_1_U24_n_12,
      Q => buffer_1_reg_261_reg(4),
      R => '0'
    );
\buffer_1_reg_261_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_32_1_1_U24_n_11,
      Q => buffer_1_reg_261_reg(5),
      R => '0'
    );
\buffer_1_reg_261_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_32_1_1_U24_n_10,
      Q => buffer_1_reg_261_reg(6),
      R => '0'
    );
\buffer_1_reg_261_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_32_1_1_U24_n_9,
      Q => buffer_1_reg_261_reg(7),
      R => '0'
    );
\buffer_1_reg_261_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_32_1_1_U24_n_16,
      Q => buffer_1_reg_261_reg(8),
      R => '0'
    );
\buffer_1_reg_261_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_32_1_1_U24_n_15,
      Q => buffer_1_reg_261_reg(9),
      R => '0'
    );
\empty_57_reg_624[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => Q(3),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg,
      I3 => empty_57_reg_624(1),
      O => \empty_57_reg_624[1]_i_1_n_5\
    );
\empty_57_reg_624[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(3),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg,
      I3 => empty_57_reg_624(4),
      O => \empty_57_reg_624[4]_i_1_n_5\
    );
\empty_57_reg_624_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_57_reg_624[1]_i_1_n_5\,
      Q => empty_57_reg_624(1),
      R => '0'
    );
\empty_57_reg_624_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_57_reg_624[4]_i_1_n_5\,
      Q => empty_57_reg_624(4),
      R => '0'
    );
empty_U: entity work.design_1_network_0_0_depthwise_conv2d_fix_2_empty
     port map (
      Q(3 downto 0) => add_ln37_5_reg_732(3 downto 0),
      ap_clk => ap_clk,
      kernel_0_q0(14 downto 0) => kernel_0_q0(14 downto 0),
      p(3 downto 0) => i_0_reg_204(3 downto 0),
      p_0(1) => ap_CS_fsm_state10,
      p_0(0) => ap_CS_fsm_state4,
      q00(14) => q00(15),
      q00(13 downto 0) => q00(13 downto 0)
    );
grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => grp_depthwise_conv2d_fix_2_fu_449_ap_ready,
      I3 => grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg,
      O => \ap_CS_fsm_reg[36]\
    );
\i_0_reg_204_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_reg_655(0),
      Q => i_0_reg_204(0),
      R => i_0_reg_2040
    );
\i_0_reg_204_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_reg_655(1),
      Q => i_0_reg_204(1),
      R => i_0_reg_2040
    );
\i_0_reg_204_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_reg_655(2),
      Q => i_0_reg_204(2),
      R => i_0_reg_2040
    );
\i_0_reg_204_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_reg_655(3),
      Q => i_0_reg_204(3),
      R => i_0_reg_2040
    );
\i_reg_655[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_0_reg_204(0),
      O => i_fu_356_p2(0)
    );
\i_reg_655[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_0_reg_204(0),
      I1 => i_0_reg_204(1),
      O => i_fu_356_p2(1)
    );
\i_reg_655[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_0_reg_204(0),
      I1 => i_0_reg_204(1),
      I2 => i_0_reg_204(2),
      O => i_fu_356_p2(2)
    );
\i_reg_655[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_0_reg_204(1),
      I1 => i_0_reg_204(0),
      I2 => i_0_reg_204(2),
      I3 => i_0_reg_204(3),
      O => i_fu_356_p2(3)
    );
\i_reg_655_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_depthwise_conv2d_fix_2_fu_449_bias_ce0,
      D => i_fu_356_p2(0),
      Q => i_reg_655(0),
      R => '0'
    );
\i_reg_655_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_depthwise_conv2d_fix_2_fu_449_bias_ce0,
      D => i_fu_356_p2(1),
      Q => i_reg_655(1),
      R => '0'
    );
\i_reg_655_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_depthwise_conv2d_fix_2_fu_449_bias_ce0,
      D => i_fu_356_p2(2),
      Q => i_reg_655(2),
      R => '0'
    );
\i_reg_655_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_depthwise_conv2d_fix_2_fu_449_bias_ce0,
      D => i_fu_356_p2(3),
      Q => i_reg_655(3),
      R => '0'
    );
\k_h_0_reg_250[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0000000CAAAAAAA"
    )
        port map (
      I0 => zext_ln37_10_fu_469_p1(2),
      I1 => k_h_reg_704(0),
      I2 => grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0,
      I3 => k_w_0_reg_273(1),
      I4 => k_w_0_reg_273(0),
      I5 => buffer_0_reg_2400,
      O => \k_h_0_reg_250[0]_i_1_n_5\
    );
\k_h_0_reg_250[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0000000CAAAAAAA"
    )
        port map (
      I0 => zext_ln37_10_fu_469_p1(3),
      I1 => k_h_reg_704(1),
      I2 => grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0,
      I3 => k_w_0_reg_273(1),
      I4 => k_w_0_reg_273(0),
      I5 => buffer_0_reg_2400,
      O => \k_h_0_reg_250[1]_i_1_n_5\
    );
\k_h_0_reg_250_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_h_0_reg_250[0]_i_1_n_5\,
      Q => zext_ln37_10_fu_469_p1(2),
      R => '0'
    );
\k_h_0_reg_250_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_h_0_reg_250[1]_i_1_n_5\,
      Q => zext_ln37_10_fu_469_p1(3),
      R => '0'
    );
\k_h_reg_704[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => zext_ln37_10_fu_469_p1(2),
      I1 => grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0,
      I2 => k_h_reg_704(0),
      O => \k_h_reg_704[0]_i_1_n_5\
    );
\k_h_reg_704[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => zext_ln37_10_fu_469_p1(2),
      I1 => zext_ln37_10_fu_469_p1(3),
      I2 => grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0,
      I3 => k_h_reg_704(1),
      O => \k_h_reg_704[1]_i_1_n_5\
    );
\k_h_reg_704_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_h_reg_704[0]_i_1_n_5\,
      Q => k_h_reg_704(0),
      R => '0'
    );
\k_h_reg_704_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_h_reg_704[1]_i_1_n_5\,
      Q => k_h_reg_704(1),
      R => '0'
    );
\k_w_0_reg_273[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2000000E2E2E2E2"
    )
        port map (
      I0 => k_w_0_reg_273(0),
      I1 => ap_CS_fsm_state12,
      I2 => k_w_reg_722(0),
      I3 => zext_ln37_10_fu_469_p1(2),
      I4 => zext_ln37_10_fu_469_p1(3),
      I5 => grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0,
      O => \k_w_0_reg_273[0]_i_1_n_5\
    );
\k_w_0_reg_273[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2000000E2E2E2E2"
    )
        port map (
      I0 => k_w_0_reg_273(1),
      I1 => ap_CS_fsm_state12,
      I2 => k_w_reg_722(1),
      I3 => zext_ln37_10_fu_469_p1(2),
      I4 => zext_ln37_10_fu_469_p1(3),
      I5 => grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0,
      O => \k_w_0_reg_273[1]_i_1_n_5\
    );
\k_w_0_reg_273_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_w_0_reg_273[0]_i_1_n_5\,
      Q => k_w_0_reg_273(0),
      R => '0'
    );
\k_w_0_reg_273_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_w_0_reg_273[1]_i_1_n_5\,
      Q => k_w_0_reg_273(1),
      R => '0'
    );
\k_w_reg_722[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => k_w_0_reg_273(0),
      I1 => grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0,
      I2 => k_w_reg_722(0),
      O => \k_w_reg_722[0]_i_1_n_5\
    );
\k_w_reg_722[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => k_w_0_reg_273(0),
      I1 => k_w_0_reg_273(1),
      I2 => grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0,
      I3 => k_w_reg_722(1),
      O => \k_w_reg_722[1]_i_1_n_5\
    );
\k_w_reg_722_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_w_reg_722[0]_i_1_n_5\,
      Q => k_w_reg_722(0),
      R => '0'
    );
\k_w_reg_722_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_w_reg_722[1]_i_1_n_5\,
      Q => k_w_reg_722(1),
      R => '0'
    );
network_mul_mul_16s_16s_32_1_1_U24: entity work.design_1_network_0_0_network_mul_mul_16s_16s_32_1_1_15
     port map (
      O(3) => network_mul_mul_16s_16s_32_1_1_U24_n_5,
      O(2) => network_mul_mul_16s_16s_32_1_1_U24_n_6,
      O(1) => network_mul_mul_16s_16s_32_1_1_U24_n_7,
      O(0) => network_mul_mul_16s_16s_32_1_1_U24_n_8,
      Q(3) => ap_CS_fsm_state11,
      Q(2) => ap_CS_fsm_state10,
      Q(1) => grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0,
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      buffer_1_reg_261_reg(15 downto 0) => buffer_1_reg_261_reg(15 downto 0),
      output_r_d0(15 downto 0) => \^output_r_d0\(15 downto 0),
      p(3) => network_mul_mul_16s_16s_32_1_1_U24_n_9,
      p(2) => network_mul_mul_16s_16s_32_1_1_U24_n_10,
      p(1) => network_mul_mul_16s_16s_32_1_1_U24_n_11,
      p(0) => network_mul_mul_16s_16s_32_1_1_U24_n_12,
      p_0(3) => network_mul_mul_16s_16s_32_1_1_U24_n_13,
      p_0(2) => network_mul_mul_16s_16s_32_1_1_U24_n_14,
      p_0(1) => network_mul_mul_16s_16s_32_1_1_U24_n_15,
      p_0(0) => network_mul_mul_16s_16s_32_1_1_U24_n_16,
      p_1(3) => network_mul_mul_16s_16s_32_1_1_U24_n_17,
      p_1(2) => network_mul_mul_16s_16s_32_1_1_U24_n_18,
      p_1(1) => network_mul_mul_16s_16s_32_1_1_U24_n_19,
      p_1(0) => network_mul_mul_16s_16s_32_1_1_U24_n_20,
      q0(15 downto 0) => q0(15 downto 0),
      q00(14) => q00(15),
      q00(13 downto 0) => q00(13 downto 0),
      zext_ln37_10_fu_469_p1(1 downto 0) => zext_ln37_10_fu_469_p1(3 downto 2)
    );
\out_d_0_reg_168[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \ap_CS_fsm[6]_i_2_n_5\,
      I2 => \out_h_0_reg_216_reg_n_5_[3]\,
      I3 => grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_5_[0]\,
      O => out_d_0_reg_168
    );
\out_d_0_reg_168[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \ap_CS_fsm[6]_i_2_n_5\,
      I2 => \out_h_0_reg_216_reg_n_5_[3]\,
      O => ap_NS_fsm11_out
    );
\out_d_0_reg_168_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => out_d_reg_642(0),
      Q => \out_d_0_reg_168_reg_n_5_[0]\,
      R => out_d_0_reg_168
    );
\out_d_0_reg_168_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => out_d_reg_642(1),
      Q => \out_d_0_reg_168_reg_n_5_[1]\,
      R => out_d_0_reg_168
    );
\out_d_0_reg_168_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => out_d_reg_642(2),
      Q => \out_d_0_reg_168_reg_n_5_[2]\,
      R => out_d_0_reg_168
    );
\out_d_0_reg_168_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => out_d_reg_642(3),
      Q => \out_d_0_reg_168_reg_n_5_[3]\,
      R => out_d_0_reg_168
    );
\out_d_0_reg_168_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => out_d_reg_642(4),
      Q => \out_d_0_reg_168_reg_n_5_[4]\,
      R => out_d_0_reg_168
    );
\out_d_reg_642[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_d_0_reg_168_reg_n_5_[0]\,
      O => out_d_fu_328_p2(0)
    );
\out_d_reg_642[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_d_0_reg_168_reg_n_5_[0]\,
      I1 => \out_d_0_reg_168_reg_n_5_[1]\,
      O => out_d_fu_328_p2(1)
    );
\out_d_reg_642[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \out_d_0_reg_168_reg_n_5_[0]\,
      I1 => \out_d_0_reg_168_reg_n_5_[1]\,
      I2 => \out_d_0_reg_168_reg_n_5_[2]\,
      O => out_d_fu_328_p2(2)
    );
\out_d_reg_642[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \out_d_0_reg_168_reg_n_5_[1]\,
      I1 => \out_d_0_reg_168_reg_n_5_[0]\,
      I2 => \out_d_0_reg_168_reg_n_5_[2]\,
      I3 => \out_d_0_reg_168_reg_n_5_[3]\,
      O => out_d_fu_328_p2(3)
    );
\out_d_reg_642[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \out_d_0_reg_168_reg_n_5_[2]\,
      I1 => \out_d_0_reg_168_reg_n_5_[0]\,
      I2 => \out_d_0_reg_168_reg_n_5_[1]\,
      I3 => \out_d_0_reg_168_reg_n_5_[3]\,
      I4 => \out_d_0_reg_168_reg_n_5_[4]\,
      O => out_d_fu_328_p2(4)
    );
\out_d_reg_642_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_328_p2(0),
      Q => out_d_reg_642(0),
      R => '0'
    );
\out_d_reg_642_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_328_p2(1),
      Q => out_d_reg_642(1),
      R => '0'
    );
\out_d_reg_642_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_328_p2(2),
      Q => out_d_reg_642(2),
      R => '0'
    );
\out_d_reg_642_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_328_p2(3),
      Q => out_d_reg_642(3),
      R => '0'
    );
\out_d_reg_642_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_328_p2(4),
      Q => out_d_reg_642(4),
      R => '0'
    );
\out_h_0_reg_216[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \ap_CS_fsm[7]_i_2_n_5\,
      I2 => out_w_0_reg_228(3),
      I3 => ap_CS_fsm_state5,
      O => out_h_0_reg_216
    );
\out_h_0_reg_216[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \ap_CS_fsm[7]_i_2_n_5\,
      I2 => out_w_0_reg_228(3),
      O => ap_NS_fsm10_out
    );
\out_h_0_reg_216_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_h_reg_678(0),
      Q => \out_h_0_reg_216_reg_n_5_[0]\,
      R => out_h_0_reg_216
    );
\out_h_0_reg_216_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_h_reg_678(1),
      Q => \out_h_0_reg_216_reg_n_5_[1]\,
      R => out_h_0_reg_216
    );
\out_h_0_reg_216_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_h_reg_678(2),
      Q => \out_h_0_reg_216_reg_n_5_[2]\,
      R => out_h_0_reg_216
    );
\out_h_0_reg_216_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_h_reg_678(3),
      Q => \out_h_0_reg_216_reg_n_5_[3]\,
      R => out_h_0_reg_216
    );
\out_h_0_reg_216_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_h_reg_678(4),
      Q => \out_h_0_reg_216_reg_n_5_[4]\,
      R => out_h_0_reg_216
    );
\out_h_reg_678[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_h_0_reg_216_reg_n_5_[0]\,
      O => out_h_fu_405_p2(0)
    );
\out_h_reg_678[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_h_0_reg_216_reg_n_5_[0]\,
      I1 => \out_h_0_reg_216_reg_n_5_[1]\,
      O => out_h_fu_405_p2(1)
    );
\out_h_reg_678[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \out_h_0_reg_216_reg_n_5_[0]\,
      I1 => \out_h_0_reg_216_reg_n_5_[1]\,
      I2 => \out_h_0_reg_216_reg_n_5_[2]\,
      O => out_h_fu_405_p2(2)
    );
\out_h_reg_678[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \out_h_0_reg_216_reg_n_5_[1]\,
      I1 => \out_h_0_reg_216_reg_n_5_[0]\,
      I2 => \out_h_0_reg_216_reg_n_5_[2]\,
      I3 => \out_h_0_reg_216_reg_n_5_[3]\,
      O => out_h_fu_405_p2(3)
    );
\out_h_reg_678[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \out_h_0_reg_216_reg_n_5_[2]\,
      I1 => \out_h_0_reg_216_reg_n_5_[0]\,
      I2 => \out_h_0_reg_216_reg_n_5_[1]\,
      I3 => \out_h_0_reg_216_reg_n_5_[3]\,
      I4 => \out_h_0_reg_216_reg_n_5_[4]\,
      O => out_h_fu_405_p2(4)
    );
\out_h_reg_678_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => out_h_fu_405_p2(0),
      Q => out_h_reg_678(0),
      R => '0'
    );
\out_h_reg_678_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => out_h_fu_405_p2(1),
      Q => out_h_reg_678(1),
      R => '0'
    );
\out_h_reg_678_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => out_h_fu_405_p2(2),
      Q => out_h_reg_678(2),
      R => '0'
    );
\out_h_reg_678_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => out_h_fu_405_p2(3),
      Q => out_h_reg_678(3),
      R => '0'
    );
\out_h_reg_678_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => out_h_fu_405_p2(4),
      Q => out_h_reg_678(4),
      R => '0'
    );
\out_w_0_reg_228[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \ap_CS_fsm[6]_i_2_n_5\,
      I2 => \out_h_0_reg_216_reg_n_5_[3]\,
      O => out_w_0_reg_2280
    );
\out_w_0_reg_228[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0,
      I1 => zext_ln37_10_fu_469_p1(3),
      I2 => zext_ln37_10_fu_469_p1(2),
      O => \^e\(0)
    );
\out_w_0_reg_228_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => out_w_reg_691(0),
      Q => out_w_0_reg_228(0),
      R => out_w_0_reg_2280
    );
\out_w_0_reg_228_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => out_w_reg_691(1),
      Q => out_w_0_reg_228(1),
      R => out_w_0_reg_2280
    );
\out_w_0_reg_228_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => out_w_reg_691(2),
      Q => out_w_0_reg_228(2),
      R => out_w_0_reg_2280
    );
\out_w_0_reg_228_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => out_w_reg_691(3),
      Q => out_w_0_reg_228(3),
      R => out_w_0_reg_2280
    );
\out_w_0_reg_228_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => out_w_reg_691(4),
      Q => out_w_0_reg_228(4),
      R => out_w_0_reg_2280
    );
\out_w_reg_691[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_w_0_reg_228(0),
      O => out_w_fu_435_p2(0)
    );
\out_w_reg_691[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_w_0_reg_228(0),
      I1 => out_w_0_reg_228(1),
      O => out_w_fu_435_p2(1)
    );
\out_w_reg_691[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_w_0_reg_228(0),
      I1 => out_w_0_reg_228(1),
      I2 => out_w_0_reg_228(2),
      O => out_w_fu_435_p2(2)
    );
\out_w_reg_691[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => out_w_0_reg_228(1),
      I1 => out_w_0_reg_228(0),
      I2 => out_w_0_reg_228(2),
      I3 => out_w_0_reg_228(3),
      O => out_w_fu_435_p2(3)
    );
\out_w_reg_691[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => out_w_0_reg_228(2),
      I1 => out_w_0_reg_228(0),
      I2 => out_w_0_reg_228(1),
      I3 => out_w_0_reg_228(3),
      I4 => out_w_0_reg_228(4),
      O => out_w_fu_435_p2(4)
    );
\out_w_reg_691_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => out_w_fu_435_p2(0),
      Q => out_w_reg_691(0),
      R => '0'
    );
\out_w_reg_691_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => out_w_fu_435_p2(1),
      Q => out_w_reg_691(1),
      R => '0'
    );
\out_w_reg_691_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => out_w_fu_435_p2(2),
      Q => out_w_reg_691(2),
      R => '0'
    );
\out_w_reg_691_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => out_w_fu_435_p2(3),
      Q => out_w_reg_691(3),
      R => '0'
    );
\out_w_reg_691_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => out_w_fu_435_p2(4),
      Q => out_w_reg_691(4),
      R => '0'
    );
\phi_mul2_reg_192_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln22_reg_629(1),
      Q => phi_mul2_reg_192(1),
      R => out_d_0_reg_168
    );
\phi_mul2_reg_192_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln22_reg_629(2),
      Q => phi_mul2_reg_192(2),
      R => out_d_0_reg_168
    );
\phi_mul2_reg_192_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln22_reg_629(3),
      Q => phi_mul2_reg_192(3),
      R => out_d_0_reg_168
    );
\phi_mul2_reg_192_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln22_reg_629(4),
      Q => phi_mul2_reg_192(4),
      R => out_d_0_reg_168
    );
\phi_mul2_reg_192_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln22_reg_629(5),
      Q => phi_mul2_reg_192(5),
      R => out_d_0_reg_168
    );
\phi_mul2_reg_192_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln22_reg_629(6),
      Q => phi_mul2_reg_192(6),
      R => out_d_0_reg_168
    );
\phi_mul2_reg_192_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln22_reg_629(7),
      Q => phi_mul2_reg_192(7),
      R => out_d_0_reg_168
    );
\phi_mul2_reg_192_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln22_reg_629(8),
      Q => phi_mul2_reg_192(8),
      R => out_d_0_reg_168
    );
\phi_mul_reg_180_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln22_1_reg_634(1),
      Q => phi_mul_reg_180(1),
      R => out_d_0_reg_168
    );
\phi_mul_reg_180_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln22_1_reg_634(2),
      Q => phi_mul_reg_180(2),
      R => out_d_0_reg_168
    );
\phi_mul_reg_180_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln22_1_reg_634(3),
      Q => phi_mul_reg_180(3),
      R => out_d_0_reg_168
    );
\phi_mul_reg_180_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln22_1_reg_634(4),
      Q => phi_mul_reg_180(4),
      R => out_d_0_reg_168
    );
\phi_mul_reg_180_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln22_1_reg_634(5),
      Q => phi_mul_reg_180(5),
      R => out_d_0_reg_168
    );
\phi_mul_reg_180_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln22_1_reg_634(6),
      Q => phi_mul_reg_180(6),
      R => out_d_0_reg_168
    );
\phi_mul_reg_180_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln22_1_reg_634(7),
      Q => phi_mul_reg_180(7),
      R => out_d_0_reg_168
    );
\phi_mul_reg_180_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln22_1_reg_634(8),
      Q => phi_mul_reg_180(8),
      R => out_d_0_reg_168
    );
q0_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => i_0_reg_204(2),
      I1 => \out_d_0_reg_168_reg_n_5_[2]\,
      I2 => i_0_reg_204(0),
      I3 => \out_d_0_reg_168_reg_n_5_[0]\,
      I4 => \out_d_0_reg_168_reg_n_5_[1]\,
      I5 => i_0_reg_204(1),
      O => q0_reg_i_10_n_5
    );
\q0_reg_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_2_fu_449_bias_ce0,
      I1 => Q(1),
      O => SeparableConv2D_1_w_1_ce0
    );
\q0_reg_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_2_fu_449_bias_ce0,
      I1 => Q(3),
      O => SeparableConv2D_4_w_1_ce0
    );
q0_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => q0_reg_i_3_n_5,
      CO(3 downto 1) => NLW_q0_reg_i_2_CO_UNCONNECTED(3 downto 1),
      CO(0) => \zext_ln26_reg_647_reg[4]_0\(7),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_q0_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"0001"
    );
q0_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => q0_reg_i_3_n_5,
      CO(2) => q0_reg_i_3_n_6,
      CO(1) => q0_reg_i_3_n_7,
      CO(0) => q0_reg_i_3_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => zext_ln26_reg_647(4 downto 3),
      O(3 downto 1) => \zext_ln26_reg_647_reg[4]_0\(6 downto 4),
      O(0) => NLW_q0_reg_i_3_O_UNCONNECTED(0),
      S(3 downto 2) => zext_ln26_reg_647(6 downto 5),
      S(1) => q0_reg_i_8_n_5,
      S(0) => q0_reg_i_9_n_5
    );
q0_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \out_d_0_reg_168_reg_n_5_[3]\,
      I1 => i_0_reg_204(3),
      I2 => q0_reg_i_10_n_5,
      I3 => zext_ln26_reg_647(3),
      O => \zext_ln26_reg_647_reg[4]_0\(3)
    );
q0_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => i_0_reg_204(0),
      I1 => \out_d_0_reg_168_reg_n_5_[0]\,
      I2 => \out_d_0_reg_168_reg_n_5_[1]\,
      I3 => i_0_reg_204(1),
      I4 => i_0_reg_204(2),
      I5 => \out_d_0_reg_168_reg_n_5_[2]\,
      O => \zext_ln26_reg_647_reg[4]_0\(2)
    );
q0_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \out_d_0_reg_168_reg_n_5_[0]\,
      I1 => i_0_reg_204(0),
      I2 => i_0_reg_204(1),
      I3 => \out_d_0_reg_168_reg_n_5_[1]\,
      O => \zext_ln26_reg_647_reg[4]_0\(1)
    );
q0_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_d_0_reg_168_reg_n_5_[0]\,
      I1 => i_0_reg_204(0),
      O => \zext_ln26_reg_647_reg[4]_0\(0)
    );
q0_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A995566A"
    )
        port map (
      I0 => \out_d_0_reg_168_reg_n_5_[4]\,
      I1 => i_0_reg_204(3),
      I2 => \out_d_0_reg_168_reg_n_5_[3]\,
      I3 => q0_reg_i_10_n_5,
      I4 => zext_ln26_reg_647(4),
      O => q0_reg_i_8_n_5
    );
q0_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \out_d_0_reg_168_reg_n_5_[3]\,
      I1 => i_0_reg_204(3),
      I2 => q0_reg_i_10_n_5,
      I3 => zext_ln26_reg_647(3),
      O => q0_reg_i_9_n_5
    );
ram_reg_0_i_1: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_0_i_20_n_5,
      I1 => ram_reg_0_12,
      O => \ap_CS_fsm_reg[7]_0\,
      S => ram_reg_0
    );
ram_reg_0_i_10: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_0_i_39__0_n_5\,
      I1 => ram_reg_0_4,
      O => ADDRARDADDR(4),
      S => ram_reg_0
    );
ram_reg_0_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0E1F0E1F"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => grp_depthwise_conv2d_fix_2_fu_449_input_r_address0(1),
      I3 => grp_padding2d_fix16_fu_431_output_r_address0(0),
      I4 => ram_reg_0_i_30_0(0),
      I5 => MemBank_B_address010_out,
      O => ram_reg_0_i_102_n_5
    );
\ram_reg_0_i_102__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0E1F0E1F"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => grp_depthwise_conv2d_fix_2_fu_449_output_r_address0(1),
      I3 => \ram_reg_0_i_30__0\(1),
      I4 => \ram_reg_0_i_34__0\(1),
      I5 => MemBank_B_address010_out,
      O => \ap_CS_fsm_reg[13]_0\
    );
\ram_reg_0_i_105__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0E1F0E1F"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => grp_depthwise_conv2d_fix_2_fu_449_output_r_address0(0),
      I3 => \ram_reg_0_i_30__0\(0),
      I4 => \ram_reg_0_i_34__0\(0),
      I5 => MemBank_B_address010_out,
      O => \ap_CS_fsm_reg[13]\
    );
ram_reg_0_i_11: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_0_i_41__0_n_5\,
      I1 => ram_reg_0_3,
      O => ADDRARDADDR(3),
      S => ram_reg_0
    );
ram_reg_0_i_12: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_0_i_43__0_n_5\,
      I1 => ram_reg_0_2,
      O => ADDRARDADDR(2),
      S => ram_reg_0
    );
ram_reg_0_i_13: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_0_i_45__0_n_5\,
      I1 => ram_reg_0_1,
      O => ADDRARDADDR(1),
      S => ram_reg_0
    );
ram_reg_0_i_14: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_0_i_47__0_n_5\,
      I1 => ram_reg_0_0,
      O => ADDRARDADDR(0),
      S => ram_reg_0
    );
ram_reg_0_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D000DD000000DD"
    )
        port map (
      I0 => ram_reg_0_11,
      I1 => ram_reg_0_i_62_n_5,
      I2 => MemBank_B_address011_out,
      I3 => ram_reg_0_31,
      I4 => ram_reg_0_32,
      I5 => ram_reg_0_33(1),
      O => ram_reg_0_i_20_n_5
    );
\ram_reg_0_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A200F3000000F3"
    )
        port map (
      I0 => MemBank_B_address011_out,
      I1 => ram_reg_0_11,
      I2 => \ram_reg_0_i_61__0_n_5\,
      I3 => ram_reg_0_34,
      I4 => ram_reg_0_32,
      I5 => ram_reg_0_33(0),
      O => \ap_CS_fsm_reg[4]_0\
    );
ram_reg_0_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA02A800"
    )
        port map (
      I0 => ram_reg_0_11,
      I1 => Q(3),
      I2 => Q(1),
      I3 => grp_depthwise_conv2d_fix_2_fu_449_input_r_address0(13),
      I4 => grp_padding2d_fix16_fu_431_output_r_address0(12),
      I5 => MemBank_B_address010_out,
      O => \ap_CS_fsm_reg[37]_0\
    );
ram_reg_0_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA02A800"
    )
        port map (
      I0 => ram_reg_0_11,
      I1 => Q(3),
      I2 => Q(1),
      I3 => grp_depthwise_conv2d_fix_2_fu_449_input_r_address0(12),
      I4 => grp_padding2d_fix16_fu_431_output_r_address0(11),
      I5 => MemBank_B_address010_out,
      O => \ap_CS_fsm_reg[37]\
    );
ram_reg_0_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008F88"
    )
        port map (
      I0 => ram_reg_0_9,
      I1 => ram_reg_0_10,
      I2 => ram_reg_0_i_75_n_5,
      I3 => ram_reg_0_11,
      I4 => ram_reg_0,
      O => \ap_CS_fsm_reg[31]\
    );
\ram_reg_0_i_31__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000DDD"
    )
        port map (
      I0 => ram_reg_0_10,
      I1 => ram_reg_0_29,
      I2 => ram_reg_0_11,
      I3 => ram_reg_0_i_77_n_5,
      I4 => ram_reg_0_30,
      O => \ram_reg_0_i_31__0_n_5\
    );
\ram_reg_0_i_33__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000DDD"
    )
        port map (
      I0 => ram_reg_0_10,
      I1 => ram_reg_0_27,
      I2 => ram_reg_0_11,
      I3 => ram_reg_0_i_81_n_5,
      I4 => ram_reg_0_28,
      O => \ram_reg_0_i_33__0_n_5\
    );
\ram_reg_0_i_35__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000DDD"
    )
        port map (
      I0 => ram_reg_0_10,
      I1 => ram_reg_0_25,
      I2 => ram_reg_0_11,
      I3 => ram_reg_0_i_84_n_5,
      I4 => ram_reg_0_26,
      O => \ram_reg_0_i_35__0_n_5\
    );
\ram_reg_0_i_37__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000DDD"
    )
        port map (
      I0 => ram_reg_0_10,
      I1 => ram_reg_0_23,
      I2 => ram_reg_0_11,
      I3 => ram_reg_0_i_87_n_5,
      I4 => ram_reg_0_24,
      O => \ram_reg_0_i_37__0_n_5\
    );
\ram_reg_0_i_39__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000DDD"
    )
        port map (
      I0 => ram_reg_0_10,
      I1 => ram_reg_0_21,
      I2 => ram_reg_0_11,
      I3 => \ram_reg_0_i_90__0_n_5\,
      I4 => ram_reg_0_22,
      O => \ram_reg_0_i_39__0_n_5\
    );
\ram_reg_0_i_41__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000DDD"
    )
        port map (
      I0 => ram_reg_0_10,
      I1 => ram_reg_0_19,
      I2 => ram_reg_0_11,
      I3 => ram_reg_0_i_93_n_5,
      I4 => ram_reg_0_20,
      O => \ram_reg_0_i_41__0_n_5\
    );
\ram_reg_0_i_43__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000DDD"
    )
        port map (
      I0 => ram_reg_0_10,
      I1 => ram_reg_0_17,
      I2 => ram_reg_0_11,
      I3 => ram_reg_0_i_96_n_5,
      I4 => ram_reg_0_18,
      O => \ram_reg_0_i_43__0_n_5\
    );
\ram_reg_0_i_45__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000DDD"
    )
        port map (
      I0 => ram_reg_0_10,
      I1 => ram_reg_0_15,
      I2 => ram_reg_0_11,
      I3 => ram_reg_0_i_99_n_5,
      I4 => ram_reg_0_16,
      O => \ram_reg_0_i_45__0_n_5\
    );
\ram_reg_0_i_47__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000DDD"
    )
        port map (
      I0 => ram_reg_0_10,
      I1 => ram_reg_0_13,
      I2 => ram_reg_0_11,
      I3 => ram_reg_0_i_102_n_5,
      I4 => ram_reg_0_14,
      O => \ram_reg_0_i_47__0_n_5\
    );
ram_reg_0_i_6: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_0_i_31__0_n_5\,
      I1 => ram_reg_0_8,
      O => ADDRARDADDR(8),
      S => ram_reg_0
    );
\ram_reg_0_i_61__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCAAF0CCCCAA00"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0,
      I1 => output_r_ce0,
      I2 => MemBank_B_ce01,
      I3 => MemBank_B_address01,
      I4 => MemBank_B_address010_out,
      I5 => \ram_reg_0_i_20__0_0\(0),
      O => \ram_reg_0_i_61__0_n_5\
    );
ram_reg_0_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEAA5400"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => Q(1),
      I2 => Q(3),
      I3 => grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0,
      I4 => input_r_ce0,
      I5 => ram_reg_0_i_20_0,
      O => ram_reg_0_i_62_n_5
    );
ram_reg_0_i_7: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_0_i_33__0_n_5\,
      I1 => ram_reg_0_7,
      O => ADDRARDADDR(7),
      S => ram_reg_0
    );
\ram_reg_0_i_70__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00A802AA"
    )
        port map (
      I0 => ram_reg_0_11,
      I1 => Q(3),
      I2 => Q(1),
      I3 => grp_depthwise_conv2d_fix_2_fu_449_output_r_address0(11),
      I4 => \ram_reg_0_i_30__0\(10),
      I5 => MemBank_B_address010_out,
      O => \ap_CS_fsm_reg[37]_1\
    );
\ram_reg_0_i_72__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044044000"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_11,
      I2 => MemBank_B_address01,
      I3 => grp_depthwise_conv2d_fix_2_fu_449_input_r_address0(11),
      I4 => grp_padding2d_fix16_fu_431_output_r_address0(10),
      I5 => MemBank_B_address010_out,
      O => add_ln37_4_fu_544_p2_0
    );
ram_reg_0_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0E1F0E1F"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => grp_depthwise_conv2d_fix_2_fu_449_input_r_address0(10),
      I3 => grp_padding2d_fix16_fu_431_output_r_address0(9),
      I4 => ram_reg_0_i_30_0(9),
      I5 => MemBank_B_address010_out,
      O => ram_reg_0_i_75_n_5
    );
\ram_reg_0_i_76__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0E1F0E1F"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => grp_depthwise_conv2d_fix_2_fu_449_output_r_address0(9),
      I3 => \ram_reg_0_i_30__0\(9),
      I4 => \ram_reg_0_i_34__0\(9),
      I5 => MemBank_B_address010_out,
      O => \ap_CS_fsm_reg[13]_8\
    );
ram_reg_0_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0E1F0E1F"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => grp_depthwise_conv2d_fix_2_fu_449_input_r_address0(9),
      I3 => grp_padding2d_fix16_fu_431_output_r_address0(8),
      I4 => ram_reg_0_i_30_0(8),
      I5 => MemBank_B_address010_out,
      O => ram_reg_0_i_77_n_5
    );
\ram_reg_0_i_79__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0E1F0E1F"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => grp_depthwise_conv2d_fix_2_fu_449_output_r_address0(8),
      I3 => \ram_reg_0_i_30__0\(8),
      I4 => \ram_reg_0_i_34__0\(8),
      I5 => MemBank_B_address010_out,
      O => \ap_CS_fsm_reg[13]_7\
    );
ram_reg_0_i_8: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_0_i_35__0_n_5\,
      I1 => ram_reg_0_6,
      O => ADDRARDADDR(6),
      S => ram_reg_0
    );
ram_reg_0_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0E1F0E1F"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => grp_depthwise_conv2d_fix_2_fu_449_input_r_address0(8),
      I3 => grp_padding2d_fix16_fu_431_output_r_address0(7),
      I4 => ram_reg_0_i_30_0(7),
      I5 => MemBank_B_address010_out,
      O => ram_reg_0_i_81_n_5
    );
\ram_reg_0_i_82__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0E1F0E1F"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => grp_depthwise_conv2d_fix_2_fu_449_output_r_address0(7),
      I3 => \ram_reg_0_i_30__0\(7),
      I4 => \ram_reg_0_i_34__0\(7),
      I5 => MemBank_B_address010_out,
      O => \ap_CS_fsm_reg[13]_6\
    );
ram_reg_0_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0E1F0E1F"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => grp_depthwise_conv2d_fix_2_fu_449_input_r_address0(7),
      I3 => grp_padding2d_fix16_fu_431_output_r_address0(6),
      I4 => ram_reg_0_i_30_0(6),
      I5 => MemBank_B_address010_out,
      O => ram_reg_0_i_84_n_5
    );
\ram_reg_0_i_85__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0E1F0E1F"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => grp_depthwise_conv2d_fix_2_fu_449_output_r_address0(6),
      I3 => \ram_reg_0_i_30__0\(6),
      I4 => \ram_reg_0_i_34__0\(6),
      I5 => MemBank_B_address010_out,
      O => \ap_CS_fsm_reg[13]_5\
    );
ram_reg_0_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0E1F0E1F"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => grp_depthwise_conv2d_fix_2_fu_449_input_r_address0(6),
      I3 => grp_padding2d_fix16_fu_431_output_r_address0(5),
      I4 => ram_reg_0_i_30_0(5),
      I5 => MemBank_B_address010_out,
      O => ram_reg_0_i_87_n_5
    );
\ram_reg_0_i_88__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0E1F0E1F"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => grp_depthwise_conv2d_fix_2_fu_449_output_r_address0(5),
      I3 => \ram_reg_0_i_30__0\(5),
      I4 => \ram_reg_0_i_34__0\(5),
      I5 => MemBank_B_address010_out,
      O => \ap_CS_fsm_reg[13]_4\
    );
ram_reg_0_i_9: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_0_i_37__0_n_5\,
      I1 => ram_reg_0_5,
      O => ADDRARDADDR(5),
      S => ram_reg_0
    );
\ram_reg_0_i_90__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0E1F0E1F"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => grp_depthwise_conv2d_fix_2_fu_449_input_r_address0(5),
      I3 => grp_padding2d_fix16_fu_431_output_r_address0(4),
      I4 => ram_reg_0_i_30_0(4),
      I5 => MemBank_B_address010_out,
      O => \ram_reg_0_i_90__0_n_5\
    );
\ram_reg_0_i_92__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0E1F0E1F"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => grp_depthwise_conv2d_fix_2_fu_449_output_r_address0(4),
      I3 => \ram_reg_0_i_30__0\(4),
      I4 => \ram_reg_0_i_34__0\(4),
      I5 => MemBank_B_address010_out,
      O => \ap_CS_fsm_reg[13]_3\
    );
ram_reg_0_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0E1F0E1F"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => grp_depthwise_conv2d_fix_2_fu_449_input_r_address0(4),
      I3 => grp_padding2d_fix16_fu_431_output_r_address0(3),
      I4 => ram_reg_0_i_30_0(3),
      I5 => MemBank_B_address010_out,
      O => ram_reg_0_i_93_n_5
    );
\ram_reg_0_i_95__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0E1F0E1F"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => grp_depthwise_conv2d_fix_2_fu_449_output_r_address0(3),
      I3 => \ram_reg_0_i_30__0\(3),
      I4 => \ram_reg_0_i_34__0\(3),
      I5 => MemBank_B_address010_out,
      O => \ap_CS_fsm_reg[13]_2\
    );
ram_reg_0_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0E1F0E1F"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => grp_depthwise_conv2d_fix_2_fu_449_input_r_address0(3),
      I3 => grp_padding2d_fix16_fu_431_output_r_address0(2),
      I4 => ram_reg_0_i_30_0(2),
      I5 => MemBank_B_address010_out,
      O => ram_reg_0_i_96_n_5
    );
\ram_reg_0_i_98__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0E1F0E1F"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => grp_depthwise_conv2d_fix_2_fu_449_output_r_address0(2),
      I3 => \ram_reg_0_i_30__0\(2),
      I4 => \ram_reg_0_i_34__0\(2),
      I5 => MemBank_B_address010_out,
      O => \ap_CS_fsm_reg[13]_1\
    );
ram_reg_0_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0E1F0E1F"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => grp_depthwise_conv2d_fix_2_fu_449_input_r_address0(2),
      I3 => grp_padding2d_fix16_fu_431_output_r_address0(1),
      I4 => ram_reg_0_i_30_0(1),
      I5 => MemBank_B_address010_out,
      O => ram_reg_0_i_99_n_5
    );
\sub_ln37_reg_709[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln37_10_fu_469_p1(2),
      I1 => zext_ln37_10_fu_469_p1(3),
      O => k_h_fu_451_p2(1)
    );
\sub_ln37_reg_709[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln37_10_fu_469_p1(3),
      I1 => zext_ln37_10_fu_469_p1(2),
      O => \sub_ln37_reg_709[2]_i_1_n_5\
    );
\sub_ln37_reg_709[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln37_10_fu_469_p1(2),
      I1 => zext_ln37_10_fu_469_p1(3),
      O => \sub_ln37_reg_709[3]_i_1_n_5\
    );
\sub_ln37_reg_709_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2611,
      D => zext_ln37_10_fu_469_p1(2),
      Q => sub_ln37_reg_709(0),
      R => '0'
    );
\sub_ln37_reg_709_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2611,
      D => k_h_fu_451_p2(1),
      Q => sub_ln37_reg_709(1),
      R => '0'
    );
\sub_ln37_reg_709_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2611,
      D => \sub_ln37_reg_709[2]_i_1_n_5\,
      Q => sub_ln37_reg_709(2),
      R => '0'
    );
\sub_ln37_reg_709_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2611,
      D => \sub_ln37_reg_709[3]_i_1_n_5\,
      Q => sub_ln37_reg_709(3),
      R => '0'
    );
\zext_ln26_reg_647[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_168_reg_n_5_[1]\,
      I2 => \out_d_0_reg_168_reg_n_5_[0]\,
      I3 => \out_d_0_reg_168_reg_n_5_[4]\,
      I4 => \out_d_0_reg_168_reg_n_5_[2]\,
      I5 => \out_d_0_reg_168_reg_n_5_[3]\,
      O => i_0_reg_2040
    );
\zext_ln26_reg_647_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_2040,
      D => \out_d_0_reg_168_reg_n_5_[0]\,
      Q => zext_ln26_reg_647(3),
      R => '0'
    );
\zext_ln26_reg_647_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_2040,
      D => \out_d_0_reg_168_reg_n_5_[1]\,
      Q => zext_ln26_reg_647(4),
      R => '0'
    );
\zext_ln26_reg_647_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_2040,
      D => \out_d_0_reg_168_reg_n_5_[2]\,
      Q => zext_ln26_reg_647(5),
      R => '0'
    );
\zext_ln26_reg_647_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_2040,
      D => \out_d_0_reg_168_reg_n_5_[3]\,
      Q => zext_ln26_reg_647(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_pointwise_conv2d_fix is
  port (
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    input_r_address0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[40]\ : out STD_LOGIC;
    output_r_ce0 : out STD_LOGIC;
    \add_ln43_reg_402_reg[13]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[40]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[40]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[40]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[40]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[40]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[40]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[40]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[40]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[40]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln43_reg_402_reg[10]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    trunc_ln42_fu_299_p1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC;
    ram_reg_0_2 : in STD_LOGIC;
    ram_reg_0_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_0_reg_398_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    output_r_address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_0_4 : in STD_LOGIC;
    grp_pointwise_conv2d_fix_fu_585_ap_start_reg : in STD_LOGIC;
    ram_reg_0_5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    MemBank_A_address01 : in STD_LOGIC;
    input_data_data_V_0_ack_out : in STD_LOGIC;
    ram_reg_0_6 : in STD_LOGIC;
    ram_reg_0_7 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_0_8 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_0_9 : in STD_LOGIC;
    ram_reg_0_10 : in STD_LOGIC;
    ram_reg_0_11 : in STD_LOGIC;
    ram_reg_0_12 : in STD_LOGIC;
    ram_reg_0_13 : in STD_LOGIC;
    ram_reg_0_14 : in STD_LOGIC;
    ram_reg_0_15 : in STD_LOGIC;
    ram_reg_0_16 : in STD_LOGIC;
    ram_reg_0_17 : in STD_LOGIC;
    ram_reg_0_18 : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_pointwise_conv2d_fix : entity is "pointwise_conv2d_fix";
end design_1_network_0_0_pointwise_conv2d_fix;

architecture STRUCTURE of design_1_network_0_0_pointwise_conv2d_fix is
  signal add_ln24_fu_150_p2 : STD_LOGIC_VECTOR ( 13 downto 3 );
  signal add_ln24_reg_343 : STD_LOGIC_VECTOR ( 13 downto 3 );
  signal \add_ln24_reg_343[10]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_343[10]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_343[6]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_343_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_343_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln24_reg_343_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln24_reg_343_reg[10]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln24_reg_343_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln24_reg_343_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln24_reg_343_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_343_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln24_reg_343_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln24_reg_343_reg[6]_i_1_n_8\ : STD_LOGIC;
  signal add_ln43_fu_266_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln43_reg_4020 : STD_LOGIC;
  signal \add_ln43_reg_402[11]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln43_reg_402[11]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln43_reg_402[11]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln43_reg_402[11]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln43_reg_402[11]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln43_reg_402[13]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln43_reg_402[13]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln43_reg_402[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln43_reg_402[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln43_reg_402[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln43_reg_402[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln43_reg_402[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln43_reg_402[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln43_reg_402[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln43_reg_402[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln43_reg_402_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln43_reg_402_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln43_reg_402_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln43_reg_402_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln43_reg_402_reg[11]_i_3_n_6\ : STD_LOGIC;
  signal \add_ln43_reg_402_reg[11]_i_3_n_7\ : STD_LOGIC;
  signal \add_ln43_reg_402_reg[11]_i_3_n_8\ : STD_LOGIC;
  signal \add_ln43_reg_402_reg[13]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln43_reg_402_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln43_reg_402_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln43_reg_402_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln43_reg_402_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln43_reg_402_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln43_reg_402_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln43_reg_402_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln43_reg_402_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_1__8_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_1__8_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_585_ap_ready : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_585_input_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_pointwise_conv2d_fix_fu_585_input_r_ce0 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_585_output_r_address0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^input_r_address0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal out_d_0_reg_102 : STD_LOGIC;
  signal \out_d_0_reg_102_reg_n_5_[0]\ : STD_LOGIC;
  signal \out_d_0_reg_102_reg_n_5_[1]\ : STD_LOGIC;
  signal \out_d_0_reg_102_reg_n_5_[2]\ : STD_LOGIC;
  signal \out_d_0_reg_102_reg_n_5_[3]\ : STD_LOGIC;
  signal \out_d_0_reg_102_reg_n_5_[4]\ : STD_LOGIC;
  signal out_d_fu_162_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_d_reg_351 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \out_d_reg_351[1]_i_1_n_5\ : STD_LOGIC;
  signal out_h_0_reg_124 : STD_LOGIC;
  signal out_h_fu_196_p2 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal out_h_reg_379 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \out_h_reg_379[0]_i_1_n_5\ : STD_LOGIC;
  signal \out_h_reg_379[1]_i_1_n_5\ : STD_LOGIC;
  signal out_w_0_reg_135 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal out_w_0_reg_1350 : STD_LOGIC;
  signal out_w_fu_238_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_w_reg_392 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^output_r_ce0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal phi_mul_reg_113 : STD_LOGIC_VECTOR ( 13 downto 3 );
  signal q0_0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \ram_reg_0_i_131__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_132__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_133__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_21__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_27_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_49__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_90_n_5 : STD_LOGIC;
  signal ram_reg_0_i_90_n_6 : STD_LOGIC;
  signal ram_reg_0_i_90_n_7 : STD_LOGIC;
  signal ram_reg_0_i_90_n_8 : STD_LOGIC;
  signal ram_reg_6_i_8_n_5 : STD_LOGIC;
  signal sext_ln31_reg_371 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sub_ln37_reg_384 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \sub_ln37_reg_384[4]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln37_reg_384[7]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln37_reg_384[8]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln37_reg_384[9]_i_1_n_5\ : STD_LOGIC;
  signal zext_ln24_reg_338_reg : STD_LOGIC_VECTOR ( 13 downto 3 );
  signal zext_ln37_2_fu_210_p1 : STD_LOGIC_VECTOR ( 9 downto 5 );
  signal \NLW_add_ln24_reg_343_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln24_reg_343_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln43_reg_402_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln43_reg_402_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_i_90_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__9\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__6\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__7\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1__4\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1__5\ : label is "soft_lutpair245";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute SOFT_HLUTNM of grp_pointwise_conv2d_fix_fu_585_ap_start_reg_i_1 : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \out_d_reg_351[1]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \out_d_reg_351[2]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \out_d_reg_351[3]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \out_d_reg_351[4]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \out_h_reg_379[1]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \out_h_reg_379[2]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \out_h_reg_379[3]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \out_h_reg_379[4]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \out_w_reg_392[1]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \out_w_reg_392[2]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \out_w_reg_392[3]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \out_w_reg_392[4]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \sub_ln37_reg_384[4]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \sub_ln37_reg_384[5]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \sub_ln37_reg_384[6]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \sub_ln37_reg_384[7]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \sub_ln37_reg_384[8]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \sub_ln37_reg_384[9]_i_1\ : label is "soft_lutpair250";
begin
  input_r_address0(6 downto 0) <= \^input_r_address0\(6 downto 0);
  output_r_ce0 <= \^output_r_ce0\;
SeparableConv2D_0_b_s_U: entity work.design_1_network_0_0_pointwise_conv2d_fix_SeparableConv2D_0_b_s
     port map (
      Q(3) => \out_d_0_reg_102_reg_n_5_[3]\,
      Q(2) => \out_d_0_reg_102_reg_n_5_[2]\,
      Q(1) => \out_d_0_reg_102_reg_n_5_[1]\,
      Q(0) => \out_d_0_reg_102_reg_n_5_[0]\,
      ap_clk => ap_clk,
      \q0_reg[0]\(0) => ap_CS_fsm_state2,
      \q0_reg[13]\(13 downto 0) => q0_0(13 downto 0)
    );
\add_ln24_reg_343[10]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_113(9),
      O => \add_ln24_reg_343[10]_i_2_n_5\
    );
\add_ln24_reg_343[10]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_113(8),
      O => \add_ln24_reg_343[10]_i_3_n_5\
    );
\add_ln24_reg_343[6]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_113(4),
      O => \add_ln24_reg_343[6]_i_2_n_5\
    );
\add_ln24_reg_343_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_150_p2(10),
      Q => add_ln24_reg_343(10),
      R => '0'
    );
\add_ln24_reg_343_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln24_reg_343_reg[6]_i_1_n_5\,
      CO(3) => \add_ln24_reg_343_reg[10]_i_1_n_5\,
      CO(2) => \add_ln24_reg_343_reg[10]_i_1_n_6\,
      CO(1) => \add_ln24_reg_343_reg[10]_i_1_n_7\,
      CO(0) => \add_ln24_reg_343_reg[10]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => phi_mul_reg_113(9 downto 8),
      DI(0) => '0',
      O(3 downto 0) => add_ln24_fu_150_p2(10 downto 7),
      S(3) => phi_mul_reg_113(10),
      S(2) => \add_ln24_reg_343[10]_i_2_n_5\,
      S(1) => \add_ln24_reg_343[10]_i_3_n_5\,
      S(0) => phi_mul_reg_113(7)
    );
\add_ln24_reg_343_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_150_p2(11),
      Q => add_ln24_reg_343(11),
      R => '0'
    );
\add_ln24_reg_343_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_150_p2(12),
      Q => add_ln24_reg_343(12),
      R => '0'
    );
\add_ln24_reg_343_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_150_p2(13),
      Q => add_ln24_reg_343(13),
      R => '0'
    );
\add_ln24_reg_343_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln24_reg_343_reg[10]_i_1_n_5\,
      CO(3 downto 2) => \NLW_add_ln24_reg_343_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln24_reg_343_reg[13]_i_1_n_7\,
      CO(0) => \add_ln24_reg_343_reg[13]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln24_reg_343_reg[13]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln24_fu_150_p2(13 downto 11),
      S(3) => '0',
      S(2 downto 0) => phi_mul_reg_113(13 downto 11)
    );
\add_ln24_reg_343_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_150_p2(3),
      Q => add_ln24_reg_343(3),
      R => '0'
    );
\add_ln24_reg_343_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_150_p2(4),
      Q => add_ln24_reg_343(4),
      R => '0'
    );
\add_ln24_reg_343_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_150_p2(5),
      Q => add_ln24_reg_343(5),
      R => '0'
    );
\add_ln24_reg_343_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_150_p2(6),
      Q => add_ln24_reg_343(6),
      R => '0'
    );
\add_ln24_reg_343_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln24_reg_343_reg[6]_i_1_n_5\,
      CO(2) => \add_ln24_reg_343_reg[6]_i_1_n_6\,
      CO(1) => \add_ln24_reg_343_reg[6]_i_1_n_7\,
      CO(0) => \add_ln24_reg_343_reg[6]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => phi_mul_reg_113(4),
      DI(0) => '0',
      O(3 downto 0) => add_ln24_fu_150_p2(6 downto 3),
      S(3 downto 2) => phi_mul_reg_113(6 downto 5),
      S(1) => \add_ln24_reg_343[6]_i_2_n_5\,
      S(0) => phi_mul_reg_113(3)
    );
\add_ln24_reg_343_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_150_p2(7),
      Q => add_ln24_reg_343(7),
      R => '0'
    );
\add_ln24_reg_343_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_150_p2(8),
      Q => add_ln24_reg_343(8),
      R => '0'
    );
\add_ln24_reg_343_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_150_p2(9),
      Q => add_ln24_reg_343(9),
      R => '0'
    );
\add_ln43_reg_402[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_585_input_r_address0(13),
      O => \add_ln43_reg_402[11]_i_2_n_5\
    );
\add_ln43_reg_402[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_585_input_r_address0(13),
      I1 => zext_ln24_reg_338_reg(11),
      O => \add_ln43_reg_402[11]_i_4_n_5\
    );
\add_ln43_reg_402[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_585_input_r_address0(13),
      I1 => zext_ln24_reg_338_reg(10),
      O => \add_ln43_reg_402[11]_i_5_n_5\
    );
\add_ln43_reg_402[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_338_reg(9),
      I1 => \^input_r_address0\(6),
      O => \add_ln43_reg_402[11]_i_6_n_5\
    );
\add_ln43_reg_402[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_338_reg(8),
      I1 => \^input_r_address0\(5),
      O => \add_ln43_reg_402[11]_i_7_n_5\
    );
\add_ln43_reg_402[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA2AAA"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_585_input_r_ce0,
      I1 => out_w_0_reg_135(4),
      I2 => out_w_0_reg_135(2),
      I3 => out_w_0_reg_135(3),
      I4 => grp_pointwise_conv2d_fix_fu_585_input_r_address0(0),
      I5 => grp_pointwise_conv2d_fix_fu_585_input_r_address0(1),
      O => add_ln43_reg_4020
    );
\add_ln43_reg_402[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln24_reg_338_reg(12),
      I1 => zext_ln24_reg_338_reg(13),
      O => \add_ln43_reg_402[13]_i_3_n_5\
    );
\add_ln43_reg_402[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln24_reg_338_reg(11),
      I1 => zext_ln24_reg_338_reg(12),
      O => \add_ln43_reg_402[13]_i_4_n_5\
    );
\add_ln43_reg_402[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_338_reg(3),
      I1 => \^input_r_address0\(0),
      O => \add_ln43_reg_402[3]_i_2_n_5\
    );
\add_ln43_reg_402[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln37_reg_384(2),
      I1 => out_w_0_reg_135(2),
      O => \add_ln43_reg_402[3]_i_3_n_5\
    );
\add_ln43_reg_402[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_585_input_r_address0(1),
      O => \add_ln43_reg_402[3]_i_4_n_5\
    );
\add_ln43_reg_402[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_585_input_r_address0(0),
      O => \add_ln43_reg_402[3]_i_5_n_5\
    );
\add_ln43_reg_402[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_338_reg(7),
      I1 => \^input_r_address0\(4),
      O => \add_ln43_reg_402[7]_i_2_n_5\
    );
\add_ln43_reg_402[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_338_reg(6),
      I1 => \^input_r_address0\(3),
      O => \add_ln43_reg_402[7]_i_3_n_5\
    );
\add_ln43_reg_402[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_338_reg(5),
      I1 => \^input_r_address0\(2),
      O => \add_ln43_reg_402[7]_i_4_n_5\
    );
\add_ln43_reg_402[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_338_reg(4),
      I1 => \^input_r_address0\(1),
      O => \add_ln43_reg_402[7]_i_5_n_5\
    );
\add_ln43_reg_402_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_reg_4020,
      D => add_ln43_fu_266_p2(0),
      Q => grp_pointwise_conv2d_fix_fu_585_output_r_address0(0),
      R => '0'
    );
\add_ln43_reg_402_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_reg_4020,
      D => add_ln43_fu_266_p2(10),
      Q => grp_pointwise_conv2d_fix_fu_585_output_r_address0(10),
      R => '0'
    );
\add_ln43_reg_402_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_reg_4020,
      D => add_ln43_fu_266_p2(11),
      Q => \add_ln43_reg_402_reg[13]_0\(0),
      R => '0'
    );
\add_ln43_reg_402_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln43_reg_402_reg[7]_i_1_n_5\,
      CO(3) => \add_ln43_reg_402_reg[11]_i_1_n_5\,
      CO(2) => \add_ln43_reg_402_reg[11]_i_1_n_6\,
      CO(1) => \add_ln43_reg_402_reg[11]_i_1_n_7\,
      CO(0) => \add_ln43_reg_402_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln43_reg_402[11]_i_2_n_5\,
      DI(2) => grp_pointwise_conv2d_fix_fu_585_input_r_address0(13),
      DI(1 downto 0) => zext_ln24_reg_338_reg(9 downto 8),
      O(3 downto 0) => add_ln43_fu_266_p2(11 downto 8),
      S(3) => \add_ln43_reg_402[11]_i_4_n_5\,
      S(2) => \add_ln43_reg_402[11]_i_5_n_5\,
      S(1) => \add_ln43_reg_402[11]_i_6_n_5\,
      S(0) => \add_ln43_reg_402[11]_i_7_n_5\
    );
\add_ln43_reg_402_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_90_n_5,
      CO(3) => grp_pointwise_conv2d_fix_fu_585_input_r_address0(13),
      CO(2) => \add_ln43_reg_402_reg[11]_i_3_n_6\,
      CO(1) => \add_ln43_reg_402_reg[11]_i_3_n_7\,
      CO(0) => \add_ln43_reg_402_reg[11]_i_3_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^input_r_address0\(6 downto 3),
      S(3 downto 0) => sub_ln37_reg_384(9 downto 6)
    );
\add_ln43_reg_402_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_reg_4020,
      D => add_ln43_fu_266_p2(12),
      Q => \add_ln43_reg_402_reg[13]_0\(1),
      R => '0'
    );
\add_ln43_reg_402_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_reg_4020,
      D => add_ln43_fu_266_p2(13),
      Q => \add_ln43_reg_402_reg[13]_0\(2),
      R => '0'
    );
\add_ln43_reg_402_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln43_reg_402_reg[11]_i_1_n_5\,
      CO(3 downto 1) => \NLW_add_ln43_reg_402_reg[13]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln43_reg_402_reg[13]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => zext_ln24_reg_338_reg(11),
      O(3 downto 2) => \NLW_add_ln43_reg_402_reg[13]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln43_fu_266_p2(13 downto 12),
      S(3 downto 2) => B"00",
      S(1) => \add_ln43_reg_402[13]_i_3_n_5\,
      S(0) => \add_ln43_reg_402[13]_i_4_n_5\
    );
\add_ln43_reg_402_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_reg_4020,
      D => add_ln43_fu_266_p2(1),
      Q => grp_pointwise_conv2d_fix_fu_585_output_r_address0(1),
      R => '0'
    );
\add_ln43_reg_402_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_reg_4020,
      D => add_ln43_fu_266_p2(2),
      Q => grp_pointwise_conv2d_fix_fu_585_output_r_address0(2),
      R => '0'
    );
\add_ln43_reg_402_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_reg_4020,
      D => add_ln43_fu_266_p2(3),
      Q => grp_pointwise_conv2d_fix_fu_585_output_r_address0(3),
      R => '0'
    );
\add_ln43_reg_402_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln43_reg_402_reg[3]_i_1_n_5\,
      CO(2) => \add_ln43_reg_402_reg[3]_i_1_n_6\,
      CO(1) => \add_ln43_reg_402_reg[3]_i_1_n_7\,
      CO(0) => \add_ln43_reg_402_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => zext_ln24_reg_338_reg(3),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => add_ln43_fu_266_p2(3 downto 0),
      S(3) => \add_ln43_reg_402[3]_i_2_n_5\,
      S(2) => \add_ln43_reg_402[3]_i_3_n_5\,
      S(1) => \add_ln43_reg_402[3]_i_4_n_5\,
      S(0) => \add_ln43_reg_402[3]_i_5_n_5\
    );
\add_ln43_reg_402_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_reg_4020,
      D => add_ln43_fu_266_p2(4),
      Q => grp_pointwise_conv2d_fix_fu_585_output_r_address0(4),
      R => '0'
    );
\add_ln43_reg_402_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_reg_4020,
      D => add_ln43_fu_266_p2(5),
      Q => grp_pointwise_conv2d_fix_fu_585_output_r_address0(5),
      R => '0'
    );
\add_ln43_reg_402_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_reg_4020,
      D => add_ln43_fu_266_p2(6),
      Q => grp_pointwise_conv2d_fix_fu_585_output_r_address0(6),
      R => '0'
    );
\add_ln43_reg_402_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_reg_4020,
      D => add_ln43_fu_266_p2(7),
      Q => grp_pointwise_conv2d_fix_fu_585_output_r_address0(7),
      R => '0'
    );
\add_ln43_reg_402_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln43_reg_402_reg[3]_i_1_n_5\,
      CO(3) => \add_ln43_reg_402_reg[7]_i_1_n_5\,
      CO(2) => \add_ln43_reg_402_reg[7]_i_1_n_6\,
      CO(1) => \add_ln43_reg_402_reg[7]_i_1_n_7\,
      CO(0) => \add_ln43_reg_402_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln24_reg_338_reg(7 downto 4),
      O(3 downto 0) => add_ln43_fu_266_p2(7 downto 4),
      S(3) => \add_ln43_reg_402[7]_i_2_n_5\,
      S(2) => \add_ln43_reg_402[7]_i_3_n_5\,
      S(1) => \add_ln43_reg_402[7]_i_4_n_5\,
      S(0) => \add_ln43_reg_402[7]_i_5_n_5\
    );
\add_ln43_reg_402_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_reg_4020,
      D => add_ln43_fu_266_p2(8),
      Q => grp_pointwise_conv2d_fix_fu_585_output_r_address0(8),
      R => '0'
    );
\add_ln43_reg_402_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln43_reg_4020,
      D => add_ln43_fu_266_p2(9),
      Q => grp_pointwise_conv2d_fix_fu_585_output_r_address0(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_pointwise_conv2d_fix_fu_585_ap_start_reg,
      I2 => grp_pointwise_conv2d_fix_fu_585_ap_ready,
      I3 => ap_CS_fsm_state2,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \out_d_0_reg_102_reg_n_5_[1]\,
      I1 => \out_d_0_reg_102_reg_n_5_[0]\,
      I2 => \out_d_0_reg_102_reg_n_5_[4]\,
      I3 => \out_d_0_reg_102_reg_n_5_[2]\,
      I4 => \out_d_0_reg_102_reg_n_5_[3]\,
      I5 => ap_CS_fsm_state2,
      O => grp_pointwise_conv2d_fix_fu_585_ap_ready
    );
\ap_CS_fsm[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_pointwise_conv2d_fix_fu_585_ap_start_reg,
      I2 => ap_NS_fsm10_out,
      I3 => ap_CS_fsm_state4,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_102_reg_n_5_[3]\,
      I2 => \out_d_0_reg_102_reg_n_5_[2]\,
      I3 => \out_d_0_reg_102_reg_n_5_[4]\,
      I4 => \out_d_0_reg_102_reg_n_5_[0]\,
      I5 => \out_d_0_reg_102_reg_n_5_[1]\,
      O => \ap_CS_fsm[2]_i_1__8_n_5\
    );
\ap_CS_fsm[3]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_NS_fsm1,
      I2 => grp_pointwise_conv2d_fix_fu_585_input_r_ce0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => ap_NS_fsm10_out,
      I1 => ap_CS_fsm_state4,
      I2 => \^output_r_ce0\,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF00000000"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_585_input_r_address0(1),
      I1 => grp_pointwise_conv2d_fix_fu_585_input_r_address0(0),
      I2 => out_w_0_reg_135(3),
      I3 => out_w_0_reg_135(2),
      I4 => out_w_0_reg_135(4),
      I5 => grp_pointwise_conv2d_fix_fu_585_input_r_ce0,
      O => \ap_CS_fsm[5]_i_1__8_n_5\
    );
\ap_CS_fsm[7]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4500"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_585_ap_ready,
      I1 => grp_pointwise_conv2d_fix_fu_585_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(2),
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[8]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_pointwise_conv2d_fix_fu_585_ap_start_reg,
      I2 => grp_pointwise_conv2d_fix_fu_585_ap_ready,
      I3 => Q(2),
      O => D(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[2]_i_1__8_n_5\,
      Q => ap_CS_fsm_state3,
      R => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => grp_pointwise_conv2d_fix_fu_585_input_r_ce0,
      R => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[5]_i_1__8_n_5\,
      Q => ap_CS_fsm_state6,
      R => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state6,
      Q => ap_CS_fsm_state7,
      R => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state7,
      Q => \^output_r_ce0\,
      R => \ap_CS_fsm_reg[0]_0\(0)
    );
grp_pointwise_conv2d_fix_fu_585_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_585_ap_ready,
      I1 => Q(1),
      I2 => grp_pointwise_conv2d_fix_fu_585_ap_start_reg,
      O => \ap_CS_fsm_reg[6]_0\
    );
network_mul_mul_16s_14s_30_1_1_U11: entity work.design_1_network_0_0_network_mul_mul_16s_14s_30_1_1
     port map (
      CO(0) => CO(0),
      DI(0) => ram_reg_6_i_8_n_5,
      Q(3) => ap_CS_fsm_state7,
      Q(2) => ap_CS_fsm_state6,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      p(3) => \out_d_0_reg_102_reg_n_5_[3]\,
      p(2) => \out_d_0_reg_102_reg_n_5_[2]\,
      p(1) => \out_d_0_reg_102_reg_n_5_[1]\,
      p(0) => \out_d_0_reg_102_reg_n_5_[0]\,
      q0(15 downto 0) => q0(15 downto 0),
      ram_reg_7(13 downto 0) => sext_ln31_reg_371(13 downto 0),
      trunc_ln42_fu_299_p1(15 downto 0) => trunc_ln42_fu_299_p1(15 downto 0)
    );
\out_d_0_reg_102[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_585_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => ap_NS_fsm10_out,
      O => out_d_0_reg_102
    );
\out_d_0_reg_102[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => zext_ln37_2_fu_210_p1(9),
      I1 => zext_ln37_2_fu_210_p1(7),
      I2 => zext_ln37_2_fu_210_p1(8),
      I3 => zext_ln37_2_fu_210_p1(5),
      I4 => zext_ln37_2_fu_210_p1(6),
      I5 => ap_CS_fsm_state4,
      O => ap_NS_fsm10_out
    );
\out_d_0_reg_102_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_351(0),
      Q => \out_d_0_reg_102_reg_n_5_[0]\,
      R => out_d_0_reg_102
    );
\out_d_0_reg_102_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_351(1),
      Q => \out_d_0_reg_102_reg_n_5_[1]\,
      R => out_d_0_reg_102
    );
\out_d_0_reg_102_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_351(2),
      Q => \out_d_0_reg_102_reg_n_5_[2]\,
      R => out_d_0_reg_102
    );
\out_d_0_reg_102_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_351(3),
      Q => \out_d_0_reg_102_reg_n_5_[3]\,
      R => out_d_0_reg_102
    );
\out_d_0_reg_102_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_351(4),
      Q => \out_d_0_reg_102_reg_n_5_[4]\,
      R => out_d_0_reg_102
    );
\out_d_reg_351[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_d_0_reg_102_reg_n_5_[0]\,
      O => out_d_fu_162_p2(0)
    );
\out_d_reg_351[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_d_0_reg_102_reg_n_5_[0]\,
      I1 => \out_d_0_reg_102_reg_n_5_[1]\,
      O => \out_d_reg_351[1]_i_1_n_5\
    );
\out_d_reg_351[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \out_d_0_reg_102_reg_n_5_[0]\,
      I1 => \out_d_0_reg_102_reg_n_5_[1]\,
      I2 => \out_d_0_reg_102_reg_n_5_[2]\,
      O => out_d_fu_162_p2(2)
    );
\out_d_reg_351[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \out_d_0_reg_102_reg_n_5_[1]\,
      I1 => \out_d_0_reg_102_reg_n_5_[0]\,
      I2 => \out_d_0_reg_102_reg_n_5_[2]\,
      I3 => \out_d_0_reg_102_reg_n_5_[3]\,
      O => out_d_fu_162_p2(3)
    );
\out_d_reg_351[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \out_d_0_reg_102_reg_n_5_[2]\,
      I1 => \out_d_0_reg_102_reg_n_5_[0]\,
      I2 => \out_d_0_reg_102_reg_n_5_[1]\,
      I3 => \out_d_0_reg_102_reg_n_5_[3]\,
      I4 => \out_d_0_reg_102_reg_n_5_[4]\,
      O => out_d_fu_162_p2(4)
    );
\out_d_reg_351_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_162_p2(0),
      Q => out_d_reg_351(0),
      R => '0'
    );
\out_d_reg_351_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \out_d_reg_351[1]_i_1_n_5\,
      Q => out_d_reg_351(1),
      R => '0'
    );
\out_d_reg_351_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_162_p2(2),
      Q => out_d_reg_351(2),
      R => '0'
    );
\out_d_reg_351_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_162_p2(3),
      Q => out_d_reg_351(3),
      R => '0'
    );
\out_d_reg_351_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_162_p2(4),
      Q => out_d_reg_351(4),
      R => '0'
    );
\out_h_0_reg_124[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_NS_fsm1,
      O => out_h_0_reg_124
    );
\out_h_0_reg_124[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_585_input_r_ce0,
      I1 => out_w_0_reg_135(4),
      I2 => out_w_0_reg_135(2),
      I3 => out_w_0_reg_135(3),
      I4 => grp_pointwise_conv2d_fix_fu_585_input_r_address0(0),
      I5 => grp_pointwise_conv2d_fix_fu_585_input_r_address0(1),
      O => ap_NS_fsm1
    );
\out_h_0_reg_124_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_379(0),
      Q => zext_ln37_2_fu_210_p1(5),
      R => out_h_0_reg_124
    );
\out_h_0_reg_124_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_379(1),
      Q => zext_ln37_2_fu_210_p1(6),
      R => out_h_0_reg_124
    );
\out_h_0_reg_124_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_379(2),
      Q => zext_ln37_2_fu_210_p1(7),
      R => out_h_0_reg_124
    );
\out_h_0_reg_124_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_379(3),
      Q => zext_ln37_2_fu_210_p1(8),
      R => out_h_0_reg_124
    );
\out_h_0_reg_124_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_379(4),
      Q => zext_ln37_2_fu_210_p1(9),
      R => out_h_0_reg_124
    );
\out_h_reg_379[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln37_2_fu_210_p1(5),
      O => \out_h_reg_379[0]_i_1_n_5\
    );
\out_h_reg_379[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln37_2_fu_210_p1(5),
      I1 => zext_ln37_2_fu_210_p1(6),
      O => \out_h_reg_379[1]_i_1_n_5\
    );
\out_h_reg_379[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => zext_ln37_2_fu_210_p1(5),
      I1 => zext_ln37_2_fu_210_p1(6),
      I2 => zext_ln37_2_fu_210_p1(7),
      O => out_h_fu_196_p2(2)
    );
\out_h_reg_379[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => zext_ln37_2_fu_210_p1(6),
      I1 => zext_ln37_2_fu_210_p1(5),
      I2 => zext_ln37_2_fu_210_p1(7),
      I3 => zext_ln37_2_fu_210_p1(8),
      O => out_h_fu_196_p2(3)
    );
\out_h_reg_379[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => zext_ln37_2_fu_210_p1(7),
      I1 => zext_ln37_2_fu_210_p1(5),
      I2 => zext_ln37_2_fu_210_p1(6),
      I3 => zext_ln37_2_fu_210_p1(8),
      I4 => zext_ln37_2_fu_210_p1(9),
      O => out_h_fu_196_p2(4)
    );
\out_h_reg_379_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \out_h_reg_379[0]_i_1_n_5\,
      Q => out_h_reg_379(0),
      R => '0'
    );
\out_h_reg_379_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \out_h_reg_379[1]_i_1_n_5\,
      Q => out_h_reg_379(1),
      R => '0'
    );
\out_h_reg_379_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => out_h_fu_196_p2(2),
      Q => out_h_reg_379(2),
      R => '0'
    );
\out_h_reg_379_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => out_h_fu_196_p2(3),
      Q => out_h_reg_379(3),
      R => '0'
    );
\out_h_reg_379_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => out_h_fu_196_p2(4),
      Q => out_h_reg_379(4),
      R => '0'
    );
\out_w_0_reg_135[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA2AAA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => zext_ln37_2_fu_210_p1(9),
      I2 => zext_ln37_2_fu_210_p1(7),
      I3 => zext_ln37_2_fu_210_p1(8),
      I4 => zext_ln37_2_fu_210_p1(5),
      I5 => zext_ln37_2_fu_210_p1(6),
      O => out_w_0_reg_1350
    );
\out_w_0_reg_135_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^output_r_ce0\,
      D => out_w_reg_392(0),
      Q => grp_pointwise_conv2d_fix_fu_585_input_r_address0(0),
      R => out_w_0_reg_1350
    );
\out_w_0_reg_135_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^output_r_ce0\,
      D => out_w_reg_392(1),
      Q => grp_pointwise_conv2d_fix_fu_585_input_r_address0(1),
      R => out_w_0_reg_1350
    );
\out_w_0_reg_135_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^output_r_ce0\,
      D => out_w_reg_392(2),
      Q => out_w_0_reg_135(2),
      R => out_w_0_reg_1350
    );
\out_w_0_reg_135_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^output_r_ce0\,
      D => out_w_reg_392(3),
      Q => out_w_0_reg_135(3),
      R => out_w_0_reg_1350
    );
\out_w_0_reg_135_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^output_r_ce0\,
      D => out_w_reg_392(4),
      Q => out_w_0_reg_135(4),
      R => out_w_0_reg_1350
    );
\out_w_reg_392[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_585_input_r_address0(0),
      O => out_w_fu_238_p2(0)
    );
\out_w_reg_392[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_585_input_r_address0(0),
      I1 => grp_pointwise_conv2d_fix_fu_585_input_r_address0(1),
      O => out_w_fu_238_p2(1)
    );
\out_w_reg_392[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_585_input_r_address0(0),
      I1 => grp_pointwise_conv2d_fix_fu_585_input_r_address0(1),
      I2 => out_w_0_reg_135(2),
      O => out_w_fu_238_p2(2)
    );
\out_w_reg_392[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_585_input_r_address0(1),
      I1 => grp_pointwise_conv2d_fix_fu_585_input_r_address0(0),
      I2 => out_w_0_reg_135(2),
      I3 => out_w_0_reg_135(3),
      O => out_w_fu_238_p2(3)
    );
\out_w_reg_392[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => out_w_0_reg_135(2),
      I1 => grp_pointwise_conv2d_fix_fu_585_input_r_address0(0),
      I2 => grp_pointwise_conv2d_fix_fu_585_input_r_address0(1),
      I3 => out_w_0_reg_135(3),
      I4 => out_w_0_reg_135(4),
      O => out_w_fu_238_p2(4)
    );
\out_w_reg_392_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_pointwise_conv2d_fix_fu_585_input_r_ce0,
      D => out_w_fu_238_p2(0),
      Q => out_w_reg_392(0),
      R => '0'
    );
\out_w_reg_392_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_pointwise_conv2d_fix_fu_585_input_r_ce0,
      D => out_w_fu_238_p2(1),
      Q => out_w_reg_392(1),
      R => '0'
    );
\out_w_reg_392_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_pointwise_conv2d_fix_fu_585_input_r_ce0,
      D => out_w_fu_238_p2(2),
      Q => out_w_reg_392(2),
      R => '0'
    );
\out_w_reg_392_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_pointwise_conv2d_fix_fu_585_input_r_ce0,
      D => out_w_fu_238_p2(3),
      Q => out_w_reg_392(3),
      R => '0'
    );
\out_w_reg_392_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_pointwise_conv2d_fix_fu_585_input_r_ce0,
      D => out_w_fu_238_p2(4),
      Q => out_w_reg_392(4),
      R => '0'
    );
\phi_mul_reg_113_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_343(10),
      Q => phi_mul_reg_113(10),
      R => out_d_0_reg_102
    );
\phi_mul_reg_113_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_343(11),
      Q => phi_mul_reg_113(11),
      R => out_d_0_reg_102
    );
\phi_mul_reg_113_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_343(12),
      Q => phi_mul_reg_113(12),
      R => out_d_0_reg_102
    );
\phi_mul_reg_113_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_343(13),
      Q => phi_mul_reg_113(13),
      R => out_d_0_reg_102
    );
\phi_mul_reg_113_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_343(3),
      Q => phi_mul_reg_113(3),
      R => out_d_0_reg_102
    );
\phi_mul_reg_113_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_343(4),
      Q => phi_mul_reg_113(4),
      R => out_d_0_reg_102
    );
\phi_mul_reg_113_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_343(5),
      Q => phi_mul_reg_113(5),
      R => out_d_0_reg_102
    );
\phi_mul_reg_113_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_343(6),
      Q => phi_mul_reg_113(6),
      R => out_d_0_reg_102
    );
\phi_mul_reg_113_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_343(7),
      Q => phi_mul_reg_113(7),
      R => out_d_0_reg_102
    );
\phi_mul_reg_113_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_343(8),
      Q => phi_mul_reg_113(8),
      R => out_d_0_reg_102
    );
\phi_mul_reg_113_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_343(9),
      Q => phi_mul_reg_113(9),
      R => out_d_0_reg_102
    );
ram_reg_0_i_100: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_w_0_reg_135(2),
      I1 => sub_ln37_reg_384(2),
      O => grp_pointwise_conv2d_fix_fu_585_input_r_address0(2)
    );
\ram_reg_0_i_131__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_w_0_reg_135(4),
      I1 => sub_ln37_reg_384(4),
      O => \ram_reg_0_i_131__0_n_5\
    );
\ram_reg_0_i_132__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_w_0_reg_135(3),
      I1 => sub_ln37_reg_384(3),
      O => \ram_reg_0_i_132__0_n_5\
    );
\ram_reg_0_i_133__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_w_0_reg_135(2),
      I1 => sub_ln37_reg_384(2),
      O => \ram_reg_0_i_133__0_n_5\
    );
ram_reg_0_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888BB8B"
    )
        port map (
      I0 => \ram_reg_0_i_49__0_n_5\,
      I1 => ram_reg_0,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_1,
      I4 => ram_reg_0_2,
      I5 => ram_reg_0_3,
      O => ADDRARDADDR(0)
    );
\ram_reg_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFACAFFFFFACA0"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_585_input_r_ce0,
      I1 => ram_reg_0_5(1),
      I2 => Q(2),
      I3 => MemBank_A_address01,
      I4 => input_data_data_V_0_ack_out,
      I5 => ram_reg_0_6,
      O => \ap_CS_fsm_reg[4]_0\
    );
ram_reg_0_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFAFAFAAA"
    )
        port map (
      I0 => Q(5),
      I1 => \^output_r_ce0\,
      I2 => ram_reg_0_5(0),
      I3 => Q(4),
      I4 => Q(3),
      I5 => Q(2),
      O => \ap_CS_fsm_reg[40]\
    );
\ram_reg_0_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E4E4FFA0A0A0"
    )
        port map (
      I0 => Q(0),
      I1 => grp_pointwise_conv2d_fix_fu_585_input_r_address0(13),
      I2 => i_0_reg_398_reg(6),
      I3 => output_r_address0(6),
      I4 => ram_reg_0_4,
      I5 => Q(2),
      O => \ram_reg_0_i_21__0_n_5\
    );
ram_reg_0_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E4E4FFA0A0A0"
    )
        port map (
      I0 => Q(0),
      I1 => grp_pointwise_conv2d_fix_fu_585_input_r_address0(13),
      I2 => i_0_reg_398_reg(5),
      I3 => output_r_address0(5),
      I4 => ram_reg_0_4,
      I5 => Q(2),
      O => ram_reg_0_i_27_n_5
    );
ram_reg_0_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20202020FF000000"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_585_output_r_address0(10),
      I1 => Q(5),
      I2 => Q(2),
      I3 => ram_reg_0_17,
      I4 => ram_reg_0_18,
      I5 => ram_reg_0,
      O => \add_ln43_reg_402_reg[10]_0\
    );
\ram_reg_0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBB8B8BBB8"
    )
        port map (
      I0 => \ram_reg_0_i_21__0_n_5\,
      I1 => ram_reg_0_10,
      I2 => ram_reg_0_11,
      I3 => ram_reg_0_12,
      I4 => ram_reg_0_15,
      I5 => ram_reg_0_16,
      O => \ap_CS_fsm_reg[1]_5\(1)
    );
ram_reg_0_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E4E4FFA0A0A0"
    )
        port map (
      I0 => Q(0),
      I1 => grp_pointwise_conv2d_fix_fu_585_input_r_address0(13),
      I2 => i_0_reg_398_reg(4),
      I3 => output_r_address0(4),
      I4 => ram_reg_0_4,
      I5 => Q(2),
      O => \ap_CS_fsm_reg[1]_4\
    );
ram_reg_0_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => Q(5),
      I1 => Q(2),
      I2 => grp_pointwise_conv2d_fix_fu_585_output_r_address0(9),
      I3 => ram_reg_0_7(9),
      I4 => ram_reg_0_8(9),
      I5 => ram_reg_0_9,
      O => \ap_CS_fsm_reg[40]_8\
    );
ram_reg_0_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E4E4FFA0A0A0"
    )
        port map (
      I0 => Q(0),
      I1 => grp_pointwise_conv2d_fix_fu_585_input_r_address0(13),
      I2 => i_0_reg_398_reg(3),
      I3 => output_r_address0(3),
      I4 => ram_reg_0_4,
      I5 => Q(2),
      O => \ap_CS_fsm_reg[1]_3\
    );
ram_reg_0_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => Q(5),
      I1 => Q(2),
      I2 => grp_pointwise_conv2d_fix_fu_585_output_r_address0(8),
      I3 => ram_reg_0_7(8),
      I4 => ram_reg_0_8(8),
      I5 => ram_reg_0_9,
      O => \ap_CS_fsm_reg[40]_7\
    );
ram_reg_0_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => Q(5),
      I1 => Q(2),
      I2 => grp_pointwise_conv2d_fix_fu_585_output_r_address0(7),
      I3 => ram_reg_0_7(7),
      I4 => ram_reg_0_8(7),
      I5 => ram_reg_0_9,
      O => \ap_CS_fsm_reg[40]_6\
    );
ram_reg_0_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => Q(5),
      I1 => Q(2),
      I2 => grp_pointwise_conv2d_fix_fu_585_output_r_address0(6),
      I3 => ram_reg_0_7(6),
      I4 => ram_reg_0_8(6),
      I5 => ram_reg_0_9,
      O => \ap_CS_fsm_reg[40]_5\
    );
\ram_reg_0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBB8B8BBB8"
    )
        port map (
      I0 => ram_reg_0_i_27_n_5,
      I1 => ram_reg_0_10,
      I2 => ram_reg_0_11,
      I3 => ram_reg_0_12,
      I4 => ram_reg_0_13,
      I5 => ram_reg_0_14,
      O => \ap_CS_fsm_reg[1]_5\(0)
    );
ram_reg_0_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => Q(5),
      I1 => Q(2),
      I2 => grp_pointwise_conv2d_fix_fu_585_output_r_address0(5),
      I3 => ram_reg_0_7(5),
      I4 => ram_reg_0_8(5),
      I5 => ram_reg_0_9,
      O => \ap_CS_fsm_reg[40]_4\
    );
ram_reg_0_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => Q(5),
      I1 => Q(2),
      I2 => grp_pointwise_conv2d_fix_fu_585_output_r_address0(4),
      I3 => ram_reg_0_7(4),
      I4 => ram_reg_0_8(4),
      I5 => ram_reg_0_9,
      O => \ap_CS_fsm_reg[40]_3\
    );
ram_reg_0_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => Q(5),
      I1 => Q(2),
      I2 => grp_pointwise_conv2d_fix_fu_585_output_r_address0(3),
      I3 => ram_reg_0_7(3),
      I4 => ram_reg_0_8(3),
      I5 => ram_reg_0_9,
      O => \ap_CS_fsm_reg[40]_2\
    );
ram_reg_0_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => Q(5),
      I1 => Q(2),
      I2 => grp_pointwise_conv2d_fix_fu_585_output_r_address0(2),
      I3 => ram_reg_0_7(2),
      I4 => ram_reg_0_8(2),
      I5 => ram_reg_0_9,
      O => \ap_CS_fsm_reg[40]_1\
    );
ram_reg_0_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => Q(5),
      I1 => Q(2),
      I2 => grp_pointwise_conv2d_fix_fu_585_output_r_address0(1),
      I3 => ram_reg_0_7(1),
      I4 => ram_reg_0_8(1),
      I5 => ram_reg_0_9,
      O => \ap_CS_fsm_reg[40]_0\
    );
ram_reg_0_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E4E4FFA0A0A0"
    )
        port map (
      I0 => Q(0),
      I1 => grp_pointwise_conv2d_fix_fu_585_input_r_address0(2),
      I2 => i_0_reg_398_reg(2),
      I3 => output_r_address0(2),
      I4 => ram_reg_0_4,
      I5 => Q(2),
      O => \ap_CS_fsm_reg[1]_0\
    );
\ram_reg_0_i_49__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => Q(5),
      I1 => Q(2),
      I2 => grp_pointwise_conv2d_fix_fu_585_output_r_address0(0),
      I3 => ram_reg_0_7(0),
      I4 => ram_reg_0_8(0),
      I5 => ram_reg_0_9,
      O => \ram_reg_0_i_49__0_n_5\
    );
ram_reg_0_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E4E4FFA0A0A0"
    )
        port map (
      I0 => Q(0),
      I1 => grp_pointwise_conv2d_fix_fu_585_input_r_address0(1),
      I2 => i_0_reg_398_reg(1),
      I3 => output_r_address0(1),
      I4 => ram_reg_0_4,
      I5 => Q(2),
      O => \ap_CS_fsm_reg[1]_2\
    );
\ram_reg_0_i_53__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E4E4FFA0A0A0"
    )
        port map (
      I0 => Q(0),
      I1 => grp_pointwise_conv2d_fix_fu_585_input_r_address0(0),
      I2 => i_0_reg_398_reg(0),
      I3 => output_r_address0(0),
      I4 => ram_reg_0_4,
      I5 => Q(2),
      O => \ap_CS_fsm_reg[1]_1\
    );
ram_reg_0_i_90: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_90_n_5,
      CO(2) => ram_reg_0_i_90_n_6,
      CO(1) => ram_reg_0_i_90_n_7,
      CO(0) => ram_reg_0_i_90_n_8,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => out_w_0_reg_135(4 downto 2),
      O(3 downto 1) => \^input_r_address0\(2 downto 0),
      O(0) => NLW_ram_reg_0_i_90_O_UNCONNECTED(0),
      S(3) => sub_ln37_reg_384(5),
      S(2) => \ram_reg_0_i_131__0_n_5\,
      S(1) => \ram_reg_0_i_132__0_n_5\,
      S(0) => \ram_reg_0_i_133__0_n_5\
    );
ram_reg_6_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln31_reg_371(13),
      O => ram_reg_6_i_8_n_5
    );
\sext_ln31_reg_371_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(0),
      Q => sext_ln31_reg_371(0),
      R => '0'
    );
\sext_ln31_reg_371_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(10),
      Q => sext_ln31_reg_371(10),
      R => '0'
    );
\sext_ln31_reg_371_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(11),
      Q => sext_ln31_reg_371(11),
      R => '0'
    );
\sext_ln31_reg_371_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(12),
      Q => sext_ln31_reg_371(12),
      R => '0'
    );
\sext_ln31_reg_371_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(13),
      Q => sext_ln31_reg_371(13),
      R => '0'
    );
\sext_ln31_reg_371_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(1),
      Q => sext_ln31_reg_371(1),
      R => '0'
    );
\sext_ln31_reg_371_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(2),
      Q => sext_ln31_reg_371(2),
      R => '0'
    );
\sext_ln31_reg_371_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(3),
      Q => sext_ln31_reg_371(3),
      R => '0'
    );
\sext_ln31_reg_371_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(4),
      Q => sext_ln31_reg_371(4),
      R => '0'
    );
\sext_ln31_reg_371_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(5),
      Q => sext_ln31_reg_371(5),
      R => '0'
    );
\sext_ln31_reg_371_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(6),
      Q => sext_ln31_reg_371(6),
      R => '0'
    );
\sext_ln31_reg_371_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(7),
      Q => sext_ln31_reg_371(7),
      R => '0'
    );
\sext_ln31_reg_371_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(8),
      Q => sext_ln31_reg_371(8),
      R => '0'
    );
\sext_ln31_reg_371_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(9),
      Q => sext_ln31_reg_371(9),
      R => '0'
    );
\sub_ln37_reg_384[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => zext_ln37_2_fu_210_p1(5),
      I1 => zext_ln37_2_fu_210_p1(6),
      I2 => zext_ln37_2_fu_210_p1(7),
      O => \sub_ln37_reg_384[4]_i_1_n_5\
    );
\sub_ln37_reg_384[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F01E"
    )
        port map (
      I0 => zext_ln37_2_fu_210_p1(7),
      I1 => zext_ln37_2_fu_210_p1(6),
      I2 => zext_ln37_2_fu_210_p1(8),
      I3 => zext_ln37_2_fu_210_p1(5),
      O => p_0_in(3)
    );
\sub_ln37_reg_384[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F30C0DF2"
    )
        port map (
      I0 => zext_ln37_2_fu_210_p1(7),
      I1 => zext_ln37_2_fu_210_p1(5),
      I2 => zext_ln37_2_fu_210_p1(8),
      I3 => zext_ln37_2_fu_210_p1(9),
      I4 => zext_ln37_2_fu_210_p1(6),
      O => p_0_in(4)
    );
\sub_ln37_reg_384[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40F4BF0A"
    )
        port map (
      I0 => zext_ln37_2_fu_210_p1(8),
      I1 => zext_ln37_2_fu_210_p1(5),
      I2 => zext_ln37_2_fu_210_p1(6),
      I3 => zext_ln37_2_fu_210_p1(9),
      I4 => zext_ln37_2_fu_210_p1(7),
      O => \sub_ln37_reg_384[7]_i_1_n_5\
    );
\sub_ln37_reg_384[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABA0444"
    )
        port map (
      I0 => zext_ln37_2_fu_210_p1(7),
      I1 => zext_ln37_2_fu_210_p1(9),
      I2 => zext_ln37_2_fu_210_p1(6),
      I3 => zext_ln37_2_fu_210_p1(5),
      I4 => zext_ln37_2_fu_210_p1(8),
      O => \sub_ln37_reg_384[8]_i_1_n_5\
    );
\sub_ln37_reg_384[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA0000"
    )
        port map (
      I0 => zext_ln37_2_fu_210_p1(8),
      I1 => zext_ln37_2_fu_210_p1(5),
      I2 => zext_ln37_2_fu_210_p1(6),
      I3 => zext_ln37_2_fu_210_p1(7),
      I4 => zext_ln37_2_fu_210_p1(9),
      O => \sub_ln37_reg_384[9]_i_1_n_5\
    );
\sub_ln37_reg_384_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1350,
      D => zext_ln37_2_fu_210_p1(5),
      Q => sub_ln37_reg_384(2),
      R => '0'
    );
\sub_ln37_reg_384_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1350,
      D => \out_h_reg_379[1]_i_1_n_5\,
      Q => sub_ln37_reg_384(3),
      R => '0'
    );
\sub_ln37_reg_384_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1350,
      D => \sub_ln37_reg_384[4]_i_1_n_5\,
      Q => sub_ln37_reg_384(4),
      R => '0'
    );
\sub_ln37_reg_384_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1350,
      D => p_0_in(3),
      Q => sub_ln37_reg_384(5),
      R => '0'
    );
\sub_ln37_reg_384_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1350,
      D => p_0_in(4),
      Q => sub_ln37_reg_384(6),
      R => '0'
    );
\sub_ln37_reg_384_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1350,
      D => \sub_ln37_reg_384[7]_i_1_n_5\,
      Q => sub_ln37_reg_384(7),
      R => '0'
    );
\sub_ln37_reg_384_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1350,
      D => \sub_ln37_reg_384[8]_i_1_n_5\,
      Q => sub_ln37_reg_384(8),
      R => '0'
    );
\sub_ln37_reg_384_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1350,
      D => \sub_ln37_reg_384[9]_i_1_n_5\,
      Q => sub_ln37_reg_384(9),
      R => '0'
    );
\zext_ln24_reg_338_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_113(10),
      Q => zext_ln24_reg_338_reg(10),
      R => '0'
    );
\zext_ln24_reg_338_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_113(11),
      Q => zext_ln24_reg_338_reg(11),
      R => '0'
    );
\zext_ln24_reg_338_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_113(12),
      Q => zext_ln24_reg_338_reg(12),
      R => '0'
    );
\zext_ln24_reg_338_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_113(13),
      Q => zext_ln24_reg_338_reg(13),
      R => '0'
    );
\zext_ln24_reg_338_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_113(3),
      Q => zext_ln24_reg_338_reg(3),
      R => '0'
    );
\zext_ln24_reg_338_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_113(4),
      Q => zext_ln24_reg_338_reg(4),
      R => '0'
    );
\zext_ln24_reg_338_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_113(5),
      Q => zext_ln24_reg_338_reg(5),
      R => '0'
    );
\zext_ln24_reg_338_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_113(6),
      Q => zext_ln24_reg_338_reg(6),
      R => '0'
    );
\zext_ln24_reg_338_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_113(7),
      Q => zext_ln24_reg_338_reg(7),
      R => '0'
    );
\zext_ln24_reg_338_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_113(8),
      Q => zext_ln24_reg_338_reg(8),
      R => '0'
    );
\zext_ln24_reg_338_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_113(9),
      Q => zext_ln24_reg_338_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_pointwise_conv2d_fix_1 is
  port (
    \ap_CS_fsm_reg[31]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_14\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_15\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC;
    output_r_ce0 : out STD_LOGIC;
    input_r_address0 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    output_r_address0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    MemBank_B_ce01 : in STD_LOGIC;
    grp_padding2d_fix16_fu_431_output_r_we0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_0_i_59 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_pointwise_conv2d_fix_1_fu_497_ap_start_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_pointwise_conv2d_fix_1 : entity is "pointwise_conv2d_fix_1";
end design_1_network_0_0_pointwise_conv2d_fix_1;

architecture STRUCTURE of design_1_network_0_0_pointwise_conv2d_fix_1 is
  signal add_ln24_fu_235_p2 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal add_ln24_reg_499 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal \add_ln24_reg_499[10]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_499[6]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_499[7]_i_1_n_5\ : STD_LOGIC;
  signal add_ln37_8_fu_387_p2 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal add_ln37_8_reg_584 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal add_ln37_8_reg_5840 : STD_LOGIC;
  signal \add_ln37_8_reg_584[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln37_8_reg_584[8]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln37_8_reg_584[8]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln37_8_reg_584_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln37_8_reg_584_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln37_8_reg_584_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln37_8_reg_584_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln37_8_reg_584_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln37_8_reg_584_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln37_8_reg_584_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln37_8_reg_584_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln37_8_reg_584_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln37_8_reg_584_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln37_reg_566[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln37_reg_566[4]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln37_reg_566[4]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln37_reg_566_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln37_reg_566_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln37_reg_566_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln37_reg_566_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln37_reg_566_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln37_reg_566_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal ap_NS_fsm11_out : STD_LOGIC;
  signal buffer_0_reg_198_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \buffer_0_reg_198_reg_n_5_[16]\ : STD_LOGIC;
  signal \buffer_0_reg_198_reg_n_5_[17]\ : STD_LOGIC;
  signal \buffer_0_reg_198_reg_n_5_[18]\ : STD_LOGIC;
  signal \buffer_0_reg_198_reg_n_5_[19]\ : STD_LOGIC;
  signal \buffer_0_reg_198_reg_n_5_[20]\ : STD_LOGIC;
  signal \buffer_0_reg_198_reg_n_5_[21]\ : STD_LOGIC;
  signal \buffer_0_reg_198_reg_n_5_[22]\ : STD_LOGIC;
  signal d0 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grp_pointwise_conv2d_fix_1_fu_497_ap_done : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_497_ap_ready : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_497_output_r_we0 : STD_LOGIC;
  signal i_0_reg_164 : STD_LOGIC;
  signal \i_0_reg_164_reg_n_5_[0]\ : STD_LOGIC;
  signal \i_0_reg_164_reg_n_5_[1]\ : STD_LOGIC;
  signal \i_0_reg_164_reg_n_5_[2]\ : STD_LOGIC;
  signal \i_0_reg_164_reg_n_5_[3]\ : STD_LOGIC;
  signal \i_0_reg_164_reg_n_5_[4]\ : STD_LOGIC;
  signal i_fu_279_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal i_reg_535 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \in_d_0_reg_208[4]_i_1_n_5\ : STD_LOGIC;
  signal \in_d_0_reg_208_reg_n_5_[0]\ : STD_LOGIC;
  signal \in_d_0_reg_208_reg_n_5_[1]\ : STD_LOGIC;
  signal \in_d_0_reg_208_reg_n_5_[2]\ : STD_LOGIC;
  signal \in_d_0_reg_208_reg_n_5_[3]\ : STD_LOGIC;
  signal \in_d_0_reg_208_reg_n_5_[4]\ : STD_LOGIC;
  signal in_d_fu_381_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal in_d_reg_579 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal network_mul_mul_16s_15s_31_1_1_U35_n_10 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U35_n_11 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U35_n_12 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U35_n_13 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U35_n_14 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U35_n_15 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U35_n_16 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U35_n_17 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U35_n_18 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U35_n_19 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U35_n_20 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U35_n_21 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U35_n_22 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U35_n_23 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U35_n_24 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U35_n_25 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U35_n_26 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U35_n_27 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U35_n_28 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U35_n_5 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U35_n_6 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U35_n_7 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U35_n_8 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U35_n_9 : STD_LOGIC;
  signal out_d_0_reg_142 : STD_LOGIC;
  signal \out_d_0_reg_142_reg_n_5_[0]\ : STD_LOGIC;
  signal \out_d_0_reg_142_reg_n_5_[1]\ : STD_LOGIC;
  signal \out_d_0_reg_142_reg_n_5_[2]\ : STD_LOGIC;
  signal \out_d_0_reg_142_reg_n_5_[3]\ : STD_LOGIC;
  signal out_d_fu_247_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_d_reg_507 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \out_h_0_reg_176[3]_i_2_n_5\ : STD_LOGIC;
  signal out_h_fu_310_p2 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal out_h_reg_548 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \out_h_reg_548[0]_i_1_n_5\ : STD_LOGIC;
  signal out_w_0_reg_187 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_w_0_reg_1870 : STD_LOGIC;
  signal out_w_fu_352_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_w_reg_561 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^output_r_ce0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal phi_mul1_reg_153 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal phi_mul_reg_220 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal q00 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal q0_0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal ram_reg_0_i_105_n_5 : STD_LOGIC;
  signal ram_reg_0_i_105_n_6 : STD_LOGIC;
  signal ram_reg_0_i_105_n_7 : STD_LOGIC;
  signal ram_reg_0_i_105_n_8 : STD_LOGIC;
  signal ram_reg_0_i_119_n_5 : STD_LOGIC;
  signal ram_reg_0_i_119_n_6 : STD_LOGIC;
  signal ram_reg_0_i_119_n_7 : STD_LOGIC;
  signal ram_reg_0_i_119_n_8 : STD_LOGIC;
  signal ram_reg_0_i_126_n_6 : STD_LOGIC;
  signal ram_reg_0_i_126_n_7 : STD_LOGIC;
  signal ram_reg_0_i_126_n_8 : STD_LOGIC;
  signal ram_reg_0_i_128_n_5 : STD_LOGIC;
  signal ram_reg_0_i_128_n_6 : STD_LOGIC;
  signal ram_reg_0_i_128_n_7 : STD_LOGIC;
  signal ram_reg_0_i_128_n_8 : STD_LOGIC;
  signal ram_reg_0_i_135_n_5 : STD_LOGIC;
  signal ram_reg_0_i_135_n_6 : STD_LOGIC;
  signal ram_reg_0_i_135_n_7 : STD_LOGIC;
  signal ram_reg_0_i_135_n_8 : STD_LOGIC;
  signal ram_reg_0_i_137_n_5 : STD_LOGIC;
  signal ram_reg_0_i_137_n_6 : STD_LOGIC;
  signal ram_reg_0_i_137_n_7 : STD_LOGIC;
  signal ram_reg_0_i_137_n_8 : STD_LOGIC;
  signal ram_reg_0_i_145_n_5 : STD_LOGIC;
  signal ram_reg_0_i_151_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_152__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_153__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_154__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_154_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_155__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_155_n_5 : STD_LOGIC;
  signal ram_reg_0_i_156_n_5 : STD_LOGIC;
  signal ram_reg_0_i_157_n_5 : STD_LOGIC;
  signal ram_reg_0_i_164_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_165__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_166__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_167__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_175_n_5 : STD_LOGIC;
  signal ram_reg_0_i_176_n_5 : STD_LOGIC;
  signal ram_reg_0_i_177_n_5 : STD_LOGIC;
  signal ram_reg_0_i_178_n_5 : STD_LOGIC;
  signal ram_reg_0_i_183_n_5 : STD_LOGIC;
  signal ram_reg_0_i_184_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_185__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_186__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_187_n_5 : STD_LOGIC;
  signal ram_reg_0_i_196_n_5 : STD_LOGIC;
  signal ram_reg_0_i_197_n_5 : STD_LOGIC;
  signal ram_reg_0_i_198_n_5 : STD_LOGIC;
  signal ram_reg_0_i_199_n_5 : STD_LOGIC;
  signal sext_ln34_reg_522 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sext_ln37_fu_367_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal sext_ln37_reg_571 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal shl_ln_reg_527 : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \sub_ln37_reg_553[3]_i_1_n_5\ : STD_LOGIC;
  signal sub_ln37_reg_553_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal trunc_ln28_reg_517 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \trunc_ln28_reg_517[0]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln28_reg_517[1]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln28_reg_517[2]_i_1_n_5\ : STD_LOGIC;
  signal zext_ln24_reg_494 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal zext_ln37_7_fu_324_p1 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_add_ln37_8_reg_584_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln37_8_reg_584_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln37_reg_566_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_add_ln37_reg_566_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_add_ln37_reg_566_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_i_115_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_i_115_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_i_126_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln24_reg_499[10]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \add_ln24_reg_499[3]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \add_ln24_reg_499[4]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \add_ln24_reg_499[5]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \add_ln24_reg_499[6]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \add_ln24_reg_499[9]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2__1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \ap_CS_fsm[15]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \ap_CS_fsm[16]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__2\ : label is "soft_lutpair154";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of grp_pointwise_conv2d_fix_1_fu_497_ap_start_reg_i_1 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \i_reg_535[1]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \i_reg_535[2]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \i_reg_535[3]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \i_reg_535[4]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \in_d_reg_579[1]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \in_d_reg_579[2]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \in_d_reg_579[3]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \in_d_reg_579[4]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \out_d_reg_507[0]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \out_d_reg_507[1]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \out_d_reg_507[2]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \out_d_reg_507[3]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \out_h_reg_548[1]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \out_h_reg_548[2]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \out_h_reg_548[3]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \out_w_reg_561[0]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \out_w_reg_561[1]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \out_w_reg_561[2]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \out_w_reg_561[3]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \sub_ln37_reg_553[3]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \sub_ln37_reg_553[4]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sub_ln37_reg_553[5]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \sub_ln37_reg_553[6]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \sub_ln37_reg_553[7]_i_1\ : label is "soft_lutpair162";
begin
  output_r_ce0 <= \^output_r_ce0\;
SeparableConv2D_1_b_s_U: entity work.design_1_network_0_0_pointwise_conv2d_fix_1_SeparableConv2D_1_b_s
     port map (
      D(12 downto 10) => q0_0(13 downto 11),
      D(9 downto 0) => q0_0(9 downto 0),
      Q(2) => \out_d_0_reg_142_reg_n_5_[2]\,
      Q(1) => \out_d_0_reg_142_reg_n_5_[1]\,
      Q(0) => \out_d_0_reg_142_reg_n_5_[0]\,
      ap_clk => ap_clk,
      \q0_reg[6]\(0) => ap_CS_fsm_state2
    );
SeparableConv2D_1_w_s_U: entity work.design_1_network_0_0_pointwise_conv2d_fix_1_SeparableConv2D_1_w_s
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      d0(14 downto 0) => d0(14 downto 0),
      q0_reg(4) => \i_0_reg_164_reg_n_5_[4]\,
      q0_reg(3) => \i_0_reg_164_reg_n_5_[3]\,
      q0_reg(2) => \i_0_reg_164_reg_n_5_[2]\,
      q0_reg(1) => \i_0_reg_164_reg_n_5_[1]\,
      q0_reg(0) => \i_0_reg_164_reg_n_5_[0]\,
      q0_reg_0(2 downto 0) => shl_ln_reg_527(6 downto 4)
    );
\add_ln24_reg_499[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => phi_mul1_reg_153(8),
      I1 => \add_ln24_reg_499[10]_i_2_n_5\,
      I2 => phi_mul1_reg_153(9),
      I3 => phi_mul1_reg_153(10),
      O => add_ln24_fu_235_p2(10)
    );
\add_ln24_reg_499[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => phi_mul1_reg_153(6),
      I1 => phi_mul1_reg_153(5),
      I2 => phi_mul1_reg_153(3),
      I3 => phi_mul1_reg_153(2),
      I4 => phi_mul1_reg_153(4),
      I5 => phi_mul1_reg_153(7),
      O => \add_ln24_reg_499[10]_i_2_n_5\
    );
\add_ln24_reg_499[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul1_reg_153(2),
      O => add_ln24_fu_235_p2(2)
    );
\add_ln24_reg_499[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_153(2),
      I1 => phi_mul1_reg_153(3),
      O => add_ln24_fu_235_p2(3)
    );
\add_ln24_reg_499[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => phi_mul1_reg_153(2),
      I1 => phi_mul1_reg_153(3),
      I2 => phi_mul1_reg_153(4),
      O => add_ln24_fu_235_p2(4)
    );
\add_ln24_reg_499[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => phi_mul1_reg_153(3),
      I1 => phi_mul1_reg_153(2),
      I2 => phi_mul1_reg_153(4),
      I3 => phi_mul1_reg_153(5),
      O => add_ln24_fu_235_p2(5)
    );
\add_ln24_reg_499[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80007FFF"
    )
        port map (
      I0 => phi_mul1_reg_153(4),
      I1 => phi_mul1_reg_153(2),
      I2 => phi_mul1_reg_153(3),
      I3 => phi_mul1_reg_153(5),
      I4 => phi_mul1_reg_153(6),
      O => \add_ln24_reg_499[6]_i_1_n_5\
    );
\add_ln24_reg_499[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA15555555"
    )
        port map (
      I0 => phi_mul1_reg_153(6),
      I1 => phi_mul1_reg_153(5),
      I2 => phi_mul1_reg_153(3),
      I3 => phi_mul1_reg_153(2),
      I4 => phi_mul1_reg_153(4),
      I5 => phi_mul1_reg_153(7),
      O => \add_ln24_reg_499[7]_i_1_n_5\
    );
\add_ln24_reg_499[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln24_reg_499[10]_i_2_n_5\,
      I1 => phi_mul1_reg_153(8),
      O => add_ln24_fu_235_p2(8)
    );
\add_ln24_reg_499[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_ln24_reg_499[10]_i_2_n_5\,
      I1 => phi_mul1_reg_153(8),
      I2 => phi_mul1_reg_153(9),
      O => add_ln24_fu_235_p2(9)
    );
\add_ln24_reg_499_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_235_p2(10),
      Q => add_ln24_reg_499(10),
      R => '0'
    );
\add_ln24_reg_499_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_235_p2(2),
      Q => add_ln24_reg_499(2),
      R => '0'
    );
\add_ln24_reg_499_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_235_p2(3),
      Q => add_ln24_reg_499(3),
      R => '0'
    );
\add_ln24_reg_499_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_235_p2(4),
      Q => add_ln24_reg_499(4),
      R => '0'
    );
\add_ln24_reg_499_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_235_p2(5),
      Q => add_ln24_reg_499(5),
      R => '0'
    );
\add_ln24_reg_499_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \add_ln24_reg_499[6]_i_1_n_5\,
      Q => add_ln24_reg_499(6),
      R => '0'
    );
\add_ln24_reg_499_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \add_ln24_reg_499[7]_i_1_n_5\,
      Q => add_ln24_reg_499(7),
      R => '0'
    );
\add_ln24_reg_499_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_235_p2(8),
      Q => add_ln24_reg_499(8),
      R => '0'
    );
\add_ln24_reg_499_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_235_p2(9),
      Q => add_ln24_reg_499(9),
      R => '0'
    );
\add_ln37_8_reg_584[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_220(2),
      O => \add_ln37_8_reg_584[4]_i_2_n_5\
    );
\add_ln37_8_reg_584[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_220(7),
      O => \add_ln37_8_reg_584[8]_i_2_n_5\
    );
\add_ln37_8_reg_584[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_220(6),
      O => \add_ln37_8_reg_584[8]_i_3_n_5\
    );
\add_ln37_8_reg_584_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_8_reg_5840,
      D => add_ln37_8_fu_387_p2(10),
      Q => add_ln37_8_reg_584(10),
      R => '0'
    );
\add_ln37_8_reg_584_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_8_reg_5840,
      D => add_ln37_8_fu_387_p2(11),
      Q => add_ln37_8_reg_584(11),
      R => '0'
    );
\add_ln37_8_reg_584_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln37_8_reg_584_reg[8]_i_1_n_5\,
      CO(3 downto 2) => \NLW_add_ln37_8_reg_584_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln37_8_reg_584_reg[11]_i_1_n_7\,
      CO(0) => \add_ln37_8_reg_584_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln37_8_reg_584_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln37_8_fu_387_p2(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => phi_mul_reg_220(11 downto 9)
    );
\add_ln37_8_reg_584_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_8_reg_5840,
      D => add_ln37_8_fu_387_p2(1),
      Q => add_ln37_8_reg_584(1),
      R => '0'
    );
\add_ln37_8_reg_584_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_8_reg_5840,
      D => add_ln37_8_fu_387_p2(2),
      Q => add_ln37_8_reg_584(2),
      R => '0'
    );
\add_ln37_8_reg_584_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_8_reg_5840,
      D => add_ln37_8_fu_387_p2(3),
      Q => add_ln37_8_reg_584(3),
      R => '0'
    );
\add_ln37_8_reg_584_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_8_reg_5840,
      D => add_ln37_8_fu_387_p2(4),
      Q => add_ln37_8_reg_584(4),
      R => '0'
    );
\add_ln37_8_reg_584_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln37_8_reg_584_reg[4]_i_1_n_5\,
      CO(2) => \add_ln37_8_reg_584_reg[4]_i_1_n_6\,
      CO(1) => \add_ln37_8_reg_584_reg[4]_i_1_n_7\,
      CO(0) => \add_ln37_8_reg_584_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => phi_mul_reg_220(2),
      DI(0) => '0',
      O(3 downto 0) => add_ln37_8_fu_387_p2(4 downto 1),
      S(3 downto 2) => phi_mul_reg_220(4 downto 3),
      S(1) => \add_ln37_8_reg_584[4]_i_2_n_5\,
      S(0) => phi_mul_reg_220(1)
    );
\add_ln37_8_reg_584_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_8_reg_5840,
      D => add_ln37_8_fu_387_p2(5),
      Q => add_ln37_8_reg_584(5),
      R => '0'
    );
\add_ln37_8_reg_584_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_8_reg_5840,
      D => add_ln37_8_fu_387_p2(6),
      Q => add_ln37_8_reg_584(6),
      R => '0'
    );
\add_ln37_8_reg_584_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_8_reg_5840,
      D => add_ln37_8_fu_387_p2(7),
      Q => add_ln37_8_reg_584(7),
      R => '0'
    );
\add_ln37_8_reg_584_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_8_reg_5840,
      D => add_ln37_8_fu_387_p2(8),
      Q => add_ln37_8_reg_584(8),
      R => '0'
    );
\add_ln37_8_reg_584_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln37_8_reg_584_reg[4]_i_1_n_5\,
      CO(3) => \add_ln37_8_reg_584_reg[8]_i_1_n_5\,
      CO(2) => \add_ln37_8_reg_584_reg[8]_i_1_n_6\,
      CO(1) => \add_ln37_8_reg_584_reg[8]_i_1_n_7\,
      CO(0) => \add_ln37_8_reg_584_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => phi_mul_reg_220(7 downto 6),
      DI(0) => '0',
      O(3 downto 0) => add_ln37_8_fu_387_p2(8 downto 5),
      S(3) => phi_mul_reg_220(8),
      S(2) => \add_ln37_8_reg_584[8]_i_2_n_5\,
      S(1) => \add_ln37_8_reg_584[8]_i_3_n_5\,
      S(0) => phi_mul_reg_220(5)
    );
\add_ln37_8_reg_584_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_8_reg_5840,
      D => add_ln37_8_fu_387_p2(9),
      Q => add_ln37_8_reg_584(9),
      R => '0'
    );
\add_ln37_reg_566[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln37_reg_553_reg(0),
      I1 => out_w_0_reg_187(1),
      O => sext_ln37_fu_367_p1(1)
    );
\add_ln37_reg_566[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln37_reg_553_reg(2),
      I1 => out_w_0_reg_187(3),
      O => \add_ln37_reg_566[4]_i_2_n_5\
    );
\add_ln37_reg_566[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln37_reg_553_reg(1),
      I1 => out_w_0_reg_187(2),
      O => \add_ln37_reg_566[4]_i_3_n_5\
    );
\add_ln37_reg_566[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln37_reg_553_reg(0),
      I1 => out_w_0_reg_187(1),
      O => \add_ln37_reg_566[4]_i_4_n_5\
    );
\add_ln37_reg_566_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \in_d_0_reg_208[4]_i_1_n_5\,
      D => out_w_0_reg_187(0),
      Q => sext_ln37_reg_571(0),
      R => '0'
    );
\add_ln37_reg_566_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \in_d_0_reg_208[4]_i_1_n_5\,
      D => sext_ln37_fu_367_p1(1),
      Q => sext_ln37_reg_571(1),
      R => '0'
    );
\add_ln37_reg_566_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \in_d_0_reg_208[4]_i_1_n_5\,
      D => sext_ln37_fu_367_p1(2),
      Q => sext_ln37_reg_571(2),
      R => '0'
    );
\add_ln37_reg_566_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \in_d_0_reg_208[4]_i_1_n_5\,
      D => sext_ln37_fu_367_p1(3),
      Q => sext_ln37_reg_571(3),
      R => '0'
    );
\add_ln37_reg_566_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \in_d_0_reg_208[4]_i_1_n_5\,
      D => sext_ln37_fu_367_p1(4),
      Q => sext_ln37_reg_571(4),
      R => '0'
    );
\add_ln37_reg_566_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln37_reg_566_reg[4]_i_1_n_5\,
      CO(2) => \add_ln37_reg_566_reg[4]_i_1_n_6\,
      CO(1) => \add_ln37_reg_566_reg[4]_i_1_n_7\,
      CO(0) => \add_ln37_reg_566_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => sub_ln37_reg_553_reg(2 downto 0),
      O(3 downto 1) => sext_ln37_fu_367_p1(4 downto 2),
      O(0) => \NLW_add_ln37_reg_566_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => sub_ln37_reg_553_reg(3),
      S(2) => \add_ln37_reg_566[4]_i_2_n_5\,
      S(1) => \add_ln37_reg_566[4]_i_3_n_5\,
      S(0) => \add_ln37_reg_566[4]_i_4_n_5\
    );
\add_ln37_reg_566_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \in_d_0_reg_208[4]_i_1_n_5\,
      D => sext_ln37_fu_367_p1(5),
      Q => sext_ln37_reg_571(5),
      R => '0'
    );
\add_ln37_reg_566_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \in_d_0_reg_208[4]_i_1_n_5\,
      D => sext_ln37_fu_367_p1(6),
      Q => sext_ln37_reg_571(6),
      R => '0'
    );
\add_ln37_reg_566_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \in_d_0_reg_208[4]_i_1_n_5\,
      D => sext_ln37_fu_367_p1(7),
      Q => sext_ln37_reg_571(7),
      R => '0'
    );
\add_ln37_reg_566_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \in_d_0_reg_208[4]_i_1_n_5\,
      D => sext_ln37_fu_367_p1(8),
      Q => sext_ln37_reg_571(8),
      R => '0'
    );
\add_ln37_reg_566_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln37_reg_566_reg[4]_i_1_n_5\,
      CO(3) => sext_ln37_fu_367_p1(8),
      CO(2) => \NLW_add_ln37_reg_566_reg[8]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \add_ln37_reg_566_reg[8]_i_1_n_7\,
      CO(0) => \add_ln37_reg_566_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln37_reg_566_reg[8]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => sext_ln37_fu_367_p1(7 downto 5),
      S(3) => '1',
      S(2 downto 0) => sub_ln37_reg_553_reg(6 downto 4)
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_1_fu_497_ap_ready,
      I1 => grp_pointwise_conv2d_fix_1_fu_497_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      O => grp_pointwise_conv2d_fix_1_fu_497_ap_done
    );
\ap_CS_fsm[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_142_reg_n_5_[3]\,
      I2 => \out_d_0_reg_142_reg_n_5_[1]\,
      I3 => \out_d_0_reg_142_reg_n_5_[0]\,
      I4 => \out_d_0_reg_142_reg_n_5_[2]\,
      O => grp_pointwise_conv2d_fix_1_fu_497_ap_ready
    );
\ap_CS_fsm[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4500"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_1_fu_497_ap_ready,
      I1 => grp_pointwise_conv2d_fix_1_fu_497_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(1),
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_pointwise_conv2d_fix_1_fu_497_ap_start_reg,
      I2 => grp_pointwise_conv2d_fix_1_fu_497_ap_ready,
      I3 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_NS_fsm10_out,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_pointwise_conv2d_fix_1_fu_497_ap_start_reg,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_142_reg_n_5_[3]\,
      I2 => \out_d_0_reg_142_reg_n_5_[1]\,
      I3 => \out_d_0_reg_142_reg_n_5_[0]\,
      I4 => \out_d_0_reg_142_reg_n_5_[2]\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => ap_CS_fsm_state3,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF00EF00"
    )
        port map (
      I0 => \i_0_reg_164_reg_n_5_[3]\,
      I1 => \i_0_reg_164_reg_n_5_[2]\,
      I2 => \i_0_reg_164_reg_n_5_[4]\,
      I3 => ap_CS_fsm_state4,
      I4 => \i_0_reg_164_reg_n_5_[0]\,
      I5 => \i_0_reg_164_reg_n_5_[1]\,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => ap_NS_fsm11_out,
      I1 => ap_CS_fsm_state7,
      I2 => out_w_0_reg_187(0),
      I3 => out_w_0_reg_187(1),
      I4 => out_w_0_reg_187(3),
      I5 => out_w_0_reg_187(2),
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF7F0000"
    )
        port map (
      I0 => zext_ln37_7_fu_324_p1(6),
      I1 => zext_ln37_7_fu_324_p1(5),
      I2 => zext_ln37_7_fu_324_p1(7),
      I3 => zext_ln37_7_fu_324_p1(4),
      I4 => ap_CS_fsm_state6,
      I5 => grp_pointwise_conv2d_fix_1_fu_497_output_r_we0,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => out_w_0_reg_187(0),
      I2 => out_w_0_reg_187(1),
      I3 => out_w_0_reg_187(3),
      I4 => out_w_0_reg_187(2),
      I5 => ap_CS_fsm_state7,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA8A"
    )
        port map (
      I0 => \^output_r_ce0\,
      I1 => \in_d_0_reg_208_reg_n_5_[3]\,
      I2 => \in_d_0_reg_208_reg_n_5_[4]\,
      I3 => \in_d_0_reg_208_reg_n_5_[2]\,
      I4 => \in_d_0_reg_208_reg_n_5_[0]\,
      I5 => \in_d_0_reg_208_reg_n_5_[1]\,
      O => add_ln37_8_reg_5840
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_pointwise_conv2d_fix_1_fu_497_ap_done,
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state10,
      Q => ap_CS_fsm_state11,
      R => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => SR(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => SR(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => SR(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => SR(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => \^output_r_ce0\,
      R => SR(0)
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => add_ln37_8_reg_5840,
      Q => ap_CS_fsm_state9,
      R => SR(0)
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state9,
      Q => ap_CS_fsm_state10,
      R => SR(0)
    );
\buffer_0_reg_198_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U35_n_8,
      Q => buffer_0_reg_198_reg(0),
      R => '0'
    );
\buffer_0_reg_198_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U35_n_14,
      Q => buffer_0_reg_198_reg(10),
      R => '0'
    );
\buffer_0_reg_198_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U35_n_13,
      Q => buffer_0_reg_198_reg(11),
      R => '0'
    );
\buffer_0_reg_198_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U35_n_20,
      Q => buffer_0_reg_198_reg(12),
      R => '0'
    );
\buffer_0_reg_198_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U35_n_19,
      Q => buffer_0_reg_198_reg(13),
      R => '0'
    );
\buffer_0_reg_198_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U35_n_18,
      Q => buffer_0_reg_198_reg(14),
      R => '0'
    );
\buffer_0_reg_198_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U35_n_17,
      Q => buffer_0_reg_198_reg(15),
      R => '0'
    );
\buffer_0_reg_198_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U35_n_24,
      Q => \buffer_0_reg_198_reg_n_5_[16]\,
      R => '0'
    );
\buffer_0_reg_198_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U35_n_23,
      Q => \buffer_0_reg_198_reg_n_5_[17]\,
      R => '0'
    );
\buffer_0_reg_198_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U35_n_22,
      Q => \buffer_0_reg_198_reg_n_5_[18]\,
      R => '0'
    );
\buffer_0_reg_198_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U35_n_21,
      Q => \buffer_0_reg_198_reg_n_5_[19]\,
      R => '0'
    );
\buffer_0_reg_198_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U35_n_7,
      Q => buffer_0_reg_198_reg(1),
      R => '0'
    );
\buffer_0_reg_198_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U35_n_28,
      Q => \buffer_0_reg_198_reg_n_5_[20]\,
      R => '0'
    );
\buffer_0_reg_198_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U35_n_27,
      Q => \buffer_0_reg_198_reg_n_5_[21]\,
      R => '0'
    );
\buffer_0_reg_198_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U35_n_26,
      Q => \buffer_0_reg_198_reg_n_5_[22]\,
      R => '0'
    );
\buffer_0_reg_198_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U35_n_25,
      Q => buffer_0_reg_198_reg(23),
      R => '0'
    );
\buffer_0_reg_198_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U35_n_6,
      Q => buffer_0_reg_198_reg(2),
      R => '0'
    );
\buffer_0_reg_198_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U35_n_5,
      Q => buffer_0_reg_198_reg(3),
      R => '0'
    );
\buffer_0_reg_198_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U35_n_12,
      Q => buffer_0_reg_198_reg(4),
      R => '0'
    );
\buffer_0_reg_198_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U35_n_11,
      Q => buffer_0_reg_198_reg(5),
      R => '0'
    );
\buffer_0_reg_198_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U35_n_10,
      Q => buffer_0_reg_198_reg(6),
      R => '0'
    );
\buffer_0_reg_198_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U35_n_9,
      Q => buffer_0_reg_198_reg(7),
      R => '0'
    );
\buffer_0_reg_198_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U35_n_16,
      Q => buffer_0_reg_198_reg(8),
      R => '0'
    );
\buffer_0_reg_198_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U35_n_15,
      Q => buffer_0_reg_198_reg(9),
      R => '0'
    );
grp_pointwise_conv2d_fix_1_fu_497_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_1_fu_497_ap_ready,
      I1 => Q(0),
      I2 => grp_pointwise_conv2d_fix_1_fu_497_ap_start_reg,
      O => \ap_CS_fsm_reg[14]\
    );
\i_0_reg_164[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state5,
      O => i_0_reg_164
    );
\i_0_reg_164_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_535(0),
      Q => \i_0_reg_164_reg_n_5_[0]\,
      R => i_0_reg_164
    );
\i_0_reg_164_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_535(1),
      Q => \i_0_reg_164_reg_n_5_[1]\,
      R => i_0_reg_164
    );
\i_0_reg_164_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_535(2),
      Q => \i_0_reg_164_reg_n_5_[2]\,
      R => i_0_reg_164
    );
\i_0_reg_164_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_535(3),
      Q => \i_0_reg_164_reg_n_5_[3]\,
      R => i_0_reg_164
    );
\i_0_reg_164_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_535(4),
      Q => \i_0_reg_164_reg_n_5_[4]\,
      R => i_0_reg_164
    );
\i_reg_535[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_0_reg_164_reg_n_5_[0]\,
      O => i_fu_279_p2(0)
    );
\i_reg_535[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_0_reg_164_reg_n_5_[0]\,
      I1 => \i_0_reg_164_reg_n_5_[1]\,
      O => i_fu_279_p2(1)
    );
\i_reg_535[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i_0_reg_164_reg_n_5_[2]\,
      I1 => \i_0_reg_164_reg_n_5_[1]\,
      I2 => \i_0_reg_164_reg_n_5_[0]\,
      O => i_fu_279_p2(2)
    );
\i_reg_535[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i_0_reg_164_reg_n_5_[3]\,
      I1 => \i_0_reg_164_reg_n_5_[0]\,
      I2 => \i_0_reg_164_reg_n_5_[1]\,
      I3 => \i_0_reg_164_reg_n_5_[2]\,
      O => i_fu_279_p2(3)
    );
\i_reg_535[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \i_0_reg_164_reg_n_5_[4]\,
      I1 => \i_0_reg_164_reg_n_5_[2]\,
      I2 => \i_0_reg_164_reg_n_5_[1]\,
      I3 => \i_0_reg_164_reg_n_5_[0]\,
      I4 => \i_0_reg_164_reg_n_5_[3]\,
      O => i_fu_279_p2(4)
    );
\i_reg_535_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_fu_279_p2(0),
      Q => i_reg_535(0),
      R => '0'
    );
\i_reg_535_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_fu_279_p2(1),
      Q => i_reg_535(1),
      R => '0'
    );
\i_reg_535_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_fu_279_p2(2),
      Q => i_reg_535(2),
      R => '0'
    );
\i_reg_535_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_fu_279_p2(3),
      Q => i_reg_535(3),
      R => '0'
    );
\i_reg_535_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_fu_279_p2(4),
      Q => i_reg_535(4),
      R => '0'
    );
\in_d_0_reg_208[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => out_w_0_reg_187(2),
      I2 => out_w_0_reg_187(3),
      I3 => out_w_0_reg_187(1),
      I4 => out_w_0_reg_187(0),
      O => \in_d_0_reg_208[4]_i_1_n_5\
    );
\in_d_0_reg_208_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_d_reg_579(0),
      Q => \in_d_0_reg_208_reg_n_5_[0]\,
      R => \in_d_0_reg_208[4]_i_1_n_5\
    );
\in_d_0_reg_208_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_d_reg_579(1),
      Q => \in_d_0_reg_208_reg_n_5_[1]\,
      R => \in_d_0_reg_208[4]_i_1_n_5\
    );
\in_d_0_reg_208_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_d_reg_579(2),
      Q => \in_d_0_reg_208_reg_n_5_[2]\,
      R => \in_d_0_reg_208[4]_i_1_n_5\
    );
\in_d_0_reg_208_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_d_reg_579(3),
      Q => \in_d_0_reg_208_reg_n_5_[3]\,
      R => \in_d_0_reg_208[4]_i_1_n_5\
    );
\in_d_0_reg_208_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_d_reg_579(4),
      Q => \in_d_0_reg_208_reg_n_5_[4]\,
      R => \in_d_0_reg_208[4]_i_1_n_5\
    );
\in_d_reg_579[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \in_d_0_reg_208_reg_n_5_[0]\,
      O => in_d_fu_381_p2(0)
    );
\in_d_reg_579[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in_d_0_reg_208_reg_n_5_[0]\,
      I1 => \in_d_0_reg_208_reg_n_5_[1]\,
      O => in_d_fu_381_p2(1)
    );
\in_d_reg_579[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \in_d_0_reg_208_reg_n_5_[2]\,
      I1 => \in_d_0_reg_208_reg_n_5_[1]\,
      I2 => \in_d_0_reg_208_reg_n_5_[0]\,
      O => in_d_fu_381_p2(2)
    );
\in_d_reg_579[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \in_d_0_reg_208_reg_n_5_[3]\,
      I1 => \in_d_0_reg_208_reg_n_5_[0]\,
      I2 => \in_d_0_reg_208_reg_n_5_[1]\,
      I3 => \in_d_0_reg_208_reg_n_5_[2]\,
      O => in_d_fu_381_p2(3)
    );
\in_d_reg_579[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \in_d_0_reg_208_reg_n_5_[4]\,
      I1 => \in_d_0_reg_208_reg_n_5_[2]\,
      I2 => \in_d_0_reg_208_reg_n_5_[1]\,
      I3 => \in_d_0_reg_208_reg_n_5_[0]\,
      I4 => \in_d_0_reg_208_reg_n_5_[3]\,
      O => in_d_fu_381_p2(4)
    );
\in_d_reg_579_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^output_r_ce0\,
      D => in_d_fu_381_p2(0),
      Q => in_d_reg_579(0),
      R => '0'
    );
\in_d_reg_579_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^output_r_ce0\,
      D => in_d_fu_381_p2(1),
      Q => in_d_reg_579(1),
      R => '0'
    );
\in_d_reg_579_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^output_r_ce0\,
      D => in_d_fu_381_p2(2),
      Q => in_d_reg_579(2),
      R => '0'
    );
\in_d_reg_579_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^output_r_ce0\,
      D => in_d_fu_381_p2(3),
      Q => in_d_reg_579(3),
      R => '0'
    );
\in_d_reg_579_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^output_r_ce0\,
      D => in_d_fu_381_p2(4),
      Q => in_d_reg_579(4),
      R => '0'
    );
kernel_buffer_1_U: entity work.design_1_network_0_0_pointwise_conv2d_fix_1_kernel_buffer_1_11
     port map (
      Q(3) => \in_d_0_reg_208_reg_n_5_[3]\,
      Q(2) => \in_d_0_reg_208_reg_n_5_[2]\,
      Q(1) => \in_d_0_reg_208_reg_n_5_[1]\,
      Q(0) => \in_d_0_reg_208_reg_n_5_[0]\,
      ap_clk => ap_clk,
      d0(14 downto 0) => d0(14 downto 0),
      p(1) => ap_CS_fsm_state9,
      p(0) => ap_CS_fsm_state5,
      p_0(3) => \i_0_reg_164_reg_n_5_[3]\,
      p_0(2) => \i_0_reg_164_reg_n_5_[2]\,
      p_0(1) => \i_0_reg_164_reg_n_5_[1]\,
      p_0(0) => \i_0_reg_164_reg_n_5_[0]\,
      q00(14 downto 0) => q00(14 downto 0)
    );
network_mul_mul_16s_15s_31_1_1_U35: entity work.design_1_network_0_0_network_mul_mul_16s_15s_31_1_1_12
     port map (
      O(3) => network_mul_mul_16s_15s_31_1_1_U35_n_5,
      O(2) => network_mul_mul_16s_15s_31_1_1_U35_n_6,
      O(1) => network_mul_mul_16s_15s_31_1_1_U35_n_7,
      O(0) => network_mul_mul_16s_15s_31_1_1_U35_n_8,
      Q(3) => ap_CS_fsm_state10,
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state7,
      Q(0) => ap_CS_fsm_state5,
      ap_clk => ap_clk,
      buffer_0_reg_198_reg(16) => buffer_0_reg_198_reg(23),
      buffer_0_reg_198_reg(15 downto 0) => buffer_0_reg_198_reg(15 downto 0),
      \buffer_0_reg_198_reg[19]\ => \buffer_0_reg_198_reg_n_5_[16]\,
      \buffer_0_reg_198_reg[19]_0\ => \buffer_0_reg_198_reg_n_5_[17]\,
      \buffer_0_reg_198_reg[19]_1\ => \buffer_0_reg_198_reg_n_5_[18]\,
      \buffer_0_reg_198_reg[19]_2\ => \buffer_0_reg_198_reg_n_5_[19]\,
      \buffer_0_reg_198_reg[23]\(3 downto 0) => out_w_0_reg_187(3 downto 0),
      \buffer_0_reg_198_reg[23]_0\(12 downto 10) => sext_ln34_reg_522(13 downto 11),
      \buffer_0_reg_198_reg[23]_0\(9 downto 0) => sext_ln34_reg_522(9 downto 0),
      \buffer_0_reg_198_reg[23]_1\ => \in_d_0_reg_208[4]_i_1_n_5\,
      \buffer_0_reg_198_reg[23]_2\ => \buffer_0_reg_198_reg_n_5_[20]\,
      \buffer_0_reg_198_reg[23]_3\ => \buffer_0_reg_198_reg_n_5_[21]\,
      \buffer_0_reg_198_reg[23]_4\ => \buffer_0_reg_198_reg_n_5_[22]\,
      p(3) => network_mul_mul_16s_15s_31_1_1_U35_n_9,
      p(2) => network_mul_mul_16s_15s_31_1_1_U35_n_10,
      p(1) => network_mul_mul_16s_15s_31_1_1_U35_n_11,
      p(0) => network_mul_mul_16s_15s_31_1_1_U35_n_12,
      p_0(3) => network_mul_mul_16s_15s_31_1_1_U35_n_13,
      p_0(2) => network_mul_mul_16s_15s_31_1_1_U35_n_14,
      p_0(1) => network_mul_mul_16s_15s_31_1_1_U35_n_15,
      p_0(0) => network_mul_mul_16s_15s_31_1_1_U35_n_16,
      p_1(3) => network_mul_mul_16s_15s_31_1_1_U35_n_17,
      p_1(2) => network_mul_mul_16s_15s_31_1_1_U35_n_18,
      p_1(1) => network_mul_mul_16s_15s_31_1_1_U35_n_19,
      p_1(0) => network_mul_mul_16s_15s_31_1_1_U35_n_20,
      p_2(3) => network_mul_mul_16s_15s_31_1_1_U35_n_21,
      p_2(2) => network_mul_mul_16s_15s_31_1_1_U35_n_22,
      p_2(1) => network_mul_mul_16s_15s_31_1_1_U35_n_23,
      p_2(0) => network_mul_mul_16s_15s_31_1_1_U35_n_24,
      p_3(3) => network_mul_mul_16s_15s_31_1_1_U35_n_25,
      p_3(2) => network_mul_mul_16s_15s_31_1_1_U35_n_26,
      p_3(1) => network_mul_mul_16s_15s_31_1_1_U35_n_27,
      p_3(0) => network_mul_mul_16s_15s_31_1_1_U35_n_28,
      q0(15 downto 0) => q0(15 downto 0),
      q00(14 downto 0) => q00(14 downto 0)
    );
\out_d_0_reg_142[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_pointwise_conv2d_fix_1_fu_497_ap_start_reg,
      I2 => ap_NS_fsm10_out,
      O => out_d_0_reg_142
    );
\out_d_0_reg_142[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => zext_ln37_7_fu_324_p1(4),
      I2 => zext_ln37_7_fu_324_p1(7),
      I3 => zext_ln37_7_fu_324_p1(5),
      I4 => zext_ln37_7_fu_324_p1(6),
      O => ap_NS_fsm10_out
    );
\out_d_0_reg_142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_507(0),
      Q => \out_d_0_reg_142_reg_n_5_[0]\,
      R => out_d_0_reg_142
    );
\out_d_0_reg_142_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_507(1),
      Q => \out_d_0_reg_142_reg_n_5_[1]\,
      R => out_d_0_reg_142
    );
\out_d_0_reg_142_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_507(2),
      Q => \out_d_0_reg_142_reg_n_5_[2]\,
      R => out_d_0_reg_142
    );
\out_d_0_reg_142_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_507(3),
      Q => \out_d_0_reg_142_reg_n_5_[3]\,
      R => out_d_0_reg_142
    );
\out_d_reg_507[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_d_0_reg_142_reg_n_5_[0]\,
      O => out_d_fu_247_p2(0)
    );
\out_d_reg_507[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_d_0_reg_142_reg_n_5_[1]\,
      I1 => \out_d_0_reg_142_reg_n_5_[0]\,
      O => out_d_fu_247_p2(1)
    );
\out_d_reg_507[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \out_d_0_reg_142_reg_n_5_[2]\,
      I1 => \out_d_0_reg_142_reg_n_5_[0]\,
      I2 => \out_d_0_reg_142_reg_n_5_[1]\,
      O => out_d_fu_247_p2(2)
    );
\out_d_reg_507[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \out_d_0_reg_142_reg_n_5_[3]\,
      I1 => \out_d_0_reg_142_reg_n_5_[1]\,
      I2 => \out_d_0_reg_142_reg_n_5_[0]\,
      I3 => \out_d_0_reg_142_reg_n_5_[2]\,
      O => out_d_fu_247_p2(3)
    );
\out_d_reg_507_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_247_p2(0),
      Q => out_d_reg_507(0),
      R => '0'
    );
\out_d_reg_507_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_247_p2(1),
      Q => out_d_reg_507(1),
      R => '0'
    );
\out_d_reg_507_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_247_p2(2),
      Q => out_d_reg_507(2),
      R => '0'
    );
\out_d_reg_507_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_247_p2(3),
      Q => out_d_reg_507(3),
      R => '0'
    );
\out_h_0_reg_176[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \i_0_reg_164_reg_n_5_[1]\,
      I1 => \i_0_reg_164_reg_n_5_[0]\,
      I2 => ap_CS_fsm_state4,
      I3 => \i_0_reg_164_reg_n_5_[4]\,
      I4 => \i_0_reg_164_reg_n_5_[2]\,
      I5 => \i_0_reg_164_reg_n_5_[3]\,
      O => ap_NS_fsm11_out
    );
\out_h_0_reg_176[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => out_w_0_reg_187(2),
      I1 => out_w_0_reg_187(3),
      I2 => out_w_0_reg_187(1),
      I3 => out_w_0_reg_187(0),
      I4 => ap_CS_fsm_state7,
      O => \out_h_0_reg_176[3]_i_2_n_5\
    );
\out_h_0_reg_176_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_h_0_reg_176[3]_i_2_n_5\,
      D => out_h_reg_548(0),
      Q => zext_ln37_7_fu_324_p1(4),
      R => ap_NS_fsm11_out
    );
\out_h_0_reg_176_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_h_0_reg_176[3]_i_2_n_5\,
      D => out_h_reg_548(1),
      Q => zext_ln37_7_fu_324_p1(5),
      R => ap_NS_fsm11_out
    );
\out_h_0_reg_176_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_h_0_reg_176[3]_i_2_n_5\,
      D => out_h_reg_548(2),
      Q => zext_ln37_7_fu_324_p1(6),
      R => ap_NS_fsm11_out
    );
\out_h_0_reg_176_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_h_0_reg_176[3]_i_2_n_5\,
      D => out_h_reg_548(3),
      Q => zext_ln37_7_fu_324_p1(7),
      R => ap_NS_fsm11_out
    );
\out_h_reg_548[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln37_7_fu_324_p1(4),
      O => \out_h_reg_548[0]_i_1_n_5\
    );
\out_h_reg_548[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln37_7_fu_324_p1(5),
      I1 => zext_ln37_7_fu_324_p1(4),
      O => p_0_in(1)
    );
\out_h_reg_548[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => zext_ln37_7_fu_324_p1(6),
      I1 => zext_ln37_7_fu_324_p1(4),
      I2 => zext_ln37_7_fu_324_p1(5),
      O => out_h_fu_310_p2(2)
    );
\out_h_reg_548[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => zext_ln37_7_fu_324_p1(7),
      I1 => zext_ln37_7_fu_324_p1(6),
      I2 => zext_ln37_7_fu_324_p1(5),
      I3 => zext_ln37_7_fu_324_p1(4),
      O => out_h_fu_310_p2(3)
    );
\out_h_reg_548_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \out_h_reg_548[0]_i_1_n_5\,
      Q => out_h_reg_548(0),
      R => '0'
    );
\out_h_reg_548_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => p_0_in(1),
      Q => out_h_reg_548(1),
      R => '0'
    );
\out_h_reg_548_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => out_h_fu_310_p2(2),
      Q => out_h_reg_548(2),
      R => '0'
    );
\out_h_reg_548_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => out_h_fu_310_p2(3),
      Q => out_h_reg_548(3),
      R => '0'
    );
\out_w_0_reg_187[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => zext_ln37_7_fu_324_p1(4),
      I2 => zext_ln37_7_fu_324_p1(7),
      I3 => zext_ln37_7_fu_324_p1(5),
      I4 => zext_ln37_7_fu_324_p1(6),
      O => out_w_0_reg_1870
    );
\out_w_0_reg_187[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^output_r_ce0\,
      I1 => \in_d_0_reg_208_reg_n_5_[3]\,
      I2 => \in_d_0_reg_208_reg_n_5_[4]\,
      I3 => \in_d_0_reg_208_reg_n_5_[2]\,
      I4 => \in_d_0_reg_208_reg_n_5_[0]\,
      I5 => \in_d_0_reg_208_reg_n_5_[1]\,
      O => grp_pointwise_conv2d_fix_1_fu_497_output_r_we0
    );
\out_w_0_reg_187_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_pointwise_conv2d_fix_1_fu_497_output_r_we0,
      D => out_w_reg_561(0),
      Q => out_w_0_reg_187(0),
      R => out_w_0_reg_1870
    );
\out_w_0_reg_187_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_pointwise_conv2d_fix_1_fu_497_output_r_we0,
      D => out_w_reg_561(1),
      Q => out_w_0_reg_187(1),
      R => out_w_0_reg_1870
    );
\out_w_0_reg_187_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_pointwise_conv2d_fix_1_fu_497_output_r_we0,
      D => out_w_reg_561(2),
      Q => out_w_0_reg_187(2),
      R => out_w_0_reg_1870
    );
\out_w_0_reg_187_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_pointwise_conv2d_fix_1_fu_497_output_r_we0,
      D => out_w_reg_561(3),
      Q => out_w_0_reg_187(3),
      R => out_w_0_reg_1870
    );
\out_w_reg_561[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_w_0_reg_187(0),
      O => out_w_fu_352_p2(0)
    );
\out_w_reg_561[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_w_0_reg_187(0),
      I1 => out_w_0_reg_187(1),
      O => out_w_fu_352_p2(1)
    );
\out_w_reg_561[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => out_w_0_reg_187(2),
      I1 => out_w_0_reg_187(1),
      I2 => out_w_0_reg_187(0),
      O => out_w_fu_352_p2(2)
    );
\out_w_reg_561[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => out_w_0_reg_187(3),
      I1 => out_w_0_reg_187(0),
      I2 => out_w_0_reg_187(1),
      I3 => out_w_0_reg_187(2),
      O => out_w_fu_352_p2(3)
    );
\out_w_reg_561_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => out_w_fu_352_p2(0),
      Q => out_w_reg_561(0),
      R => '0'
    );
\out_w_reg_561_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => out_w_fu_352_p2(1),
      Q => out_w_reg_561(1),
      R => '0'
    );
\out_w_reg_561_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => out_w_fu_352_p2(2),
      Q => out_w_reg_561(2),
      R => '0'
    );
\out_w_reg_561_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => out_w_fu_352_p2(3),
      Q => out_w_reg_561(3),
      R => '0'
    );
\phi_mul1_reg_153_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_499(10),
      Q => phi_mul1_reg_153(10),
      R => out_d_0_reg_142
    );
\phi_mul1_reg_153_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_499(2),
      Q => phi_mul1_reg_153(2),
      R => out_d_0_reg_142
    );
\phi_mul1_reg_153_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_499(3),
      Q => phi_mul1_reg_153(3),
      R => out_d_0_reg_142
    );
\phi_mul1_reg_153_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_499(4),
      Q => phi_mul1_reg_153(4),
      R => out_d_0_reg_142
    );
\phi_mul1_reg_153_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_499(5),
      Q => phi_mul1_reg_153(5),
      R => out_d_0_reg_142
    );
\phi_mul1_reg_153_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_499(6),
      Q => phi_mul1_reg_153(6),
      R => out_d_0_reg_142
    );
\phi_mul1_reg_153_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_499(7),
      Q => phi_mul1_reg_153(7),
      R => out_d_0_reg_142
    );
\phi_mul1_reg_153_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_499(8),
      Q => phi_mul1_reg_153(8),
      R => out_d_0_reg_142
    );
\phi_mul1_reg_153_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_499(9),
      Q => phi_mul1_reg_153(9),
      R => out_d_0_reg_142
    );
\phi_mul_reg_220_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln37_8_reg_584(10),
      Q => phi_mul_reg_220(10),
      R => \in_d_0_reg_208[4]_i_1_n_5\
    );
\phi_mul_reg_220_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln37_8_reg_584(11),
      Q => phi_mul_reg_220(11),
      R => \in_d_0_reg_208[4]_i_1_n_5\
    );
\phi_mul_reg_220_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln37_8_reg_584(1),
      Q => phi_mul_reg_220(1),
      R => \in_d_0_reg_208[4]_i_1_n_5\
    );
\phi_mul_reg_220_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln37_8_reg_584(2),
      Q => phi_mul_reg_220(2),
      R => \in_d_0_reg_208[4]_i_1_n_5\
    );
\phi_mul_reg_220_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln37_8_reg_584(3),
      Q => phi_mul_reg_220(3),
      R => \in_d_0_reg_208[4]_i_1_n_5\
    );
\phi_mul_reg_220_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln37_8_reg_584(4),
      Q => phi_mul_reg_220(4),
      R => \in_d_0_reg_208[4]_i_1_n_5\
    );
\phi_mul_reg_220_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln37_8_reg_584(5),
      Q => phi_mul_reg_220(5),
      R => \in_d_0_reg_208[4]_i_1_n_5\
    );
\phi_mul_reg_220_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln37_8_reg_584(6),
      Q => phi_mul_reg_220(6),
      R => \in_d_0_reg_208[4]_i_1_n_5\
    );
\phi_mul_reg_220_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln37_8_reg_584(7),
      Q => phi_mul_reg_220(7),
      R => \in_d_0_reg_208[4]_i_1_n_5\
    );
\phi_mul_reg_220_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln37_8_reg_584(8),
      Q => phi_mul_reg_220(8),
      R => \in_d_0_reg_208[4]_i_1_n_5\
    );
\phi_mul_reg_220_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln37_8_reg_584(9),
      Q => phi_mul_reg_220(9),
      R => \in_d_0_reg_208[4]_i_1_n_5\
    );
ram_reg_0_i_105: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_105_n_5,
      CO(2) => ram_reg_0_i_105_n_6,
      CO(1) => ram_reg_0_i_105_n_7,
      CO(0) => ram_reg_0_i_105_n_8,
      CYINIT => '0',
      DI(3 downto 2) => zext_ln24_reg_494(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => output_r_address0(3 downto 0),
      S(3) => ram_reg_0_i_154_n_5,
      S(2) => \ram_reg_0_i_155__0_n_5\,
      S(1) => ram_reg_0_i_156_n_5,
      S(0) => ram_reg_0_i_157_n_5
    );
ram_reg_0_i_115: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_119_n_5,
      CO(3 downto 0) => NLW_ram_reg_0_i_115_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_ram_reg_0_i_115_O_UNCONNECTED(3 downto 1),
      O(0) => input_r_address0(12),
      S(3 downto 1) => B"000",
      S(0) => ram_reg_0_i_145_n_5
    );
ram_reg_0_i_117: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0F7777"
    )
        port map (
      I0 => ram_reg_0_i_59(0),
      I1 => q0(1),
      I2 => buffer_0_reg_198_reg(1),
      I3 => buffer_0_reg_198_reg(23),
      I4 => Q(1),
      I5 => Q(2),
      O => \ap_CS_fsm_reg[6]_14\
    );
ram_reg_0_i_118: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0F7777"
    )
        port map (
      I0 => ram_reg_0_i_59(0),
      I1 => q0(0),
      I2 => buffer_0_reg_198_reg(0),
      I3 => buffer_0_reg_198_reg(23),
      I4 => Q(1),
      I5 => Q(2),
      O => \ap_CS_fsm_reg[6]_15\
    );
ram_reg_0_i_119: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_128_n_5,
      CO(3) => ram_reg_0_i_119_n_5,
      CO(2) => ram_reg_0_i_119_n_6,
      CO(1) => ram_reg_0_i_119_n_7,
      CO(0) => ram_reg_0_i_119_n_8,
      CYINIT => '0',
      DI(3 downto 2) => phi_mul_reg_220(10 downto 9),
      DI(1) => ram_reg_0_i_151_n_5,
      DI(0) => sext_ln37_reg_571(8),
      O(3 downto 0) => input_r_address0(11 downto 8),
      S(3) => \ram_reg_0_i_152__0_n_5\,
      S(2) => \ram_reg_0_i_153__0_n_5\,
      S(1) => \ram_reg_0_i_154__0_n_5\,
      S(0) => ram_reg_0_i_155_n_5
    );
ram_reg_0_i_126: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_137_n_5,
      CO(3) => NLW_ram_reg_0_i_126_CO_UNCONNECTED(3),
      CO(2) => ram_reg_0_i_126_n_6,
      CO(1) => ram_reg_0_i_126_n_7,
      CO(0) => ram_reg_0_i_126_n_8,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => zext_ln24_reg_494(9),
      DI(1) => ram_reg_0_i_183_n_5,
      DI(0) => sext_ln37_reg_571(8),
      O(3 downto 0) => output_r_address0(11 downto 8),
      S(3) => ram_reg_0_i_184_n_5,
      S(2) => \ram_reg_0_i_185__0_n_5\,
      S(1) => \ram_reg_0_i_186__0_n_5\,
      S(0) => ram_reg_0_i_187_n_5
    );
ram_reg_0_i_128: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_135_n_5,
      CO(3) => ram_reg_0_i_128_n_5,
      CO(2) => ram_reg_0_i_128_n_6,
      CO(1) => ram_reg_0_i_128_n_7,
      CO(0) => ram_reg_0_i_128_n_8,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul_reg_220(7 downto 4),
      O(3 downto 0) => input_r_address0(7 downto 4),
      S(3) => ram_reg_0_i_164_n_5,
      S(2) => \ram_reg_0_i_165__0_n_5\,
      S(1) => \ram_reg_0_i_166__0_n_5\,
      S(0) => \ram_reg_0_i_167__0_n_5\
    );
ram_reg_0_i_135: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_135_n_5,
      CO(2) => ram_reg_0_i_135_n_6,
      CO(1) => ram_reg_0_i_135_n_7,
      CO(0) => ram_reg_0_i_135_n_8,
      CYINIT => '0',
      DI(3 downto 1) => phi_mul_reg_220(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => input_r_address0(3 downto 0),
      S(3) => ram_reg_0_i_175_n_5,
      S(2) => ram_reg_0_i_176_n_5,
      S(1) => ram_reg_0_i_177_n_5,
      S(0) => ram_reg_0_i_178_n_5
    );
ram_reg_0_i_137: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_105_n_5,
      CO(3) => ram_reg_0_i_137_n_5,
      CO(2) => ram_reg_0_i_137_n_6,
      CO(1) => ram_reg_0_i_137_n_7,
      CO(0) => ram_reg_0_i_137_n_8,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln24_reg_494(7 downto 4),
      O(3 downto 0) => output_r_address0(7 downto 4),
      S(3) => ram_reg_0_i_196_n_5,
      S(2) => ram_reg_0_i_197_n_5,
      S(1) => ram_reg_0_i_198_n_5,
      S(0) => ram_reg_0_i_199_n_5
    );
ram_reg_0_i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_220(11),
      O => ram_reg_0_i_145_n_5
    );
ram_reg_0_i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln37_reg_571(8),
      O => ram_reg_0_i_151_n_5
    );
\ram_reg_0_i_152__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phi_mul_reg_220(10),
      I1 => phi_mul_reg_220(11),
      O => \ram_reg_0_i_152__0_n_5\
    );
\ram_reg_0_i_153__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phi_mul_reg_220(9),
      I1 => phi_mul_reg_220(10),
      O => \ram_reg_0_i_153__0_n_5\
    );
ram_reg_0_i_154: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_494(3),
      I1 => sext_ln37_reg_571(3),
      O => ram_reg_0_i_154_n_5
    );
\ram_reg_0_i_154__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln37_reg_571(8),
      I1 => phi_mul_reg_220(9),
      O => \ram_reg_0_i_154__0_n_5\
    );
ram_reg_0_i_155: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln37_reg_571(8),
      I1 => phi_mul_reg_220(8),
      O => ram_reg_0_i_155_n_5
    );
\ram_reg_0_i_155__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_494(2),
      I1 => sext_ln37_reg_571(2),
      O => \ram_reg_0_i_155__0_n_5\
    );
ram_reg_0_i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln37_reg_571(1),
      O => ram_reg_0_i_156_n_5
    );
ram_reg_0_i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln37_reg_571(0),
      O => ram_reg_0_i_157_n_5
    );
ram_reg_0_i_164: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_220(7),
      I1 => sext_ln37_reg_571(7),
      O => ram_reg_0_i_164_n_5
    );
\ram_reg_0_i_165__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_220(6),
      I1 => sext_ln37_reg_571(6),
      O => \ram_reg_0_i_165__0_n_5\
    );
\ram_reg_0_i_166__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_220(5),
      I1 => sext_ln37_reg_571(5),
      O => \ram_reg_0_i_166__0_n_5\
    );
\ram_reg_0_i_167__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_220(4),
      I1 => sext_ln37_reg_571(4),
      O => \ram_reg_0_i_167__0_n_5\
    );
ram_reg_0_i_175: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_220(3),
      I1 => sext_ln37_reg_571(3),
      O => ram_reg_0_i_175_n_5
    );
ram_reg_0_i_176: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_220(2),
      I1 => sext_ln37_reg_571(2),
      O => ram_reg_0_i_176_n_5
    );
ram_reg_0_i_177: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_220(1),
      I1 => sext_ln37_reg_571(1),
      O => ram_reg_0_i_177_n_5
    );
ram_reg_0_i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln37_reg_571(0),
      O => ram_reg_0_i_178_n_5
    );
ram_reg_0_i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln37_reg_571(8),
      O => ram_reg_0_i_183_n_5
    );
ram_reg_0_i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln24_reg_494(10),
      O => ram_reg_0_i_184_n_5
    );
\ram_reg_0_i_185__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln24_reg_494(9),
      I1 => zext_ln24_reg_494(10),
      O => \ram_reg_0_i_185__0_n_5\
    );
\ram_reg_0_i_186__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln37_reg_571(8),
      I1 => zext_ln24_reg_494(9),
      O => \ram_reg_0_i_186__0_n_5\
    );
ram_reg_0_i_187: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln37_reg_571(8),
      I1 => zext_ln24_reg_494(8),
      O => ram_reg_0_i_187_n_5
    );
ram_reg_0_i_196: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_494(7),
      I1 => sext_ln37_reg_571(7),
      O => ram_reg_0_i_196_n_5
    );
ram_reg_0_i_197: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_494(6),
      I1 => sext_ln37_reg_571(6),
      O => ram_reg_0_i_197_n_5
    );
ram_reg_0_i_198: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_494(5),
      I1 => sext_ln37_reg_571(5),
      O => ram_reg_0_i_198_n_5
    );
ram_reg_0_i_199: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_494(4),
      I1 => sext_ln37_reg_571(4),
      O => ram_reg_0_i_199_n_5
    );
ram_reg_0_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCAAAACCCCF000"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_1_fu_497_output_r_we0,
      I1 => E(0),
      I2 => MemBank_B_ce01,
      I3 => grp_padding2d_fix16_fu_431_output_r_we0,
      I4 => Q(2),
      I5 => Q(1),
      O => \ap_CS_fsm_reg[31]\
    );
ram_reg_1_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0F7777"
    )
        port map (
      I0 => ram_reg_0_i_59(0),
      I1 => q0(3),
      I2 => buffer_0_reg_198_reg(3),
      I3 => buffer_0_reg_198_reg(23),
      I4 => Q(1),
      I5 => Q(2),
      O => \ap_CS_fsm_reg[6]_12\
    );
ram_reg_1_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0F7777"
    )
        port map (
      I0 => ram_reg_0_i_59(0),
      I1 => q0(2),
      I2 => buffer_0_reg_198_reg(2),
      I3 => buffer_0_reg_198_reg(23),
      I4 => Q(1),
      I5 => Q(2),
      O => \ap_CS_fsm_reg[6]_13\
    );
ram_reg_2_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0F7777"
    )
        port map (
      I0 => ram_reg_0_i_59(0),
      I1 => q0(5),
      I2 => buffer_0_reg_198_reg(5),
      I3 => buffer_0_reg_198_reg(23),
      I4 => Q(1),
      I5 => Q(2),
      O => \ap_CS_fsm_reg[6]_10\
    );
ram_reg_2_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0F7777"
    )
        port map (
      I0 => ram_reg_0_i_59(0),
      I1 => q0(4),
      I2 => buffer_0_reg_198_reg(4),
      I3 => buffer_0_reg_198_reg(23),
      I4 => Q(1),
      I5 => Q(2),
      O => \ap_CS_fsm_reg[6]_11\
    );
ram_reg_3_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0F7777"
    )
        port map (
      I0 => ram_reg_0_i_59(0),
      I1 => q0(7),
      I2 => buffer_0_reg_198_reg(7),
      I3 => buffer_0_reg_198_reg(23),
      I4 => Q(1),
      I5 => Q(2),
      O => \ap_CS_fsm_reg[6]_8\
    );
ram_reg_3_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0F7777"
    )
        port map (
      I0 => ram_reg_0_i_59(0),
      I1 => q0(6),
      I2 => buffer_0_reg_198_reg(6),
      I3 => buffer_0_reg_198_reg(23),
      I4 => Q(1),
      I5 => Q(2),
      O => \ap_CS_fsm_reg[6]_9\
    );
ram_reg_4_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0F7777"
    )
        port map (
      I0 => ram_reg_0_i_59(0),
      I1 => q0(9),
      I2 => buffer_0_reg_198_reg(9),
      I3 => buffer_0_reg_198_reg(23),
      I4 => Q(1),
      I5 => Q(2),
      O => \ap_CS_fsm_reg[6]_6\
    );
ram_reg_4_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0F7777"
    )
        port map (
      I0 => ram_reg_0_i_59(0),
      I1 => q0(8),
      I2 => buffer_0_reg_198_reg(8),
      I3 => buffer_0_reg_198_reg(23),
      I4 => Q(1),
      I5 => Q(2),
      O => \ap_CS_fsm_reg[6]_7\
    );
ram_reg_5_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0F7777"
    )
        port map (
      I0 => ram_reg_0_i_59(0),
      I1 => q0(11),
      I2 => buffer_0_reg_198_reg(11),
      I3 => buffer_0_reg_198_reg(23),
      I4 => Q(1),
      I5 => Q(2),
      O => \ap_CS_fsm_reg[6]_4\
    );
ram_reg_5_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0F7777"
    )
        port map (
      I0 => ram_reg_0_i_59(0),
      I1 => q0(10),
      I2 => buffer_0_reg_198_reg(10),
      I3 => buffer_0_reg_198_reg(23),
      I4 => Q(1),
      I5 => Q(2),
      O => \ap_CS_fsm_reg[6]_5\
    );
ram_reg_6_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0F7777"
    )
        port map (
      I0 => ram_reg_0_i_59(0),
      I1 => q0(13),
      I2 => buffer_0_reg_198_reg(13),
      I3 => buffer_0_reg_198_reg(23),
      I4 => Q(1),
      I5 => Q(2),
      O => \ap_CS_fsm_reg[6]_2\
    );
ram_reg_6_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0F7777"
    )
        port map (
      I0 => ram_reg_0_i_59(0),
      I1 => q0(12),
      I2 => buffer_0_reg_198_reg(12),
      I3 => buffer_0_reg_198_reg(23),
      I4 => Q(1),
      I5 => Q(2),
      O => \ap_CS_fsm_reg[6]_3\
    );
ram_reg_7_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0F7777"
    )
        port map (
      I0 => ram_reg_0_i_59(0),
      I1 => q0(15),
      I2 => buffer_0_reg_198_reg(15),
      I3 => buffer_0_reg_198_reg(23),
      I4 => Q(1),
      I5 => Q(2),
      O => \ap_CS_fsm_reg[6]_0\
    );
ram_reg_7_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0F7777"
    )
        port map (
      I0 => ram_reg_0_i_59(0),
      I1 => q0(14),
      I2 => buffer_0_reg_198_reg(14),
      I3 => buffer_0_reg_198_reg(23),
      I4 => Q(1),
      I5 => Q(2),
      O => \ap_CS_fsm_reg[6]_1\
    );
\sext_ln34_reg_522_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(0),
      Q => sext_ln34_reg_522(0),
      R => '0'
    );
\sext_ln34_reg_522_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(11),
      Q => sext_ln34_reg_522(11),
      R => '0'
    );
\sext_ln34_reg_522_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(12),
      Q => sext_ln34_reg_522(12),
      R => '0'
    );
\sext_ln34_reg_522_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(13),
      Q => sext_ln34_reg_522(13),
      R => '0'
    );
\sext_ln34_reg_522_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(1),
      Q => sext_ln34_reg_522(1),
      R => '0'
    );
\sext_ln34_reg_522_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(2),
      Q => sext_ln34_reg_522(2),
      R => '0'
    );
\sext_ln34_reg_522_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(3),
      Q => sext_ln34_reg_522(3),
      R => '0'
    );
\sext_ln34_reg_522_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(4),
      Q => sext_ln34_reg_522(4),
      R => '0'
    );
\sext_ln34_reg_522_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(5),
      Q => sext_ln34_reg_522(5),
      R => '0'
    );
\sext_ln34_reg_522_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(6),
      Q => sext_ln34_reg_522(6),
      R => '0'
    );
\sext_ln34_reg_522_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(7),
      Q => sext_ln34_reg_522(7),
      R => '0'
    );
\sext_ln34_reg_522_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(8),
      Q => sext_ln34_reg_522(8),
      R => '0'
    );
\sext_ln34_reg_522_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(9),
      Q => sext_ln34_reg_522(9),
      R => '0'
    );
\shl_ln_reg_527_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln28_reg_517(0),
      Q => shl_ln_reg_527(4),
      R => '0'
    );
\shl_ln_reg_527_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln28_reg_517(1),
      Q => shl_ln_reg_527(5),
      R => '0'
    );
\shl_ln_reg_527_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln28_reg_517(2),
      Q => shl_ln_reg_527(6),
      R => '0'
    );
\sub_ln37_reg_553[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => zext_ln37_7_fu_324_p1(6),
      I1 => zext_ln37_7_fu_324_p1(4),
      I2 => zext_ln37_7_fu_324_p1(5),
      O => \sub_ln37_reg_553[3]_i_1_n_5\
    );
\sub_ln37_reg_553[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA56"
    )
        port map (
      I0 => zext_ln37_7_fu_324_p1(7),
      I1 => zext_ln37_7_fu_324_p1(5),
      I2 => zext_ln37_7_fu_324_p1(6),
      I3 => zext_ln37_7_fu_324_p1(4),
      O => p_0_in(3)
    );
\sub_ln37_reg_553[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FA4"
    )
        port map (
      I0 => zext_ln37_7_fu_324_p1(4),
      I1 => zext_ln37_7_fu_324_p1(6),
      I2 => zext_ln37_7_fu_324_p1(5),
      I3 => zext_ln37_7_fu_324_p1(7),
      O => p_0_in(4)
    );
\sub_ln37_reg_553[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B4A4"
    )
        port map (
      I0 => zext_ln37_7_fu_324_p1(5),
      I1 => zext_ln37_7_fu_324_p1(7),
      I2 => zext_ln37_7_fu_324_p1(6),
      I3 => zext_ln37_7_fu_324_p1(4),
      O => p_0_in(5)
    );
\sub_ln37_reg_553[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => zext_ln37_7_fu_324_p1(7),
      I1 => zext_ln37_7_fu_324_p1(6),
      I2 => zext_ln37_7_fu_324_p1(5),
      O => p_0_in(6)
    );
\sub_ln37_reg_553_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1870,
      D => zext_ln37_7_fu_324_p1(4),
      Q => sub_ln37_reg_553_reg(0),
      R => '0'
    );
\sub_ln37_reg_553_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1870,
      D => p_0_in(1),
      Q => sub_ln37_reg_553_reg(1),
      R => '0'
    );
\sub_ln37_reg_553_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1870,
      D => \sub_ln37_reg_553[3]_i_1_n_5\,
      Q => sub_ln37_reg_553_reg(2),
      R => '0'
    );
\sub_ln37_reg_553_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1870,
      D => p_0_in(3),
      Q => sub_ln37_reg_553_reg(3),
      R => '0'
    );
\sub_ln37_reg_553_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1870,
      D => p_0_in(4),
      Q => sub_ln37_reg_553_reg(4),
      R => '0'
    );
\sub_ln37_reg_553_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1870,
      D => p_0_in(5),
      Q => sub_ln37_reg_553_reg(5),
      R => '0'
    );
\sub_ln37_reg_553_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1870,
      D => p_0_in(6),
      Q => sub_ln37_reg_553_reg(6),
      R => '0'
    );
\trunc_ln28_reg_517[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55FF5DAA00AA00"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_142_reg_n_5_[3]\,
      I2 => \out_d_0_reg_142_reg_n_5_[1]\,
      I3 => \out_d_0_reg_142_reg_n_5_[0]\,
      I4 => \out_d_0_reg_142_reg_n_5_[2]\,
      I5 => trunc_ln28_reg_517(0),
      O => \trunc_ln28_reg_517[0]_i_1_n_5\
    );
\trunc_ln28_reg_517[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F5FDA0A0A0A0"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_142_reg_n_5_[3]\,
      I2 => \out_d_0_reg_142_reg_n_5_[1]\,
      I3 => \out_d_0_reg_142_reg_n_5_[0]\,
      I4 => \out_d_0_reg_142_reg_n_5_[2]\,
      I5 => trunc_ln28_reg_517(1),
      O => \trunc_ln28_reg_517[1]_i_1_n_5\
    );
\trunc_ln28_reg_517[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF555DAAAA0000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_142_reg_n_5_[3]\,
      I2 => \out_d_0_reg_142_reg_n_5_[1]\,
      I3 => \out_d_0_reg_142_reg_n_5_[0]\,
      I4 => \out_d_0_reg_142_reg_n_5_[2]\,
      I5 => trunc_ln28_reg_517(2),
      O => \trunc_ln28_reg_517[2]_i_1_n_5\
    );
\trunc_ln28_reg_517_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln28_reg_517[0]_i_1_n_5\,
      Q => trunc_ln28_reg_517(0),
      R => '0'
    );
\trunc_ln28_reg_517_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln28_reg_517[1]_i_1_n_5\,
      Q => trunc_ln28_reg_517(1),
      R => '0'
    );
\trunc_ln28_reg_517_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln28_reg_517[2]_i_1_n_5\,
      Q => trunc_ln28_reg_517(2),
      R => '0'
    );
\zext_ln24_reg_494_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_153(10),
      Q => zext_ln24_reg_494(10),
      R => '0'
    );
\zext_ln24_reg_494_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_153(2),
      Q => zext_ln24_reg_494(2),
      R => '0'
    );
\zext_ln24_reg_494_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_153(3),
      Q => zext_ln24_reg_494(3),
      R => '0'
    );
\zext_ln24_reg_494_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_153(4),
      Q => zext_ln24_reg_494(4),
      R => '0'
    );
\zext_ln24_reg_494_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_153(5),
      Q => zext_ln24_reg_494(5),
      R => '0'
    );
\zext_ln24_reg_494_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_153(6),
      Q => zext_ln24_reg_494(6),
      R => '0'
    );
\zext_ln24_reg_494_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_153(7),
      Q => zext_ln24_reg_494(7),
      R => '0'
    );
\zext_ln24_reg_494_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_153(8),
      Q => zext_ln24_reg_494(8),
      R => '0'
    );
\zext_ln24_reg_494_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_153(9),
      Q => zext_ln24_reg_494(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_pointwise_conv2d_fix_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[22]\ : out STD_LOGIC;
    grp_pointwise_conv2d_fix_2_fu_538_output_r_we0 : out STD_LOGIC;
    buffer_0_reg_184_reg : out STD_LOGIC_VECTOR ( 16 downto 0 );
    input_r_address0 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    output_r_address0 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_pointwise_conv2d_fix_2_fu_538_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ram_reg_0_i_20__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_r_ce0 : in STD_LOGIC;
    output_r_ce0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_pointwise_conv2d_fix_2 : entity is "pointwise_conv2d_fix_2";
end design_1_network_0_0_pointwise_conv2d_fix_2;

architecture STRUCTURE of design_1_network_0_0_pointwise_conv2d_fix_2 is
  signal C : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal SeparableConv2D_2_w_s_U_n_10 : STD_LOGIC;
  signal SeparableConv2D_2_w_s_U_n_11 : STD_LOGIC;
  signal SeparableConv2D_2_w_s_U_n_12 : STD_LOGIC;
  signal SeparableConv2D_2_w_s_U_n_13 : STD_LOGIC;
  signal SeparableConv2D_2_w_s_U_n_14 : STD_LOGIC;
  signal SeparableConv2D_2_w_s_U_n_15 : STD_LOGIC;
  signal SeparableConv2D_2_w_s_U_n_16 : STD_LOGIC;
  signal SeparableConv2D_2_w_s_U_n_17 : STD_LOGIC;
  signal SeparableConv2D_2_w_s_U_n_18 : STD_LOGIC;
  signal SeparableConv2D_2_w_s_U_n_19 : STD_LOGIC;
  signal SeparableConv2D_2_w_s_U_n_5 : STD_LOGIC;
  signal SeparableConv2D_2_w_s_U_n_6 : STD_LOGIC;
  signal SeparableConv2D_2_w_s_U_n_7 : STD_LOGIC;
  signal SeparableConv2D_2_w_s_U_n_8 : STD_LOGIC;
  signal SeparableConv2D_2_w_s_U_n_9 : STD_LOGIC;
  signal add_ln24_fu_221_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln24_reg_473 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \add_ln24_reg_473[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_473[5]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_473[8]_i_2_n_5\ : STD_LOGIC;
  signal add_ln37_6_fu_365_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln37_6_reg_554 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln37_6_reg_5540 : STD_LOGIC;
  signal \add_ln37_6_reg_554[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln37_6_reg_554[5]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln37_6_reg_554[8]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal ap_NS_fsm11_out : STD_LOGIC;
  signal \^buffer_0_reg_184_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \buffer_0_reg_184_reg_n_5_[16]\ : STD_LOGIC;
  signal \buffer_0_reg_184_reg_n_5_[17]\ : STD_LOGIC;
  signal \buffer_0_reg_184_reg_n_5_[18]\ : STD_LOGIC;
  signal \buffer_0_reg_184_reg_n_5_[19]\ : STD_LOGIC;
  signal \buffer_0_reg_184_reg_n_5_[20]\ : STD_LOGIC;
  signal \buffer_0_reg_184_reg_n_5_[21]\ : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_538_ap_done : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_538_ap_ready : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_538_output_r_ce0 : STD_LOGIC;
  signal \^grp_pointwise_conv2d_fix_2_fu_538_output_r_we0\ : STD_LOGIC;
  signal i_0_reg_150 : STD_LOGIC;
  signal \i_0_reg_150_reg_n_5_[0]\ : STD_LOGIC;
  signal \i_0_reg_150_reg_n_5_[1]\ : STD_LOGIC;
  signal \i_0_reg_150_reg_n_5_[2]\ : STD_LOGIC;
  signal \i_0_reg_150_reg_n_5_[3]\ : STD_LOGIC;
  signal i_fu_265_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_reg_509 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_d_0_reg_194 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \in_d_0_reg_194[3]_i_1_n_5\ : STD_LOGIC;
  signal in_d_fu_359_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_d_reg_549 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal network_mul_mul_16s_15s_31_1_1_U51_n_10 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U51_n_11 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U51_n_12 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U51_n_13 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U51_n_14 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U51_n_15 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U51_n_16 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U51_n_17 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U51_n_18 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U51_n_19 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U51_n_20 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U51_n_21 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U51_n_22 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U51_n_23 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U51_n_24 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U51_n_25 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U51_n_26 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U51_n_27 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U51_n_5 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U51_n_6 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U51_n_7 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U51_n_8 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U51_n_9 : STD_LOGIC;
  signal out_d_0_reg_128 : STD_LOGIC;
  signal \out_d_0_reg_128_reg_n_5_[0]\ : STD_LOGIC;
  signal \out_d_0_reg_128_reg_n_5_[1]\ : STD_LOGIC;
  signal \out_d_0_reg_128_reg_n_5_[2]\ : STD_LOGIC;
  signal \out_d_0_reg_128_reg_n_5_[3]\ : STD_LOGIC;
  signal out_d_fu_233_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_d_reg_481 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \out_h_0_reg_162[0]_i_1_n_5\ : STD_LOGIC;
  signal \out_h_0_reg_162[1]_i_1_n_5\ : STD_LOGIC;
  signal \out_h_0_reg_162[2]_i_1_n_5\ : STD_LOGIC;
  signal out_h_reg_522 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \out_h_reg_522[0]_i_1_n_5\ : STD_LOGIC;
  signal \out_h_reg_522[1]_i_1_n_5\ : STD_LOGIC;
  signal \out_h_reg_522[2]_i_1_n_5\ : STD_LOGIC;
  signal out_w_0_reg_173 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal out_w_0_reg_1730 : STD_LOGIC;
  signal \out_w_0_reg_173[0]_i_1_n_5\ : STD_LOGIC;
  signal \out_w_0_reg_173[1]_i_1_n_5\ : STD_LOGIC;
  signal \out_w_0_reg_173[2]_i_1_n_5\ : STD_LOGIC;
  signal out_w_reg_535 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \out_w_reg_535[0]_i_1_n_5\ : STD_LOGIC;
  signal \out_w_reg_535[1]_i_1_n_5\ : STD_LOGIC;
  signal \out_w_reg_535[2]_i_1_n_5\ : STD_LOGIC;
  signal phi_mul1_reg_139 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal phi_mul_reg_206 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal q00 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal q0_0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal ram_reg_0_i_110_n_5 : STD_LOGIC;
  signal ram_reg_0_i_110_n_6 : STD_LOGIC;
  signal ram_reg_0_i_110_n_7 : STD_LOGIC;
  signal ram_reg_0_i_110_n_8 : STD_LOGIC;
  signal ram_reg_0_i_111_n_5 : STD_LOGIC;
  signal ram_reg_0_i_111_n_6 : STD_LOGIC;
  signal ram_reg_0_i_111_n_7 : STD_LOGIC;
  signal ram_reg_0_i_111_n_8 : STD_LOGIC;
  signal ram_reg_0_i_112_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_113__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_123_n_8 : STD_LOGIC;
  signal \ram_reg_0_i_137__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_137__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_i_137__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_137__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_i_140__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_141__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_141_n_5 : STD_LOGIC;
  signal ram_reg_0_i_141_n_6 : STD_LOGIC;
  signal ram_reg_0_i_141_n_7 : STD_LOGIC;
  signal ram_reg_0_i_141_n_8 : STD_LOGIC;
  signal \ram_reg_0_i_142__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_143__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_144__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_170_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_171__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_172__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_173__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_176__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_177__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_183__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_184__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_185_n_5 : STD_LOGIC;
  signal ram_reg_0_i_186_n_5 : STD_LOGIC;
  signal ram_reg_0_i_204_n_5 : STD_LOGIC;
  signal ram_reg_0_i_205_n_5 : STD_LOGIC;
  signal ram_reg_0_i_206_n_5 : STD_LOGIC;
  signal ram_reg_0_i_207_n_5 : STD_LOGIC;
  signal ram_reg_0_i_208_n_5 : STD_LOGIC;
  signal ram_reg_0_i_65_n_8 : STD_LOGIC;
  signal sext_ln37_fu_345_p1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sext_ln37_reg_540 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \sext_ln37_reg_540[6]_i_2_n_5\ : STD_LOGIC;
  signal shl_ln_reg_501 : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal sub_ln37_fu_318_p2 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal sub_ln37_reg_527 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \sub_ln37_reg_527[2]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln37_reg_527[3]_i_1_n_5\ : STD_LOGIC;
  signal trunc_ln28_reg_491 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \trunc_ln28_reg_491[0]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln28_reg_491[1]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln28_reg_491[2]_i_1_n_5\ : STD_LOGIC;
  signal zext_ln24_reg_468 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal zext_ln37_8_fu_314_p1 : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal NLW_ram_reg_0_i_123_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_i_123_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_i_65_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_i_65_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln24_reg_473[1]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \add_ln24_reg_473[2]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \add_ln24_reg_473[3]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \add_ln24_reg_473[4]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \add_ln24_reg_473[7]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \add_ln24_reg_473[8]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \add_ln37_6_reg_554[1]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \add_ln37_6_reg_554[2]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \add_ln37_6_reg_554[3]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \add_ln37_6_reg_554[4]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \add_ln37_6_reg_554[7]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \add_ln37_6_reg_554[8]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__5\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2__3\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \ap_CS_fsm[23]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \ap_CS_fsm[24]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__4\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__4\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__4\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_2__0\ : label is "soft_lutpair180";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of grp_pointwise_conv2d_fix_2_fu_538_ap_start_reg_i_1 : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \i_reg_509[0]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \i_reg_509[1]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \i_reg_509[2]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \i_reg_509[3]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \in_d_reg_549[1]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \in_d_reg_549[2]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \in_d_reg_549[3]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \out_d_reg_481[0]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \out_d_reg_481[1]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \out_d_reg_481[2]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \out_d_reg_481[3]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \out_h_0_reg_162[0]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \out_h_0_reg_162[2]_i_2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \out_h_reg_522[0]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \out_w_0_reg_173[0]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \out_w_0_reg_173[2]_i_2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \out_w_reg_535[0]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \sext_ln37_reg_540[1]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \sext_ln37_reg_540[3]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sext_ln37_reg_540[4]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sext_ln37_reg_540[6]_i_2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \sub_ln37_reg_527[2]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sub_ln37_reg_527[3]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sub_ln37_reg_527[4]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \sub_ln37_reg_527[5]_i_2\ : label is "soft_lutpair196";
begin
  buffer_0_reg_184_reg(16 downto 0) <= \^buffer_0_reg_184_reg\(16 downto 0);
  grp_pointwise_conv2d_fix_2_fu_538_output_r_we0 <= \^grp_pointwise_conv2d_fix_2_fu_538_output_r_we0\;
SeparableConv2D_2_b_s_U: entity work.design_1_network_0_0_pointwise_conv2d_fix_2_SeparableConv2D_2_b_s
     port map (
      Q(2) => \out_d_0_reg_128_reg_n_5_[2]\,
      Q(1) => \out_d_0_reg_128_reg_n_5_[1]\,
      Q(0) => \out_d_0_reg_128_reg_n_5_[0]\,
      ap_clk => ap_clk,
      \q0_reg[0]\(0) => ap_CS_fsm_state2,
      \q0_reg[13]\(13 downto 0) => q0_0(13 downto 0)
    );
SeparableConv2D_2_w_s_U: entity work.design_1_network_0_0_pointwise_conv2d_fix_2_SeparableConv2D_2_w_s
     port map (
      Q(2 downto 0) => shl_ln_reg_501(5 downto 3),
      ap_clk => ap_clk,
      \q0_reg[0]\(0) => ap_CS_fsm_state4,
      \q0_reg[14]\(14) => SeparableConv2D_2_w_s_U_n_5,
      \q0_reg[14]\(13) => SeparableConv2D_2_w_s_U_n_6,
      \q0_reg[14]\(12) => SeparableConv2D_2_w_s_U_n_7,
      \q0_reg[14]\(11) => SeparableConv2D_2_w_s_U_n_8,
      \q0_reg[14]\(10) => SeparableConv2D_2_w_s_U_n_9,
      \q0_reg[14]\(9) => SeparableConv2D_2_w_s_U_n_10,
      \q0_reg[14]\(8) => SeparableConv2D_2_w_s_U_n_11,
      \q0_reg[14]\(7) => SeparableConv2D_2_w_s_U_n_12,
      \q0_reg[14]\(6) => SeparableConv2D_2_w_s_U_n_13,
      \q0_reg[14]\(5) => SeparableConv2D_2_w_s_U_n_14,
      \q0_reg[14]\(4) => SeparableConv2D_2_w_s_U_n_15,
      \q0_reg[14]\(3) => SeparableConv2D_2_w_s_U_n_16,
      \q0_reg[14]\(2) => SeparableConv2D_2_w_s_U_n_17,
      \q0_reg[14]\(1) => SeparableConv2D_2_w_s_U_n_18,
      \q0_reg[14]\(0) => SeparableConv2D_2_w_s_U_n_19,
      \q0_reg[14]_0\(3) => \i_0_reg_150_reg_n_5_[3]\,
      \q0_reg[14]_0\(2) => \i_0_reg_150_reg_n_5_[2]\,
      \q0_reg[14]_0\(1) => \i_0_reg_150_reg_n_5_[1]\,
      \q0_reg[14]_0\(0) => \i_0_reg_150_reg_n_5_[0]\
    );
\add_ln24_reg_473[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul1_reg_139(0),
      O => add_ln24_fu_221_p2(0)
    );
\add_ln24_reg_473[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_139(0),
      I1 => phi_mul1_reg_139(1),
      O => add_ln24_fu_221_p2(1)
    );
\add_ln24_reg_473[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => phi_mul1_reg_139(0),
      I1 => phi_mul1_reg_139(1),
      I2 => phi_mul1_reg_139(2),
      O => add_ln24_fu_221_p2(2)
    );
\add_ln24_reg_473[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => phi_mul1_reg_139(1),
      I1 => phi_mul1_reg_139(0),
      I2 => phi_mul1_reg_139(2),
      I3 => phi_mul1_reg_139(3),
      O => add_ln24_fu_221_p2(3)
    );
\add_ln24_reg_473[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80007FFF"
    )
        port map (
      I0 => phi_mul1_reg_139(2),
      I1 => phi_mul1_reg_139(0),
      I2 => phi_mul1_reg_139(1),
      I3 => phi_mul1_reg_139(3),
      I4 => phi_mul1_reg_139(4),
      O => \add_ln24_reg_473[4]_i_1_n_5\
    );
\add_ln24_reg_473[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA15555555"
    )
        port map (
      I0 => phi_mul1_reg_139(4),
      I1 => phi_mul1_reg_139(3),
      I2 => phi_mul1_reg_139(1),
      I3 => phi_mul1_reg_139(0),
      I4 => phi_mul1_reg_139(2),
      I5 => phi_mul1_reg_139(5),
      O => \add_ln24_reg_473[5]_i_1_n_5\
    );
\add_ln24_reg_473[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln24_reg_473[8]_i_2_n_5\,
      I1 => phi_mul1_reg_139(6),
      O => add_ln24_fu_221_p2(6)
    );
\add_ln24_reg_473[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_ln24_reg_473[8]_i_2_n_5\,
      I1 => phi_mul1_reg_139(6),
      I2 => phi_mul1_reg_139(7),
      O => add_ln24_fu_221_p2(7)
    );
\add_ln24_reg_473[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => phi_mul1_reg_139(6),
      I1 => \add_ln24_reg_473[8]_i_2_n_5\,
      I2 => phi_mul1_reg_139(7),
      I3 => phi_mul1_reg_139(8),
      O => add_ln24_fu_221_p2(8)
    );
\add_ln24_reg_473[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => phi_mul1_reg_139(4),
      I1 => phi_mul1_reg_139(3),
      I2 => phi_mul1_reg_139(1),
      I3 => phi_mul1_reg_139(0),
      I4 => phi_mul1_reg_139(2),
      I5 => phi_mul1_reg_139(5),
      O => \add_ln24_reg_473[8]_i_2_n_5\
    );
\add_ln24_reg_473_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_221_p2(0),
      Q => add_ln24_reg_473(0),
      R => '0'
    );
\add_ln24_reg_473_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_221_p2(1),
      Q => add_ln24_reg_473(1),
      R => '0'
    );
\add_ln24_reg_473_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_221_p2(2),
      Q => add_ln24_reg_473(2),
      R => '0'
    );
\add_ln24_reg_473_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_221_p2(3),
      Q => add_ln24_reg_473(3),
      R => '0'
    );
\add_ln24_reg_473_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \add_ln24_reg_473[4]_i_1_n_5\,
      Q => add_ln24_reg_473(4),
      R => '0'
    );
\add_ln24_reg_473_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \add_ln24_reg_473[5]_i_1_n_5\,
      Q => add_ln24_reg_473(5),
      R => '0'
    );
\add_ln24_reg_473_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_221_p2(6),
      Q => add_ln24_reg_473(6),
      R => '0'
    );
\add_ln24_reg_473_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_221_p2(7),
      Q => add_ln24_reg_473(7),
      R => '0'
    );
\add_ln24_reg_473_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_221_p2(8),
      Q => add_ln24_reg_473(8),
      R => '0'
    );
\add_ln37_6_reg_554[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_206(0),
      O => add_ln37_6_fu_365_p2(0)
    );
\add_ln37_6_reg_554[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_206(0),
      I1 => phi_mul_reg_206(1),
      O => add_ln37_6_fu_365_p2(1)
    );
\add_ln37_6_reg_554[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => phi_mul_reg_206(0),
      I1 => phi_mul_reg_206(1),
      I2 => phi_mul_reg_206(2),
      O => add_ln37_6_fu_365_p2(2)
    );
\add_ln37_6_reg_554[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => phi_mul_reg_206(1),
      I1 => phi_mul_reg_206(0),
      I2 => phi_mul_reg_206(2),
      I3 => phi_mul_reg_206(3),
      O => add_ln37_6_fu_365_p2(3)
    );
\add_ln37_6_reg_554[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80007FFF"
    )
        port map (
      I0 => phi_mul_reg_206(2),
      I1 => phi_mul_reg_206(0),
      I2 => phi_mul_reg_206(1),
      I3 => phi_mul_reg_206(3),
      I4 => phi_mul_reg_206(4),
      O => \add_ln37_6_reg_554[4]_i_1_n_5\
    );
\add_ln37_6_reg_554[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA15555555"
    )
        port map (
      I0 => phi_mul_reg_206(4),
      I1 => phi_mul_reg_206(3),
      I2 => phi_mul_reg_206(1),
      I3 => phi_mul_reg_206(0),
      I4 => phi_mul_reg_206(2),
      I5 => phi_mul_reg_206(5),
      O => \add_ln37_6_reg_554[5]_i_1_n_5\
    );
\add_ln37_6_reg_554[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln37_6_reg_554[8]_i_2_n_5\,
      I1 => phi_mul_reg_206(6),
      O => add_ln37_6_fu_365_p2(6)
    );
\add_ln37_6_reg_554[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_ln37_6_reg_554[8]_i_2_n_5\,
      I1 => phi_mul_reg_206(6),
      I2 => phi_mul_reg_206(7),
      O => add_ln37_6_fu_365_p2(7)
    );
\add_ln37_6_reg_554[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => phi_mul_reg_206(6),
      I1 => \add_ln37_6_reg_554[8]_i_2_n_5\,
      I2 => phi_mul_reg_206(7),
      I3 => phi_mul_reg_206(8),
      O => add_ln37_6_fu_365_p2(8)
    );
\add_ln37_6_reg_554[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => phi_mul_reg_206(4),
      I1 => phi_mul_reg_206(3),
      I2 => phi_mul_reg_206(1),
      I3 => phi_mul_reg_206(0),
      I4 => phi_mul_reg_206(2),
      I5 => phi_mul_reg_206(5),
      O => \add_ln37_6_reg_554[8]_i_2_n_5\
    );
\add_ln37_6_reg_554_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_6_reg_5540,
      D => add_ln37_6_fu_365_p2(0),
      Q => add_ln37_6_reg_554(0),
      R => '0'
    );
\add_ln37_6_reg_554_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_6_reg_5540,
      D => add_ln37_6_fu_365_p2(1),
      Q => add_ln37_6_reg_554(1),
      R => '0'
    );
\add_ln37_6_reg_554_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_6_reg_5540,
      D => add_ln37_6_fu_365_p2(2),
      Q => add_ln37_6_reg_554(2),
      R => '0'
    );
\add_ln37_6_reg_554_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_6_reg_5540,
      D => add_ln37_6_fu_365_p2(3),
      Q => add_ln37_6_reg_554(3),
      R => '0'
    );
\add_ln37_6_reg_554_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_6_reg_5540,
      D => \add_ln37_6_reg_554[4]_i_1_n_5\,
      Q => add_ln37_6_reg_554(4),
      R => '0'
    );
\add_ln37_6_reg_554_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_6_reg_5540,
      D => \add_ln37_6_reg_554[5]_i_1_n_5\,
      Q => add_ln37_6_reg_554(5),
      R => '0'
    );
\add_ln37_6_reg_554_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_6_reg_5540,
      D => add_ln37_6_fu_365_p2(6),
      Q => add_ln37_6_reg_554(6),
      R => '0'
    );
\add_ln37_6_reg_554_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_6_reg_5540,
      D => add_ln37_6_fu_365_p2(7),
      Q => add_ln37_6_reg_554(7),
      R => '0'
    );
\add_ln37_6_reg_554_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_6_reg_5540,
      D => add_ln37_6_fu_365_p2(8),
      Q => add_ln37_6_reg_554(8),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_538_ap_ready,
      I1 => grp_pointwise_conv2d_fix_2_fu_538_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      O => grp_pointwise_conv2d_fix_2_fu_538_ap_done
    );
\ap_CS_fsm[0]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_128_reg_n_5_[1]\,
      I2 => \out_d_0_reg_128_reg_n_5_[2]\,
      I3 => \out_d_0_reg_128_reg_n_5_[3]\,
      I4 => \out_d_0_reg_128_reg_n_5_[0]\,
      O => grp_pointwise_conv2d_fix_2_fu_538_ap_ready
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => zext_ln37_8_fu_314_p1(3),
      I1 => zext_ln37_8_fu_314_p1(4),
      I2 => zext_ln37_8_fu_314_p1(5),
      I3 => ap_CS_fsm_state6,
      I4 => \ap_CS_fsm_reg_n_5_[0]\,
      I5 => grp_pointwise_conv2d_fix_2_fu_538_ap_start_reg,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4500"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_538_ap_ready,
      I1 => grp_pointwise_conv2d_fix_2_fu_538_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(2),
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_pointwise_conv2d_fix_2_fu_538_ap_start_reg,
      I2 => grp_pointwise_conv2d_fix_2_fu_538_ap_ready,
      I3 => Q(2),
      O => D(1)
    );
\ap_CS_fsm[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_128_reg_n_5_[1]\,
      I2 => \out_d_0_reg_128_reg_n_5_[2]\,
      I3 => \out_d_0_reg_128_reg_n_5_[3]\,
      I4 => \out_d_0_reg_128_reg_n_5_[0]\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => ap_CS_fsm_state3,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA8A"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \i_0_reg_150_reg_n_5_[2]\,
      I2 => \i_0_reg_150_reg_n_5_[3]\,
      I3 => \i_0_reg_150_reg_n_5_[0]\,
      I4 => \i_0_reg_150_reg_n_5_[1]\,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => ap_NS_fsm11_out,
      I1 => out_w_0_reg_173(1),
      I2 => out_w_0_reg_173(0),
      I3 => out_w_0_reg_173(2),
      I4 => ap_CS_fsm_state7,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \i_0_reg_150_reg_n_5_[2]\,
      I2 => \i_0_reg_150_reg_n_5_[3]\,
      I3 => \i_0_reg_150_reg_n_5_[0]\,
      I4 => \i_0_reg_150_reg_n_5_[1]\,
      O => ap_NS_fsm11_out
    );
\ap_CS_fsm[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAAAAAAAAAA"
    )
        port map (
      I0 => out_w_0_reg_1730,
      I1 => in_d_0_reg_194(1),
      I2 => in_d_0_reg_194(0),
      I3 => in_d_0_reg_194(3),
      I4 => in_d_0_reg_194(2),
      I5 => grp_pointwise_conv2d_fix_2_fu_538_output_r_ce0,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => out_w_0_reg_173(1),
      I2 => out_w_0_reg_173(0),
      I3 => out_w_0_reg_173(2),
      I4 => ap_CS_fsm_state7,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[8]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA8A"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_538_output_r_ce0,
      I1 => in_d_0_reg_194(2),
      I2 => in_d_0_reg_194(3),
      I3 => in_d_0_reg_194(0),
      I4 => in_d_0_reg_194(1),
      O => add_ln37_6_reg_5540
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_pointwise_conv2d_fix_2_fu_538_ap_done,
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state10,
      Q => ap_CS_fsm_state11,
      R => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => SR(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => SR(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => SR(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => SR(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => grp_pointwise_conv2d_fix_2_fu_538_output_r_ce0,
      R => SR(0)
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => add_ln37_6_reg_5540,
      Q => ap_CS_fsm_state9,
      R => SR(0)
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state9,
      Q => ap_CS_fsm_state10,
      R => SR(0)
    );
\buffer_0_reg_184_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U51_n_8,
      Q => \^buffer_0_reg_184_reg\(0),
      R => '0'
    );
\buffer_0_reg_184_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U51_n_14,
      Q => \^buffer_0_reg_184_reg\(10),
      R => '0'
    );
\buffer_0_reg_184_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U51_n_13,
      Q => \^buffer_0_reg_184_reg\(11),
      R => '0'
    );
\buffer_0_reg_184_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U51_n_20,
      Q => \^buffer_0_reg_184_reg\(12),
      R => '0'
    );
\buffer_0_reg_184_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U51_n_19,
      Q => \^buffer_0_reg_184_reg\(13),
      R => '0'
    );
\buffer_0_reg_184_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U51_n_18,
      Q => \^buffer_0_reg_184_reg\(14),
      R => '0'
    );
\buffer_0_reg_184_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U51_n_17,
      Q => \^buffer_0_reg_184_reg\(15),
      R => '0'
    );
\buffer_0_reg_184_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U51_n_24,
      Q => \buffer_0_reg_184_reg_n_5_[16]\,
      R => '0'
    );
\buffer_0_reg_184_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U51_n_23,
      Q => \buffer_0_reg_184_reg_n_5_[17]\,
      R => '0'
    );
\buffer_0_reg_184_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U51_n_22,
      Q => \buffer_0_reg_184_reg_n_5_[18]\,
      R => '0'
    );
\buffer_0_reg_184_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U51_n_21,
      Q => \buffer_0_reg_184_reg_n_5_[19]\,
      R => '0'
    );
\buffer_0_reg_184_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U51_n_7,
      Q => \^buffer_0_reg_184_reg\(1),
      R => '0'
    );
\buffer_0_reg_184_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U51_n_27,
      Q => \buffer_0_reg_184_reg_n_5_[20]\,
      R => '0'
    );
\buffer_0_reg_184_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U51_n_26,
      Q => \buffer_0_reg_184_reg_n_5_[21]\,
      R => '0'
    );
\buffer_0_reg_184_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U51_n_25,
      Q => \^buffer_0_reg_184_reg\(16),
      R => '0'
    );
\buffer_0_reg_184_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U51_n_6,
      Q => \^buffer_0_reg_184_reg\(2),
      R => '0'
    );
\buffer_0_reg_184_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U51_n_5,
      Q => \^buffer_0_reg_184_reg\(3),
      R => '0'
    );
\buffer_0_reg_184_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U51_n_12,
      Q => \^buffer_0_reg_184_reg\(4),
      R => '0'
    );
\buffer_0_reg_184_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U51_n_11,
      Q => \^buffer_0_reg_184_reg\(5),
      R => '0'
    );
\buffer_0_reg_184_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U51_n_10,
      Q => \^buffer_0_reg_184_reg\(6),
      R => '0'
    );
\buffer_0_reg_184_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U51_n_9,
      Q => \^buffer_0_reg_184_reg\(7),
      R => '0'
    );
\buffer_0_reg_184_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U51_n_16,
      Q => \^buffer_0_reg_184_reg\(8),
      R => '0'
    );
\buffer_0_reg_184_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_15s_31_1_1_U51_n_15,
      Q => \^buffer_0_reg_184_reg\(9),
      R => '0'
    );
grp_pointwise_conv2d_fix_2_fu_538_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_538_ap_ready,
      I1 => Q(1),
      I2 => grp_pointwise_conv2d_fix_2_fu_538_ap_start_reg,
      O => \ap_CS_fsm_reg[22]\
    );
\i_0_reg_150[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state5,
      O => i_0_reg_150
    );
\i_0_reg_150_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_509(0),
      Q => \i_0_reg_150_reg_n_5_[0]\,
      R => i_0_reg_150
    );
\i_0_reg_150_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_509(1),
      Q => \i_0_reg_150_reg_n_5_[1]\,
      R => i_0_reg_150
    );
\i_0_reg_150_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_509(2),
      Q => \i_0_reg_150_reg_n_5_[2]\,
      R => i_0_reg_150
    );
\i_0_reg_150_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_509(3),
      Q => \i_0_reg_150_reg_n_5_[3]\,
      R => i_0_reg_150
    );
\i_reg_509[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_0_reg_150_reg_n_5_[0]\,
      O => i_fu_265_p2(0)
    );
\i_reg_509[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_0_reg_150_reg_n_5_[0]\,
      I1 => \i_0_reg_150_reg_n_5_[1]\,
      O => i_fu_265_p2(1)
    );
\i_reg_509[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i_0_reg_150_reg_n_5_[2]\,
      I1 => \i_0_reg_150_reg_n_5_[1]\,
      I2 => \i_0_reg_150_reg_n_5_[0]\,
      O => i_fu_265_p2(2)
    );
\i_reg_509[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i_0_reg_150_reg_n_5_[3]\,
      I1 => \i_0_reg_150_reg_n_5_[0]\,
      I2 => \i_0_reg_150_reg_n_5_[1]\,
      I3 => \i_0_reg_150_reg_n_5_[2]\,
      O => i_fu_265_p2(3)
    );
\i_reg_509_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_fu_265_p2(0),
      Q => i_reg_509(0),
      R => '0'
    );
\i_reg_509_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_fu_265_p2(1),
      Q => i_reg_509(1),
      R => '0'
    );
\i_reg_509_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_fu_265_p2(2),
      Q => i_reg_509(2),
      R => '0'
    );
\i_reg_509_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_fu_265_p2(3),
      Q => i_reg_509(3),
      R => '0'
    );
\in_d_0_reg_194[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => out_w_0_reg_173(2),
      I2 => out_w_0_reg_173(0),
      I3 => out_w_0_reg_173(1),
      O => \in_d_0_reg_194[3]_i_1_n_5\
    );
\in_d_0_reg_194_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_d_reg_549(0),
      Q => in_d_0_reg_194(0),
      R => \in_d_0_reg_194[3]_i_1_n_5\
    );
\in_d_0_reg_194_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_d_reg_549(1),
      Q => in_d_0_reg_194(1),
      R => \in_d_0_reg_194[3]_i_1_n_5\
    );
\in_d_0_reg_194_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_d_reg_549(2),
      Q => in_d_0_reg_194(2),
      R => \in_d_0_reg_194[3]_i_1_n_5\
    );
\in_d_0_reg_194_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_d_reg_549(3),
      Q => in_d_0_reg_194(3),
      R => \in_d_0_reg_194[3]_i_1_n_5\
    );
\in_d_reg_549[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_d_0_reg_194(0),
      O => in_d_fu_359_p2(0)
    );
\in_d_reg_549[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => in_d_0_reg_194(0),
      I1 => in_d_0_reg_194(1),
      O => in_d_fu_359_p2(1)
    );
\in_d_reg_549[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => in_d_0_reg_194(2),
      I1 => in_d_0_reg_194(1),
      I2 => in_d_0_reg_194(0),
      O => in_d_fu_359_p2(2)
    );
\in_d_reg_549[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => in_d_0_reg_194(3),
      I1 => in_d_0_reg_194(0),
      I2 => in_d_0_reg_194(1),
      I3 => in_d_0_reg_194(2),
      O => in_d_fu_359_p2(3)
    );
\in_d_reg_549_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_pointwise_conv2d_fix_2_fu_538_output_r_ce0,
      D => in_d_fu_359_p2(0),
      Q => in_d_reg_549(0),
      R => '0'
    );
\in_d_reg_549_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_pointwise_conv2d_fix_2_fu_538_output_r_ce0,
      D => in_d_fu_359_p2(1),
      Q => in_d_reg_549(1),
      R => '0'
    );
\in_d_reg_549_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_pointwise_conv2d_fix_2_fu_538_output_r_ce0,
      D => in_d_fu_359_p2(2),
      Q => in_d_reg_549(2),
      R => '0'
    );
\in_d_reg_549_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_pointwise_conv2d_fix_2_fu_538_output_r_ce0,
      D => in_d_fu_359_p2(3),
      Q => in_d_reg_549(3),
      R => '0'
    );
kernel_buffer_1_U: entity work.design_1_network_0_0_pointwise_conv2d_fix_1_kernel_buffer_1
     port map (
      Q(3 downto 0) => in_d_0_reg_194(3 downto 0),
      ap_clk => ap_clk,
      p(1) => ap_CS_fsm_state9,
      p(0) => ap_CS_fsm_state5,
      p_0(3) => \i_0_reg_150_reg_n_5_[3]\,
      p_0(2) => \i_0_reg_150_reg_n_5_[2]\,
      p_0(1) => \i_0_reg_150_reg_n_5_[1]\,
      p_0(0) => \i_0_reg_150_reg_n_5_[0]\,
      q0(14) => SeparableConv2D_2_w_s_U_n_5,
      q0(13) => SeparableConv2D_2_w_s_U_n_6,
      q0(12) => SeparableConv2D_2_w_s_U_n_7,
      q0(11) => SeparableConv2D_2_w_s_U_n_8,
      q0(10) => SeparableConv2D_2_w_s_U_n_9,
      q0(9) => SeparableConv2D_2_w_s_U_n_10,
      q0(8) => SeparableConv2D_2_w_s_U_n_11,
      q0(7) => SeparableConv2D_2_w_s_U_n_12,
      q0(6) => SeparableConv2D_2_w_s_U_n_13,
      q0(5) => SeparableConv2D_2_w_s_U_n_14,
      q0(4) => SeparableConv2D_2_w_s_U_n_15,
      q0(3) => SeparableConv2D_2_w_s_U_n_16,
      q0(2) => SeparableConv2D_2_w_s_U_n_17,
      q0(1) => SeparableConv2D_2_w_s_U_n_18,
      q0(0) => SeparableConv2D_2_w_s_U_n_19,
      q00(14 downto 0) => q00(14 downto 0)
    );
network_mul_mul_16s_15s_31_1_1_U51: entity work.design_1_network_0_0_network_mul_mul_16s_15s_31_1_1_9
     port map (
      O(3) => network_mul_mul_16s_15s_31_1_1_U51_n_5,
      O(2) => network_mul_mul_16s_15s_31_1_1_U51_n_6,
      O(1) => network_mul_mul_16s_15s_31_1_1_U51_n_7,
      O(0) => network_mul_mul_16s_15s_31_1_1_U51_n_8,
      Q(3) => ap_CS_fsm_state10,
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state7,
      Q(0) => ap_CS_fsm_state5,
      ap_clk => ap_clk,
      buffer_0_reg_184_reg(16 downto 0) => \^buffer_0_reg_184_reg\(16 downto 0),
      \buffer_0_reg_184_reg[15]_0\(13 downto 0) => C(13 downto 0),
      \buffer_0_reg_184_reg[19]\ => \buffer_0_reg_184_reg_n_5_[16]\,
      \buffer_0_reg_184_reg[19]_0\ => \buffer_0_reg_184_reg_n_5_[17]\,
      \buffer_0_reg_184_reg[19]_1\ => \buffer_0_reg_184_reg_n_5_[18]\,
      \buffer_0_reg_184_reg[19]_2\ => \buffer_0_reg_184_reg_n_5_[19]\,
      \buffer_0_reg_184_reg[22]\ => \buffer_0_reg_184_reg_n_5_[20]\,
      \buffer_0_reg_184_reg[22]_0\ => \buffer_0_reg_184_reg_n_5_[21]\,
      buffer_0_reg_184_reg_15_sp_1 => \in_d_0_reg_194[3]_i_1_n_5\,
      out_w_0_reg_173(2 downto 0) => out_w_0_reg_173(2 downto 0),
      p(3) => network_mul_mul_16s_15s_31_1_1_U51_n_9,
      p(2) => network_mul_mul_16s_15s_31_1_1_U51_n_10,
      p(1) => network_mul_mul_16s_15s_31_1_1_U51_n_11,
      p(0) => network_mul_mul_16s_15s_31_1_1_U51_n_12,
      p_0(3) => network_mul_mul_16s_15s_31_1_1_U51_n_13,
      p_0(2) => network_mul_mul_16s_15s_31_1_1_U51_n_14,
      p_0(1) => network_mul_mul_16s_15s_31_1_1_U51_n_15,
      p_0(0) => network_mul_mul_16s_15s_31_1_1_U51_n_16,
      p_1(3) => network_mul_mul_16s_15s_31_1_1_U51_n_17,
      p_1(2) => network_mul_mul_16s_15s_31_1_1_U51_n_18,
      p_1(1) => network_mul_mul_16s_15s_31_1_1_U51_n_19,
      p_1(0) => network_mul_mul_16s_15s_31_1_1_U51_n_20,
      p_2(3) => network_mul_mul_16s_15s_31_1_1_U51_n_21,
      p_2(2) => network_mul_mul_16s_15s_31_1_1_U51_n_22,
      p_2(1) => network_mul_mul_16s_15s_31_1_1_U51_n_23,
      p_2(0) => network_mul_mul_16s_15s_31_1_1_U51_n_24,
      p_3(2) => network_mul_mul_16s_15s_31_1_1_U51_n_25,
      p_3(1) => network_mul_mul_16s_15s_31_1_1_U51_n_26,
      p_3(0) => network_mul_mul_16s_15s_31_1_1_U51_n_27,
      q0(15 downto 0) => q0(15 downto 0),
      q00(14 downto 0) => q00(14 downto 0)
    );
\out_d_0_reg_128[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888888888888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_pointwise_conv2d_fix_2_fu_538_ap_start_reg,
      I2 => zext_ln37_8_fu_314_p1(3),
      I3 => zext_ln37_8_fu_314_p1(4),
      I4 => zext_ln37_8_fu_314_p1(5),
      I5 => ap_CS_fsm_state6,
      O => out_d_0_reg_128
    );
\out_d_0_reg_128[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => zext_ln37_8_fu_314_p1(5),
      I2 => zext_ln37_8_fu_314_p1(4),
      I3 => zext_ln37_8_fu_314_p1(3),
      O => ap_NS_fsm10_out
    );
\out_d_0_reg_128_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_481(0),
      Q => \out_d_0_reg_128_reg_n_5_[0]\,
      R => out_d_0_reg_128
    );
\out_d_0_reg_128_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_481(1),
      Q => \out_d_0_reg_128_reg_n_5_[1]\,
      R => out_d_0_reg_128
    );
\out_d_0_reg_128_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_481(2),
      Q => \out_d_0_reg_128_reg_n_5_[2]\,
      R => out_d_0_reg_128
    );
\out_d_0_reg_128_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_481(3),
      Q => \out_d_0_reg_128_reg_n_5_[3]\,
      R => out_d_0_reg_128
    );
\out_d_reg_481[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_d_0_reg_128_reg_n_5_[0]\,
      O => out_d_fu_233_p2(0)
    );
\out_d_reg_481[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_d_0_reg_128_reg_n_5_[1]\,
      I1 => \out_d_0_reg_128_reg_n_5_[0]\,
      O => out_d_fu_233_p2(1)
    );
\out_d_reg_481[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \out_d_0_reg_128_reg_n_5_[2]\,
      I1 => \out_d_0_reg_128_reg_n_5_[0]\,
      I2 => \out_d_0_reg_128_reg_n_5_[1]\,
      O => out_d_fu_233_p2(2)
    );
\out_d_reg_481[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \out_d_0_reg_128_reg_n_5_[3]\,
      I1 => \out_d_0_reg_128_reg_n_5_[2]\,
      I2 => \out_d_0_reg_128_reg_n_5_[1]\,
      I3 => \out_d_0_reg_128_reg_n_5_[0]\,
      O => out_d_fu_233_p2(3)
    );
\out_d_reg_481_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_233_p2(0),
      Q => out_d_reg_481(0),
      R => '0'
    );
\out_d_reg_481_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_233_p2(1),
      Q => out_d_reg_481(1),
      R => '0'
    );
\out_d_reg_481_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_233_p2(2),
      Q => out_d_reg_481(2),
      R => '0'
    );
\out_d_reg_481_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_233_p2(3),
      Q => out_d_reg_481(3),
      R => '0'
    );
\out_h_0_reg_162[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => zext_ln37_8_fu_314_p1(3),
      I1 => ap_NS_fsm1,
      I2 => out_h_reg_522(0),
      I3 => ap_NS_fsm11_out,
      O => \out_h_0_reg_162[0]_i_1_n_5\
    );
\out_h_0_reg_162[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => zext_ln37_8_fu_314_p1(4),
      I1 => ap_NS_fsm1,
      I2 => out_h_reg_522(1),
      I3 => ap_NS_fsm11_out,
      O => \out_h_0_reg_162[1]_i_1_n_5\
    );
\out_h_0_reg_162[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => zext_ln37_8_fu_314_p1(5),
      I1 => ap_NS_fsm1,
      I2 => out_h_reg_522(2),
      I3 => ap_NS_fsm11_out,
      O => \out_h_0_reg_162[2]_i_1_n_5\
    );
\out_h_0_reg_162[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => out_w_0_reg_173(2),
      I2 => out_w_0_reg_173(0),
      I3 => out_w_0_reg_173(1),
      O => ap_NS_fsm1
    );
\out_h_0_reg_162_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_h_0_reg_162[0]_i_1_n_5\,
      Q => zext_ln37_8_fu_314_p1(3),
      R => '0'
    );
\out_h_0_reg_162_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_h_0_reg_162[1]_i_1_n_5\,
      Q => zext_ln37_8_fu_314_p1(4),
      R => '0'
    );
\out_h_0_reg_162_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_h_0_reg_162[2]_i_1_n_5\,
      Q => zext_ln37_8_fu_314_p1(5),
      R => '0'
    );
\out_h_reg_522[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => zext_ln37_8_fu_314_p1(3),
      I1 => ap_CS_fsm_state6,
      I2 => out_h_reg_522(0),
      O => \out_h_reg_522[0]_i_1_n_5\
    );
\out_h_reg_522[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => zext_ln37_8_fu_314_p1(4),
      I1 => zext_ln37_8_fu_314_p1(3),
      I2 => ap_CS_fsm_state6,
      I3 => out_h_reg_522(1),
      O => \out_h_reg_522[1]_i_1_n_5\
    );
\out_h_reg_522[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
        port map (
      I0 => zext_ln37_8_fu_314_p1(5),
      I1 => zext_ln37_8_fu_314_p1(3),
      I2 => zext_ln37_8_fu_314_p1(4),
      I3 => ap_CS_fsm_state6,
      I4 => out_h_reg_522(2),
      O => \out_h_reg_522[2]_i_1_n_5\
    );
\out_h_reg_522_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_h_reg_522[0]_i_1_n_5\,
      Q => out_h_reg_522(0),
      R => '0'
    );
\out_h_reg_522_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_h_reg_522[1]_i_1_n_5\,
      Q => out_h_reg_522(1),
      R => '0'
    );
\out_h_reg_522_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_h_reg_522[2]_i_1_n_5\,
      Q => out_h_reg_522(2),
      R => '0'
    );
\out_w_0_reg_173[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => out_w_0_reg_173(0),
      I1 => \^grp_pointwise_conv2d_fix_2_fu_538_output_r_we0\,
      I2 => out_w_reg_535(0),
      I3 => out_w_0_reg_1730,
      O => \out_w_0_reg_173[0]_i_1_n_5\
    );
\out_w_0_reg_173[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => out_w_0_reg_173(1),
      I1 => \^grp_pointwise_conv2d_fix_2_fu_538_output_r_we0\,
      I2 => out_w_reg_535(1),
      I3 => out_w_0_reg_1730,
      O => \out_w_0_reg_173[1]_i_1_n_5\
    );
\out_w_0_reg_173[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => out_w_0_reg_173(2),
      I1 => \^grp_pointwise_conv2d_fix_2_fu_538_output_r_we0\,
      I2 => out_w_reg_535(2),
      I3 => out_w_0_reg_1730,
      O => \out_w_0_reg_173[2]_i_1_n_5\
    );
\out_w_0_reg_173[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_538_output_r_ce0,
      I1 => in_d_0_reg_194(2),
      I2 => in_d_0_reg_194(3),
      I3 => in_d_0_reg_194(0),
      I4 => in_d_0_reg_194(1),
      O => \^grp_pointwise_conv2d_fix_2_fu_538_output_r_we0\
    );
\out_w_0_reg_173_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_w_0_reg_173[0]_i_1_n_5\,
      Q => out_w_0_reg_173(0),
      R => '0'
    );
\out_w_0_reg_173_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_w_0_reg_173[1]_i_1_n_5\,
      Q => out_w_0_reg_173(1),
      R => '0'
    );
\out_w_0_reg_173_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_w_0_reg_173[2]_i_1_n_5\,
      Q => out_w_0_reg_173(2),
      R => '0'
    );
\out_w_reg_535[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => out_w_0_reg_173(0),
      I1 => ap_CS_fsm_state7,
      I2 => out_w_reg_535(0),
      O => \out_w_reg_535[0]_i_1_n_5\
    );
\out_w_reg_535[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => out_w_0_reg_173(0),
      I1 => out_w_0_reg_173(1),
      I2 => ap_CS_fsm_state7,
      I3 => out_w_reg_535(1),
      O => \out_w_reg_535[1]_i_1_n_5\
    );
\out_w_reg_535[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
        port map (
      I0 => out_w_0_reg_173(2),
      I1 => out_w_0_reg_173(1),
      I2 => out_w_0_reg_173(0),
      I3 => ap_CS_fsm_state7,
      I4 => out_w_reg_535(2),
      O => \out_w_reg_535[2]_i_1_n_5\
    );
\out_w_reg_535_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_w_reg_535[0]_i_1_n_5\,
      Q => out_w_reg_535(0),
      R => '0'
    );
\out_w_reg_535_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_w_reg_535[1]_i_1_n_5\,
      Q => out_w_reg_535(1),
      R => '0'
    );
\out_w_reg_535_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_w_reg_535[2]_i_1_n_5\,
      Q => out_w_reg_535(2),
      R => '0'
    );
\phi_mul1_reg_139_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_473(0),
      Q => phi_mul1_reg_139(0),
      R => out_d_0_reg_128
    );
\phi_mul1_reg_139_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_473(1),
      Q => phi_mul1_reg_139(1),
      R => out_d_0_reg_128
    );
\phi_mul1_reg_139_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_473(2),
      Q => phi_mul1_reg_139(2),
      R => out_d_0_reg_128
    );
\phi_mul1_reg_139_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_473(3),
      Q => phi_mul1_reg_139(3),
      R => out_d_0_reg_128
    );
\phi_mul1_reg_139_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_473(4),
      Q => phi_mul1_reg_139(4),
      R => out_d_0_reg_128
    );
\phi_mul1_reg_139_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_473(5),
      Q => phi_mul1_reg_139(5),
      R => out_d_0_reg_128
    );
\phi_mul1_reg_139_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_473(6),
      Q => phi_mul1_reg_139(6),
      R => out_d_0_reg_128
    );
\phi_mul1_reg_139_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_473(7),
      Q => phi_mul1_reg_139(7),
      R => out_d_0_reg_128
    );
\phi_mul1_reg_139_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_473(8),
      Q => phi_mul1_reg_139(8),
      R => out_d_0_reg_128
    );
\phi_mul_reg_206_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln37_6_reg_554(0),
      Q => phi_mul_reg_206(0),
      R => \in_d_0_reg_194[3]_i_1_n_5\
    );
\phi_mul_reg_206_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln37_6_reg_554(1),
      Q => phi_mul_reg_206(1),
      R => \in_d_0_reg_194[3]_i_1_n_5\
    );
\phi_mul_reg_206_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln37_6_reg_554(2),
      Q => phi_mul_reg_206(2),
      R => \in_d_0_reg_194[3]_i_1_n_5\
    );
\phi_mul_reg_206_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln37_6_reg_554(3),
      Q => phi_mul_reg_206(3),
      R => \in_d_0_reg_194[3]_i_1_n_5\
    );
\phi_mul_reg_206_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln37_6_reg_554(4),
      Q => phi_mul_reg_206(4),
      R => \in_d_0_reg_194[3]_i_1_n_5\
    );
\phi_mul_reg_206_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln37_6_reg_554(5),
      Q => phi_mul_reg_206(5),
      R => \in_d_0_reg_194[3]_i_1_n_5\
    );
\phi_mul_reg_206_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln37_6_reg_554(6),
      Q => phi_mul_reg_206(6),
      R => \in_d_0_reg_194[3]_i_1_n_5\
    );
\phi_mul_reg_206_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln37_6_reg_554(7),
      Q => phi_mul_reg_206(7),
      R => \in_d_0_reg_194[3]_i_1_n_5\
    );
\phi_mul_reg_206_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln37_6_reg_554(8),
      Q => phi_mul_reg_206(8),
      R => \in_d_0_reg_194[3]_i_1_n_5\
    );
ram_reg_0_i_110: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_110_n_5,
      CO(2) => ram_reg_0_i_110_n_6,
      CO(1) => ram_reg_0_i_110_n_7,
      CO(0) => ram_reg_0_i_110_n_8,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln24_reg_468(3 downto 0),
      O(3 downto 0) => output_r_address0(3 downto 0),
      S(3) => ram_reg_0_i_170_n_5,
      S(2) => \ram_reg_0_i_171__0_n_5\,
      S(1) => \ram_reg_0_i_172__0_n_5\,
      S(0) => \ram_reg_0_i_173__0_n_5\
    );
ram_reg_0_i_111: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_137__0_n_5\,
      CO(3) => ram_reg_0_i_111_n_5,
      CO(2) => ram_reg_0_i_111_n_6,
      CO(1) => ram_reg_0_i_111_n_7,
      CO(0) => ram_reg_0_i_111_n_8,
      CYINIT => '0',
      DI(3) => \ram_reg_0_i_140__0_n_5\,
      DI(2) => sext_ln37_reg_540(6),
      DI(1 downto 0) => phi_mul_reg_206(5 downto 4),
      O(3 downto 0) => input_r_address0(7 downto 4),
      S(3) => \ram_reg_0_i_141__0_n_5\,
      S(2) => \ram_reg_0_i_142__0_n_5\,
      S(1) => \ram_reg_0_i_143__0_n_5\,
      S(0) => \ram_reg_0_i_144__0_n_5\
    );
ram_reg_0_i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_206(8),
      O => ram_reg_0_i_112_n_5
    );
\ram_reg_0_i_113__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phi_mul_reg_206(7),
      I1 => phi_mul_reg_206(8),
      O => \ram_reg_0_i_113__0_n_5\
    );
ram_reg_0_i_123: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_141_n_5,
      CO(3 downto 1) => NLW_ram_reg_0_i_123_CO_UNCONNECTED(3 downto 1),
      CO(0) => ram_reg_0_i_123_n_8,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => zext_ln24_reg_468(7),
      O(3 downto 2) => NLW_ram_reg_0_i_123_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => output_r_address0(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \ram_reg_0_i_176__0_n_5\,
      S(0) => \ram_reg_0_i_177__0_n_5\
    );
\ram_reg_0_i_137__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_i_137__0_n_5\,
      CO(2) => \ram_reg_0_i_137__0_n_6\,
      CO(1) => \ram_reg_0_i_137__0_n_7\,
      CO(0) => \ram_reg_0_i_137__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul_reg_206(3 downto 0),
      O(3 downto 0) => input_r_address0(3 downto 0),
      S(3) => \ram_reg_0_i_183__0_n_5\,
      S(2) => \ram_reg_0_i_184__0_n_5\,
      S(1) => ram_reg_0_i_185_n_5,
      S(0) => ram_reg_0_i_186_n_5
    );
\ram_reg_0_i_140__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln37_reg_540(6),
      O => \ram_reg_0_i_140__0_n_5\
    );
ram_reg_0_i_141: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_110_n_5,
      CO(3) => ram_reg_0_i_141_n_5,
      CO(2) => ram_reg_0_i_141_n_6,
      CO(1) => ram_reg_0_i_141_n_7,
      CO(0) => ram_reg_0_i_141_n_8,
      CYINIT => '0',
      DI(3) => ram_reg_0_i_204_n_5,
      DI(2) => sext_ln37_reg_540(6),
      DI(1 downto 0) => zext_ln24_reg_468(5 downto 4),
      O(3 downto 0) => output_r_address0(7 downto 4),
      S(3) => ram_reg_0_i_205_n_5,
      S(2) => ram_reg_0_i_206_n_5,
      S(1) => ram_reg_0_i_207_n_5,
      S(0) => ram_reg_0_i_208_n_5
    );
\ram_reg_0_i_141__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln37_reg_540(6),
      I1 => phi_mul_reg_206(7),
      O => \ram_reg_0_i_141__0_n_5\
    );
\ram_reg_0_i_142__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln37_reg_540(6),
      I1 => phi_mul_reg_206(6),
      O => \ram_reg_0_i_142__0_n_5\
    );
\ram_reg_0_i_143__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_206(5),
      I1 => sext_ln37_reg_540(5),
      O => \ram_reg_0_i_143__0_n_5\
    );
\ram_reg_0_i_144__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_206(4),
      I1 => sext_ln37_reg_540(4),
      O => \ram_reg_0_i_144__0_n_5\
    );
ram_reg_0_i_170: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_468(3),
      I1 => sext_ln37_reg_540(3),
      O => ram_reg_0_i_170_n_5
    );
\ram_reg_0_i_171__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_468(2),
      I1 => sext_ln37_reg_540(2),
      O => \ram_reg_0_i_171__0_n_5\
    );
\ram_reg_0_i_172__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_468(1),
      I1 => sext_ln37_reg_540(1),
      O => \ram_reg_0_i_172__0_n_5\
    );
\ram_reg_0_i_173__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_468(0),
      I1 => sext_ln37_reg_540(0),
      O => \ram_reg_0_i_173__0_n_5\
    );
\ram_reg_0_i_176__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln24_reg_468(8),
      O => \ram_reg_0_i_176__0_n_5\
    );
\ram_reg_0_i_177__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln24_reg_468(7),
      I1 => zext_ln24_reg_468(8),
      O => \ram_reg_0_i_177__0_n_5\
    );
\ram_reg_0_i_183__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_206(3),
      I1 => sext_ln37_reg_540(3),
      O => \ram_reg_0_i_183__0_n_5\
    );
\ram_reg_0_i_184__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_206(2),
      I1 => sext_ln37_reg_540(2),
      O => \ram_reg_0_i_184__0_n_5\
    );
ram_reg_0_i_185: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_206(1),
      I1 => sext_ln37_reg_540(1),
      O => ram_reg_0_i_185_n_5
    );
ram_reg_0_i_186: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_206(0),
      I1 => sext_ln37_reg_540(0),
      O => ram_reg_0_i_186_n_5
    );
ram_reg_0_i_204: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln37_reg_540(6),
      O => ram_reg_0_i_204_n_5
    );
ram_reg_0_i_205: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln37_reg_540(6),
      I1 => zext_ln24_reg_468(7),
      O => ram_reg_0_i_205_n_5
    );
ram_reg_0_i_206: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln37_reg_540(6),
      I1 => zext_ln24_reg_468(6),
      O => ram_reg_0_i_206_n_5
    );
ram_reg_0_i_207: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_468(5),
      I1 => sext_ln37_reg_540(5),
      O => ram_reg_0_i_207_n_5
    );
ram_reg_0_i_208: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_468(4),
      I1 => sext_ln37_reg_540(4),
      O => ram_reg_0_i_208_n_5
    );
\ram_reg_0_i_62__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FF0400F4FFF4"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_538_output_r_ce0,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(3),
      I4 => \ram_reg_0_i_20__0\(0),
      I5 => output_r_ce0,
      O => \ap_CS_fsm_reg[7]_1\
    );
ram_reg_0_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FF0400F4FFF4"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_538_output_r_ce0,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(3),
      I4 => \ram_reg_0_i_20__0\(0),
      I5 => input_r_ce0,
      O => \ap_CS_fsm_reg[7]_0\
    );
ram_reg_0_i_65: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_111_n_5,
      CO(3 downto 1) => NLW_ram_reg_0_i_65_CO_UNCONNECTED(3 downto 1),
      CO(0) => ram_reg_0_i_65_n_8,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => phi_mul_reg_206(7),
      O(3 downto 2) => NLW_ram_reg_0_i_65_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => input_r_address0(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => ram_reg_0_i_112_n_5,
      S(0) => \ram_reg_0_i_113__0_n_5\
    );
\sext_ln37_reg_540[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_w_0_reg_173(0),
      I1 => sub_ln37_reg_527(0),
      O => sext_ln37_fu_345_p1(0)
    );
\sext_ln37_reg_540[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => sub_ln37_reg_527(0),
      I1 => out_w_0_reg_173(0),
      I2 => sub_ln37_reg_527(1),
      I3 => out_w_0_reg_173(1),
      O => sext_ln37_fu_345_p1(1)
    );
\sext_ln37_reg_540[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E88817771777E888"
    )
        port map (
      I0 => out_w_0_reg_173(1),
      I1 => sub_ln37_reg_527(1),
      I2 => sub_ln37_reg_527(0),
      I3 => out_w_0_reg_173(0),
      I4 => sub_ln37_reg_527(2),
      I5 => out_w_0_reg_173(2),
      O => sext_ln37_fu_345_p1(2)
    );
\sext_ln37_reg_540[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"65A6"
    )
        port map (
      I0 => sub_ln37_reg_527(3),
      I1 => out_w_0_reg_173(2),
      I2 => \sext_ln37_reg_540[6]_i_2_n_5\,
      I3 => sub_ln37_reg_527(2),
      O => sext_ln37_fu_345_p1(3)
    );
\sext_ln37_reg_540[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65A6AAAA"
    )
        port map (
      I0 => sub_ln37_reg_527(4),
      I1 => sub_ln37_reg_527(2),
      I2 => \sext_ln37_reg_540[6]_i_2_n_5\,
      I3 => out_w_0_reg_173(2),
      I4 => sub_ln37_reg_527(3),
      O => sext_ln37_fu_345_p1(4)
    );
\sext_ln37_reg_540[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A66AA6AAAAAAAAA"
    )
        port map (
      I0 => sub_ln37_reg_527(5),
      I1 => sub_ln37_reg_527(3),
      I2 => out_w_0_reg_173(2),
      I3 => \sext_ln37_reg_540[6]_i_2_n_5\,
      I4 => sub_ln37_reg_527(2),
      I5 => sub_ln37_reg_527(4),
      O => sext_ln37_fu_345_p1(5)
    );
\sext_ln37_reg_540[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088008000000000"
    )
        port map (
      I0 => sub_ln37_reg_527(5),
      I1 => sub_ln37_reg_527(3),
      I2 => out_w_0_reg_173(2),
      I3 => \sext_ln37_reg_540[6]_i_2_n_5\,
      I4 => sub_ln37_reg_527(2),
      I5 => sub_ln37_reg_527(4),
      O => sext_ln37_fu_345_p1(6)
    );
\sext_ln37_reg_540[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"077F"
    )
        port map (
      I0 => out_w_0_reg_173(0),
      I1 => sub_ln37_reg_527(0),
      I2 => sub_ln37_reg_527(1),
      I3 => out_w_0_reg_173(1),
      O => \sext_ln37_reg_540[6]_i_2_n_5\
    );
\sext_ln37_reg_540_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \in_d_0_reg_194[3]_i_1_n_5\,
      D => sext_ln37_fu_345_p1(0),
      Q => sext_ln37_reg_540(0),
      R => '0'
    );
\sext_ln37_reg_540_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \in_d_0_reg_194[3]_i_1_n_5\,
      D => sext_ln37_fu_345_p1(1),
      Q => sext_ln37_reg_540(1),
      R => '0'
    );
\sext_ln37_reg_540_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \in_d_0_reg_194[3]_i_1_n_5\,
      D => sext_ln37_fu_345_p1(2),
      Q => sext_ln37_reg_540(2),
      R => '0'
    );
\sext_ln37_reg_540_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \in_d_0_reg_194[3]_i_1_n_5\,
      D => sext_ln37_fu_345_p1(3),
      Q => sext_ln37_reg_540(3),
      R => '0'
    );
\sext_ln37_reg_540_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \in_d_0_reg_194[3]_i_1_n_5\,
      D => sext_ln37_fu_345_p1(4),
      Q => sext_ln37_reg_540(4),
      R => '0'
    );
\sext_ln37_reg_540_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \in_d_0_reg_194[3]_i_1_n_5\,
      D => sext_ln37_fu_345_p1(5),
      Q => sext_ln37_reg_540(5),
      R => '0'
    );
\sext_ln37_reg_540_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \in_d_0_reg_194[3]_i_1_n_5\,
      D => sext_ln37_fu_345_p1(6),
      Q => sext_ln37_reg_540(6),
      R => '0'
    );
\shl_ln_reg_501_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln28_reg_491(0),
      Q => shl_ln_reg_501(3),
      R => '0'
    );
\shl_ln_reg_501_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln28_reg_491(1),
      Q => shl_ln_reg_501(4),
      R => '0'
    );
\shl_ln_reg_501_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln28_reg_491(2),
      Q => shl_ln_reg_501(5),
      R => '0'
    );
\sub_ln37_reg_527[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln37_8_fu_314_p1(4),
      I1 => zext_ln37_8_fu_314_p1(3),
      O => sub_ln37_fu_318_p2(1)
    );
\sub_ln37_reg_527[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => zext_ln37_8_fu_314_p1(5),
      I1 => zext_ln37_8_fu_314_p1(3),
      I2 => zext_ln37_8_fu_314_p1(4),
      O => \sub_ln37_reg_527[2]_i_1_n_5\
    );
\sub_ln37_reg_527[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => zext_ln37_8_fu_314_p1(3),
      I1 => zext_ln37_8_fu_314_p1(5),
      I2 => zext_ln37_8_fu_314_p1(4),
      O => \sub_ln37_reg_527[3]_i_1_n_5\
    );
\sub_ln37_reg_527[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => zext_ln37_8_fu_314_p1(5),
      I1 => zext_ln37_8_fu_314_p1(3),
      I2 => zext_ln37_8_fu_314_p1(4),
      O => sub_ln37_fu_318_p2(4)
    );
\sub_ln37_reg_527[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => zext_ln37_8_fu_314_p1(5),
      I2 => zext_ln37_8_fu_314_p1(4),
      I3 => zext_ln37_8_fu_314_p1(3),
      O => out_w_0_reg_1730
    );
\sub_ln37_reg_527[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => zext_ln37_8_fu_314_p1(5),
      I1 => zext_ln37_8_fu_314_p1(3),
      I2 => zext_ln37_8_fu_314_p1(4),
      O => sub_ln37_fu_318_p2(5)
    );
\sub_ln37_reg_527_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1730,
      D => zext_ln37_8_fu_314_p1(3),
      Q => sub_ln37_reg_527(0),
      R => '0'
    );
\sub_ln37_reg_527_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1730,
      D => sub_ln37_fu_318_p2(1),
      Q => sub_ln37_reg_527(1),
      R => '0'
    );
\sub_ln37_reg_527_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1730,
      D => \sub_ln37_reg_527[2]_i_1_n_5\,
      Q => sub_ln37_reg_527(2),
      R => '0'
    );
\sub_ln37_reg_527_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1730,
      D => \sub_ln37_reg_527[3]_i_1_n_5\,
      Q => sub_ln37_reg_527(3),
      R => '0'
    );
\sub_ln37_reg_527_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1730,
      D => sub_ln37_fu_318_p2(4),
      Q => sub_ln37_reg_527(4),
      R => '0'
    );
\sub_ln37_reg_527_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1730,
      D => sub_ln37_fu_318_p2(5),
      Q => sub_ln37_reg_527(5),
      R => '0'
    );
\trunc_ln28_reg_491[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5755AAAA0000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_128_reg_n_5_[1]\,
      I2 => \out_d_0_reg_128_reg_n_5_[2]\,
      I3 => \out_d_0_reg_128_reg_n_5_[3]\,
      I4 => \out_d_0_reg_128_reg_n_5_[0]\,
      I5 => trunc_ln28_reg_491(0),
      O => \trunc_ln28_reg_491[0]_i_1_n_5\
    );
\trunc_ln28_reg_491[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDFDD88888888"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_128_reg_n_5_[1]\,
      I2 => \out_d_0_reg_128_reg_n_5_[2]\,
      I3 => \out_d_0_reg_128_reg_n_5_[3]\,
      I4 => \out_d_0_reg_128_reg_n_5_[0]\,
      I5 => trunc_ln28_reg_491(1),
      O => \trunc_ln28_reg_491[1]_i_1_n_5\
    );
\trunc_ln28_reg_491[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F7F5A0A0A0A0"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_128_reg_n_5_[1]\,
      I2 => \out_d_0_reg_128_reg_n_5_[2]\,
      I3 => \out_d_0_reg_128_reg_n_5_[3]\,
      I4 => \out_d_0_reg_128_reg_n_5_[0]\,
      I5 => trunc_ln28_reg_491(2),
      O => \trunc_ln28_reg_491[2]_i_1_n_5\
    );
\trunc_ln28_reg_491_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln28_reg_491[0]_i_1_n_5\,
      Q => trunc_ln28_reg_491(0),
      R => '0'
    );
\trunc_ln28_reg_491_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln28_reg_491[1]_i_1_n_5\,
      Q => trunc_ln28_reg_491(1),
      R => '0'
    );
\trunc_ln28_reg_491_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln28_reg_491[2]_i_1_n_5\,
      Q => trunc_ln28_reg_491(2),
      R => '0'
    );
\zext_ln24_reg_468_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_139(0),
      Q => zext_ln24_reg_468(0),
      R => '0'
    );
\zext_ln24_reg_468_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_139(1),
      Q => zext_ln24_reg_468(1),
      R => '0'
    );
\zext_ln24_reg_468_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_139(2),
      Q => zext_ln24_reg_468(2),
      R => '0'
    );
\zext_ln24_reg_468_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_139(3),
      Q => zext_ln24_reg_468(3),
      R => '0'
    );
\zext_ln24_reg_468_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_139(4),
      Q => zext_ln24_reg_468(4),
      R => '0'
    );
\zext_ln24_reg_468_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_139(5),
      Q => zext_ln24_reg_468(5),
      R => '0'
    );
\zext_ln24_reg_468_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_139(6),
      Q => zext_ln24_reg_468(6),
      R => '0'
    );
\zext_ln24_reg_468_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_139(7),
      Q => zext_ln24_reg_468(7),
      R => '0'
    );
\zext_ln24_reg_468_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_139(8),
      Q => zext_ln24_reg_468(8),
      R => '0'
    );
\zext_ln34_reg_496_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(0),
      Q => C(0),
      R => '0'
    );
\zext_ln34_reg_496_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(10),
      Q => C(10),
      R => '0'
    );
\zext_ln34_reg_496_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(11),
      Q => C(11),
      R => '0'
    );
\zext_ln34_reg_496_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(12),
      Q => C(12),
      R => '0'
    );
\zext_ln34_reg_496_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(13),
      Q => C(13),
      R => '0'
    );
\zext_ln34_reg_496_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(1),
      Q => C(1),
      R => '0'
    );
\zext_ln34_reg_496_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(2),
      Q => C(2),
      R => '0'
    );
\zext_ln34_reg_496_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(3),
      Q => C(3),
      R => '0'
    );
\zext_ln34_reg_496_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(4),
      Q => C(4),
      R => '0'
    );
\zext_ln34_reg_496_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(5),
      Q => C(5),
      R => '0'
    );
\zext_ln34_reg_496_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(6),
      Q => C(6),
      R => '0'
    );
\zext_ln34_reg_496_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(7),
      Q => C(7),
      R => '0'
    );
\zext_ln34_reg_496_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(8),
      Q => C(8),
      R => '0'
    );
\zext_ln34_reg_496_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(9),
      Q => C(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_pointwise_conv2d_fix_3 is
  port (
    \ap_CS_fsm_reg[31]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_14\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[31]_15\ : out STD_LOGIC;
    \ap_CS_fsm_reg[30]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    input_r_address0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    output_r_address0 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_7 : in STD_LOGIC;
    ram_reg_7_0 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_6_0 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_5_0 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_4_0 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_3_0 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_2_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_1_0 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC;
    grp_pointwise_conv2d_fix_3_fu_507_ap_start_reg : in STD_LOGIC;
    \ram_reg_0_i_20__0\ : in STD_LOGIC;
    MemBank_B_address011_out : in STD_LOGIC;
    output_r_ce0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_pointwise_conv2d_fix_3 : entity is "pointwise_conv2d_fix_3";
end design_1_network_0_0_pointwise_conv2d_fix_3;

architecture STRUCTURE of design_1_network_0_0_pointwise_conv2d_fix_3 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln24_fu_237_p2 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal add_ln24_reg_501 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \add_ln24_reg_501[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_501[8]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_501[8]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_501_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln24_reg_501_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln24_reg_501_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_501_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln24_reg_501_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln24_reg_501_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln24_reg_501_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_501_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln24_reg_501_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln24_reg_501_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal add_ln37_4_fu_389_p2 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal add_ln37_4_reg_586 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal add_ln37_4_reg_5860 : STD_LOGIC;
  signal \add_ln37_4_reg_586[10]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln37_4_reg_586[6]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln37_4_reg_586[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln37_reg_568[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln37_reg_568[4]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln37_reg_568[4]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln37_reg_568_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln37_reg_568_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln37_reg_568_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln37_reg_568_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln37_reg_568_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln37_reg_568_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal ap_NS_fsm11_out : STD_LOGIC;
  signal buffer_0_reg_200_reg : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \buffer_0_reg_200_reg_n_5_[16]\ : STD_LOGIC;
  signal \buffer_0_reg_200_reg_n_5_[17]\ : STD_LOGIC;
  signal \buffer_0_reg_200_reg_n_5_[18]\ : STD_LOGIC;
  signal \buffer_0_reg_200_reg_n_5_[19]\ : STD_LOGIC;
  signal \buffer_0_reg_200_reg_n_5_[20]\ : STD_LOGIC;
  signal \buffer_0_reg_200_reg_n_5_[21]\ : STD_LOGIC;
  signal d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_pointwise_conv2d_fix_3_fu_507_ap_done : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_507_ap_ready : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_507_output_r_ce0 : STD_LOGIC;
  signal i_0_reg_166 : STD_LOGIC;
  signal \i_0_reg_166_reg_n_5_[0]\ : STD_LOGIC;
  signal \i_0_reg_166_reg_n_5_[1]\ : STD_LOGIC;
  signal \i_0_reg_166_reg_n_5_[2]\ : STD_LOGIC;
  signal \i_0_reg_166_reg_n_5_[3]\ : STD_LOGIC;
  signal i_fu_281_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_reg_537 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_d_0_reg_210 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \in_d_0_reg_210[3]_i_1_n_5\ : STD_LOGIC;
  signal in_d_fu_383_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_d_reg_581 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal network_mul_mul_16s_16s_32_1_1_U63_n_10 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U63_n_11 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U63_n_12 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U63_n_13 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U63_n_14 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U63_n_15 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U63_n_16 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U63_n_17 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U63_n_18 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U63_n_19 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U63_n_20 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U63_n_21 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U63_n_22 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U63_n_23 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U63_n_24 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U63_n_25 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U63_n_26 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U63_n_27 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U63_n_5 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U63_n_6 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U63_n_7 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U63_n_8 : STD_LOGIC;
  signal network_mul_mul_16s_16s_32_1_1_U63_n_9 : STD_LOGIC;
  signal out_d_0_reg_144 : STD_LOGIC;
  signal \out_d_0_reg_144_reg_n_5_[0]\ : STD_LOGIC;
  signal \out_d_0_reg_144_reg_n_5_[1]\ : STD_LOGIC;
  signal \out_d_0_reg_144_reg_n_5_[2]\ : STD_LOGIC;
  signal \out_d_0_reg_144_reg_n_5_[3]\ : STD_LOGIC;
  signal \out_d_0_reg_144_reg_n_5_[4]\ : STD_LOGIC;
  signal out_d_fu_249_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_d_reg_509 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \out_d_reg_509[2]_i_1_n_5\ : STD_LOGIC;
  signal \out_h_0_reg_178[3]_i_2_n_5\ : STD_LOGIC;
  signal out_h_fu_312_p2 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal out_h_reg_550 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \out_h_reg_550[0]_i_1_n_5\ : STD_LOGIC;
  signal out_w_0_reg_189 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_w_0_reg_1890 : STD_LOGIC;
  signal out_w_fu_354_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_w_reg_563 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal phi_mul1_reg_155 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal phi_mul_reg_222 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal q00 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal q0_0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal ram_reg_0_i_104_n_5 : STD_LOGIC;
  signal ram_reg_0_i_104_n_6 : STD_LOGIC;
  signal ram_reg_0_i_104_n_7 : STD_LOGIC;
  signal ram_reg_0_i_104_n_8 : STD_LOGIC;
  signal ram_reg_0_i_116_n_6 : STD_LOGIC;
  signal ram_reg_0_i_116_n_7 : STD_LOGIC;
  signal ram_reg_0_i_116_n_8 : STD_LOGIC;
  signal ram_reg_0_i_124_n_5 : STD_LOGIC;
  signal ram_reg_0_i_124_n_6 : STD_LOGIC;
  signal ram_reg_0_i_124_n_7 : STD_LOGIC;
  signal ram_reg_0_i_124_n_8 : STD_LOGIC;
  signal ram_reg_0_i_125_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_127__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_127__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_i_127__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_127__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_i_134__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_134__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_i_134__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_134__0_n_8\ : STD_LOGIC;
  signal ram_reg_0_i_136_n_5 : STD_LOGIC;
  signal ram_reg_0_i_136_n_6 : STD_LOGIC;
  signal ram_reg_0_i_136_n_7 : STD_LOGIC;
  signal ram_reg_0_i_136_n_8 : STD_LOGIC;
  signal \ram_reg_0_i_146__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_147__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_148__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_149__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_150__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_150_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_151__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_152_n_5 : STD_LOGIC;
  signal ram_reg_0_i_153_n_5 : STD_LOGIC;
  signal ram_reg_0_i_160_n_5 : STD_LOGIC;
  signal ram_reg_0_i_161_n_5 : STD_LOGIC;
  signal ram_reg_0_i_162_n_5 : STD_LOGIC;
  signal ram_reg_0_i_163_n_5 : STD_LOGIC;
  signal ram_reg_0_i_171_n_5 : STD_LOGIC;
  signal ram_reg_0_i_172_n_5 : STD_LOGIC;
  signal ram_reg_0_i_173_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_174__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_178__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_179_n_5 : STD_LOGIC;
  signal ram_reg_0_i_180_n_5 : STD_LOGIC;
  signal ram_reg_0_i_181_n_5 : STD_LOGIC;
  signal ram_reg_0_i_182_n_5 : STD_LOGIC;
  signal ram_reg_0_i_192_n_5 : STD_LOGIC;
  signal ram_reg_0_i_193_n_5 : STD_LOGIC;
  signal ram_reg_0_i_194_n_5 : STD_LOGIC;
  signal ram_reg_0_i_195_n_5 : STD_LOGIC;
  signal sext_ln34_reg_524 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sext_ln37_fu_369_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal sext_ln37_reg_573 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal shl_ln_reg_529 : STD_LOGIC_VECTOR ( 6 downto 3 );
  signal \sub_ln37_reg_555[3]_i_1_n_5\ : STD_LOGIC;
  signal sub_ln37_reg_555_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal trunc_ln28_reg_519 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal zext_ln24_reg_496 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal zext_ln37_4_fu_326_p1 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_add_ln24_reg_501_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln24_reg_501_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln37_reg_568_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_add_ln37_reg_568_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_add_ln37_reg_568_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_i_116_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_i_66_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_i_66_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln37_4_reg_586[10]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \add_ln37_4_reg_586[3]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \add_ln37_4_reg_586[4]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \add_ln37_4_reg_586[5]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \add_ln37_4_reg_586[6]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \add_ln37_4_reg_586[9]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__3\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \ap_CS_fsm[31]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \ap_CS_fsm[32]_i_1\ : label is "soft_lutpair207";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of grp_pointwise_conv2d_fix_3_fu_507_ap_start_reg_i_1 : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \i_reg_537[0]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \i_reg_537[1]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \i_reg_537[2]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \i_reg_537[3]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \in_d_reg_581[0]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \in_d_reg_581[1]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \in_d_reg_581[2]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \in_d_reg_581[3]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \out_d_reg_509[1]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \out_d_reg_509[2]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \out_d_reg_509[3]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \out_d_reg_509[4]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \out_h_reg_550[1]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \out_h_reg_550[2]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \out_h_reg_550[3]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \out_w_reg_563[0]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \out_w_reg_563[1]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \out_w_reg_563[2]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \out_w_reg_563[3]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \sub_ln37_reg_555[3]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \sub_ln37_reg_555[4]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \sub_ln37_reg_555[5]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \sub_ln37_reg_555[6]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \sub_ln37_reg_555[7]_i_1\ : label is "soft_lutpair214";
begin
  E(0) <= \^e\(0);
SeparableConv2D_3_b_s_U: entity work.design_1_network_0_0_pointwise_conv2d_fix_3_SeparableConv2D_3_b_s
     port map (
      Q(3) => \out_d_0_reg_144_reg_n_5_[3]\,
      Q(2) => \out_d_0_reg_144_reg_n_5_[2]\,
      Q(1) => \out_d_0_reg_144_reg_n_5_[1]\,
      Q(0) => \out_d_0_reg_144_reg_n_5_[0]\,
      ap_clk => ap_clk,
      \q0_reg[0]\(0) => ap_CS_fsm_state2,
      \q0_reg[13]\(13 downto 0) => q0_0(13 downto 0)
    );
SeparableConv2D_3_w_s_U: entity work.design_1_network_0_0_pointwise_conv2d_fix_3_SeparableConv2D_3_w_s
     port map (
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      d0(15 downto 0) => d0(15 downto 0),
      q0_reg(3) => \i_0_reg_166_reg_n_5_[3]\,
      q0_reg(2) => \i_0_reg_166_reg_n_5_[2]\,
      q0_reg(1) => \i_0_reg_166_reg_n_5_[1]\,
      q0_reg(0) => \i_0_reg_166_reg_n_5_[0]\,
      q0_reg_0(3 downto 0) => shl_ln_reg_529(6 downto 3)
    );
\add_ln24_reg_501[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul1_reg_155(2),
      O => \add_ln24_reg_501[4]_i_2_n_5\
    );
\add_ln24_reg_501[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul1_reg_155(7),
      O => \add_ln24_reg_501[8]_i_2_n_5\
    );
\add_ln24_reg_501[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul1_reg_155(6),
      O => \add_ln24_reg_501[8]_i_3_n_5\
    );
\add_ln24_reg_501_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_237_p2(10),
      Q => add_ln24_reg_501(10),
      R => '0'
    );
\add_ln24_reg_501_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_237_p2(11),
      Q => add_ln24_reg_501(11),
      R => '0'
    );
\add_ln24_reg_501_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln24_reg_501_reg[8]_i_1_n_5\,
      CO(3 downto 2) => \NLW_add_ln24_reg_501_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln24_reg_501_reg[11]_i_1_n_7\,
      CO(0) => \add_ln24_reg_501_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln24_reg_501_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln24_fu_237_p2(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => phi_mul1_reg_155(11 downto 9)
    );
\add_ln24_reg_501_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_237_p2(1),
      Q => add_ln24_reg_501(1),
      R => '0'
    );
\add_ln24_reg_501_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_237_p2(2),
      Q => add_ln24_reg_501(2),
      R => '0'
    );
\add_ln24_reg_501_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_237_p2(3),
      Q => add_ln24_reg_501(3),
      R => '0'
    );
\add_ln24_reg_501_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_237_p2(4),
      Q => add_ln24_reg_501(4),
      R => '0'
    );
\add_ln24_reg_501_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln24_reg_501_reg[4]_i_1_n_5\,
      CO(2) => \add_ln24_reg_501_reg[4]_i_1_n_6\,
      CO(1) => \add_ln24_reg_501_reg[4]_i_1_n_7\,
      CO(0) => \add_ln24_reg_501_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => phi_mul1_reg_155(2),
      DI(0) => '0',
      O(3 downto 0) => add_ln24_fu_237_p2(4 downto 1),
      S(3 downto 2) => phi_mul1_reg_155(4 downto 3),
      S(1) => \add_ln24_reg_501[4]_i_2_n_5\,
      S(0) => phi_mul1_reg_155(1)
    );
\add_ln24_reg_501_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_237_p2(5),
      Q => add_ln24_reg_501(5),
      R => '0'
    );
\add_ln24_reg_501_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_237_p2(6),
      Q => add_ln24_reg_501(6),
      R => '0'
    );
\add_ln24_reg_501_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_237_p2(7),
      Q => add_ln24_reg_501(7),
      R => '0'
    );
\add_ln24_reg_501_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_237_p2(8),
      Q => add_ln24_reg_501(8),
      R => '0'
    );
\add_ln24_reg_501_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln24_reg_501_reg[4]_i_1_n_5\,
      CO(3) => \add_ln24_reg_501_reg[8]_i_1_n_5\,
      CO(2) => \add_ln24_reg_501_reg[8]_i_1_n_6\,
      CO(1) => \add_ln24_reg_501_reg[8]_i_1_n_7\,
      CO(0) => \add_ln24_reg_501_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => phi_mul1_reg_155(7 downto 6),
      DI(0) => '0',
      O(3 downto 0) => add_ln24_fu_237_p2(8 downto 5),
      S(3) => phi_mul1_reg_155(8),
      S(2) => \add_ln24_reg_501[8]_i_2_n_5\,
      S(1) => \add_ln24_reg_501[8]_i_3_n_5\,
      S(0) => phi_mul1_reg_155(5)
    );
\add_ln24_reg_501_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_237_p2(9),
      Q => add_ln24_reg_501(9),
      R => '0'
    );
\add_ln37_4_reg_586[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => phi_mul_reg_222(8),
      I1 => \add_ln37_4_reg_586[10]_i_2_n_5\,
      I2 => phi_mul_reg_222(9),
      I3 => phi_mul_reg_222(10),
      O => add_ln37_4_fu_389_p2(10)
    );
\add_ln37_4_reg_586[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => phi_mul_reg_222(6),
      I1 => phi_mul_reg_222(5),
      I2 => phi_mul_reg_222(3),
      I3 => phi_mul_reg_222(2),
      I4 => phi_mul_reg_222(4),
      I5 => phi_mul_reg_222(7),
      O => \add_ln37_4_reg_586[10]_i_2_n_5\
    );
\add_ln37_4_reg_586[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_222(2),
      O => add_ln37_4_fu_389_p2(2)
    );
\add_ln37_4_reg_586[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_222(2),
      I1 => phi_mul_reg_222(3),
      O => add_ln37_4_fu_389_p2(3)
    );
\add_ln37_4_reg_586[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => phi_mul_reg_222(2),
      I1 => phi_mul_reg_222(3),
      I2 => phi_mul_reg_222(4),
      O => add_ln37_4_fu_389_p2(4)
    );
\add_ln37_4_reg_586[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => phi_mul_reg_222(3),
      I1 => phi_mul_reg_222(2),
      I2 => phi_mul_reg_222(4),
      I3 => phi_mul_reg_222(5),
      O => add_ln37_4_fu_389_p2(5)
    );
\add_ln37_4_reg_586[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80007FFF"
    )
        port map (
      I0 => phi_mul_reg_222(4),
      I1 => phi_mul_reg_222(2),
      I2 => phi_mul_reg_222(3),
      I3 => phi_mul_reg_222(5),
      I4 => phi_mul_reg_222(6),
      O => \add_ln37_4_reg_586[6]_i_1_n_5\
    );
\add_ln37_4_reg_586[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA15555555"
    )
        port map (
      I0 => phi_mul_reg_222(6),
      I1 => phi_mul_reg_222(5),
      I2 => phi_mul_reg_222(3),
      I3 => phi_mul_reg_222(2),
      I4 => phi_mul_reg_222(4),
      I5 => phi_mul_reg_222(7),
      O => \add_ln37_4_reg_586[7]_i_1_n_5\
    );
\add_ln37_4_reg_586[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln37_4_reg_586[10]_i_2_n_5\,
      I1 => phi_mul_reg_222(8),
      O => add_ln37_4_fu_389_p2(8)
    );
\add_ln37_4_reg_586[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_ln37_4_reg_586[10]_i_2_n_5\,
      I1 => phi_mul_reg_222(8),
      I2 => phi_mul_reg_222(9),
      O => add_ln37_4_fu_389_p2(9)
    );
\add_ln37_4_reg_586_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_4_reg_5860,
      D => add_ln37_4_fu_389_p2(10),
      Q => add_ln37_4_reg_586(10),
      R => '0'
    );
\add_ln37_4_reg_586_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_4_reg_5860,
      D => add_ln37_4_fu_389_p2(2),
      Q => add_ln37_4_reg_586(2),
      R => '0'
    );
\add_ln37_4_reg_586_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_4_reg_5860,
      D => add_ln37_4_fu_389_p2(3),
      Q => add_ln37_4_reg_586(3),
      R => '0'
    );
\add_ln37_4_reg_586_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_4_reg_5860,
      D => add_ln37_4_fu_389_p2(4),
      Q => add_ln37_4_reg_586(4),
      R => '0'
    );
\add_ln37_4_reg_586_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_4_reg_5860,
      D => add_ln37_4_fu_389_p2(5),
      Q => add_ln37_4_reg_586(5),
      R => '0'
    );
\add_ln37_4_reg_586_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_4_reg_5860,
      D => \add_ln37_4_reg_586[6]_i_1_n_5\,
      Q => add_ln37_4_reg_586(6),
      R => '0'
    );
\add_ln37_4_reg_586_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_4_reg_5860,
      D => \add_ln37_4_reg_586[7]_i_1_n_5\,
      Q => add_ln37_4_reg_586(7),
      R => '0'
    );
\add_ln37_4_reg_586_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_4_reg_5860,
      D => add_ln37_4_fu_389_p2(8),
      Q => add_ln37_4_reg_586(8),
      R => '0'
    );
\add_ln37_4_reg_586_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_4_reg_5860,
      D => add_ln37_4_fu_389_p2(9),
      Q => add_ln37_4_reg_586(9),
      R => '0'
    );
\add_ln37_reg_568[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln37_reg_555_reg(0),
      I1 => out_w_0_reg_189(1),
      O => sext_ln37_fu_369_p1(1)
    );
\add_ln37_reg_568[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln37_reg_555_reg(2),
      I1 => out_w_0_reg_189(3),
      O => \add_ln37_reg_568[4]_i_2_n_5\
    );
\add_ln37_reg_568[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln37_reg_555_reg(1),
      I1 => out_w_0_reg_189(2),
      O => \add_ln37_reg_568[4]_i_3_n_5\
    );
\add_ln37_reg_568[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln37_reg_555_reg(0),
      I1 => out_w_0_reg_189(1),
      O => \add_ln37_reg_568[4]_i_4_n_5\
    );
\add_ln37_reg_568_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \in_d_0_reg_210[3]_i_1_n_5\,
      D => out_w_0_reg_189(0),
      Q => sext_ln37_reg_573(0),
      R => '0'
    );
\add_ln37_reg_568_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \in_d_0_reg_210[3]_i_1_n_5\,
      D => sext_ln37_fu_369_p1(1),
      Q => sext_ln37_reg_573(1),
      R => '0'
    );
\add_ln37_reg_568_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \in_d_0_reg_210[3]_i_1_n_5\,
      D => sext_ln37_fu_369_p1(2),
      Q => sext_ln37_reg_573(2),
      R => '0'
    );
\add_ln37_reg_568_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \in_d_0_reg_210[3]_i_1_n_5\,
      D => sext_ln37_fu_369_p1(3),
      Q => sext_ln37_reg_573(3),
      R => '0'
    );
\add_ln37_reg_568_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \in_d_0_reg_210[3]_i_1_n_5\,
      D => sext_ln37_fu_369_p1(4),
      Q => sext_ln37_reg_573(4),
      R => '0'
    );
\add_ln37_reg_568_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln37_reg_568_reg[4]_i_1_n_5\,
      CO(2) => \add_ln37_reg_568_reg[4]_i_1_n_6\,
      CO(1) => \add_ln37_reg_568_reg[4]_i_1_n_7\,
      CO(0) => \add_ln37_reg_568_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => sub_ln37_reg_555_reg(2 downto 0),
      O(3 downto 1) => sext_ln37_fu_369_p1(4 downto 2),
      O(0) => \NLW_add_ln37_reg_568_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => sub_ln37_reg_555_reg(3),
      S(2) => \add_ln37_reg_568[4]_i_2_n_5\,
      S(1) => \add_ln37_reg_568[4]_i_3_n_5\,
      S(0) => \add_ln37_reg_568[4]_i_4_n_5\
    );
\add_ln37_reg_568_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \in_d_0_reg_210[3]_i_1_n_5\,
      D => sext_ln37_fu_369_p1(5),
      Q => sext_ln37_reg_573(5),
      R => '0'
    );
\add_ln37_reg_568_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \in_d_0_reg_210[3]_i_1_n_5\,
      D => sext_ln37_fu_369_p1(6),
      Q => sext_ln37_reg_573(6),
      R => '0'
    );
\add_ln37_reg_568_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \in_d_0_reg_210[3]_i_1_n_5\,
      D => sext_ln37_fu_369_p1(7),
      Q => sext_ln37_reg_573(7),
      R => '0'
    );
\add_ln37_reg_568_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \in_d_0_reg_210[3]_i_1_n_5\,
      D => sext_ln37_fu_369_p1(8),
      Q => sext_ln37_reg_573(8),
      R => '0'
    );
\add_ln37_reg_568_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln37_reg_568_reg[4]_i_1_n_5\,
      CO(3) => sext_ln37_fu_369_p1(8),
      CO(2) => \NLW_add_ln37_reg_568_reg[8]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \add_ln37_reg_568_reg[8]_i_1_n_7\,
      CO(0) => \add_ln37_reg_568_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln37_reg_568_reg[8]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => sext_ln37_fu_369_p1(7 downto 5),
      S(3) => '1',
      S(2 downto 0) => sub_ln37_reg_555_reg(6 downto 4)
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_3_fu_507_ap_ready,
      I1 => grp_pointwise_conv2d_fix_3_fu_507_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      O => grp_pointwise_conv2d_fix_3_fu_507_ap_done
    );
\ap_CS_fsm[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_144_reg_n_5_[3]\,
      I2 => \out_d_0_reg_144_reg_n_5_[4]\,
      I3 => \out_d_0_reg_144_reg_n_5_[0]\,
      I4 => \out_d_0_reg_144_reg_n_5_[2]\,
      I5 => \out_d_0_reg_144_reg_n_5_[1]\,
      O => grp_pointwise_conv2d_fix_3_fu_507_ap_ready
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_NS_fsm10_out,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_pointwise_conv2d_fix_3_fu_507_ap_start_reg,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA8A"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_144_reg_n_5_[3]\,
      I2 => \out_d_0_reg_144_reg_n_5_[4]\,
      I3 => \out_d_0_reg_144_reg_n_5_[0]\,
      I4 => \out_d_0_reg_144_reg_n_5_[2]\,
      I5 => \out_d_0_reg_144_reg_n_5_[1]\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4500"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_3_fu_507_ap_ready,
      I1 => grp_pointwise_conv2d_fix_3_fu_507_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(3),
      I4 => Q(2),
      O => D(0)
    );
\ap_CS_fsm[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_pointwise_conv2d_fix_3_fu_507_ap_start_reg,
      I2 => grp_pointwise_conv2d_fix_3_fu_507_ap_ready,
      I3 => Q(3),
      O => D(1)
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => ap_CS_fsm_state3,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA8A"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \i_0_reg_166_reg_n_5_[2]\,
      I2 => \i_0_reg_166_reg_n_5_[3]\,
      I3 => \i_0_reg_166_reg_n_5_[0]\,
      I4 => \i_0_reg_166_reg_n_5_[1]\,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
        port map (
      I0 => \i_0_reg_166_reg_n_5_[1]\,
      I1 => \i_0_reg_166_reg_n_5_[0]\,
      I2 => \i_0_reg_166_reg_n_5_[3]\,
      I3 => \i_0_reg_166_reg_n_5_[2]\,
      I4 => ap_CS_fsm_state4,
      I5 => \out_h_0_reg_178[3]_i_2_n_5\,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAAAAAAAAAA"
    )
        port map (
      I0 => out_w_0_reg_1890,
      I1 => in_d_0_reg_210(1),
      I2 => in_d_0_reg_210(0),
      I3 => in_d_0_reg_210(3),
      I4 => in_d_0_reg_210(2),
      I5 => grp_pointwise_conv2d_fix_3_fu_507_output_r_ce0,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => out_w_0_reg_189(0),
      I2 => out_w_0_reg_189(1),
      I3 => out_w_0_reg_189(3),
      I4 => out_w_0_reg_189(2),
      I5 => ap_CS_fsm_state7,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[8]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA8A"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_3_fu_507_output_r_ce0,
      I1 => in_d_0_reg_210(2),
      I2 => in_d_0_reg_210(3),
      I3 => in_d_0_reg_210(0),
      I4 => in_d_0_reg_210(1),
      O => add_ln37_4_reg_5860
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_pointwise_conv2d_fix_3_fu_507_ap_done,
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state10,
      Q => ap_CS_fsm_state11,
      R => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => SR(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => SR(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => SR(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => SR(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => grp_pointwise_conv2d_fix_3_fu_507_output_r_ce0,
      R => SR(0)
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => add_ln37_4_reg_5860,
      Q => ap_CS_fsm_state9,
      R => SR(0)
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state9,
      Q => ap_CS_fsm_state10,
      R => SR(0)
    );
\buffer_0_reg_200_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_16s_32_1_1_U63_n_8,
      Q => buffer_0_reg_200_reg(0),
      R => '0'
    );
\buffer_0_reg_200_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_16s_32_1_1_U63_n_14,
      Q => buffer_0_reg_200_reg(10),
      R => '0'
    );
\buffer_0_reg_200_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_16s_32_1_1_U63_n_13,
      Q => buffer_0_reg_200_reg(11),
      R => '0'
    );
\buffer_0_reg_200_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_16s_32_1_1_U63_n_20,
      Q => buffer_0_reg_200_reg(12),
      R => '0'
    );
\buffer_0_reg_200_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_16s_32_1_1_U63_n_19,
      Q => buffer_0_reg_200_reg(13),
      R => '0'
    );
\buffer_0_reg_200_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_16s_32_1_1_U63_n_18,
      Q => buffer_0_reg_200_reg(14),
      R => '0'
    );
\buffer_0_reg_200_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_16s_32_1_1_U63_n_17,
      Q => buffer_0_reg_200_reg(15),
      R => '0'
    );
\buffer_0_reg_200_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_16s_32_1_1_U63_n_24,
      Q => \buffer_0_reg_200_reg_n_5_[16]\,
      R => '0'
    );
\buffer_0_reg_200_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_16s_32_1_1_U63_n_23,
      Q => \buffer_0_reg_200_reg_n_5_[17]\,
      R => '0'
    );
\buffer_0_reg_200_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_16s_32_1_1_U63_n_22,
      Q => \buffer_0_reg_200_reg_n_5_[18]\,
      R => '0'
    );
\buffer_0_reg_200_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_16s_32_1_1_U63_n_21,
      Q => \buffer_0_reg_200_reg_n_5_[19]\,
      R => '0'
    );
\buffer_0_reg_200_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_16s_32_1_1_U63_n_7,
      Q => buffer_0_reg_200_reg(1),
      R => '0'
    );
\buffer_0_reg_200_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_16s_32_1_1_U63_n_27,
      Q => \buffer_0_reg_200_reg_n_5_[20]\,
      R => '0'
    );
\buffer_0_reg_200_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_16s_32_1_1_U63_n_26,
      Q => \buffer_0_reg_200_reg_n_5_[21]\,
      R => '0'
    );
\buffer_0_reg_200_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_16s_32_1_1_U63_n_25,
      Q => buffer_0_reg_200_reg(22),
      R => '0'
    );
\buffer_0_reg_200_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_16s_32_1_1_U63_n_6,
      Q => buffer_0_reg_200_reg(2),
      R => '0'
    );
\buffer_0_reg_200_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_16s_32_1_1_U63_n_5,
      Q => buffer_0_reg_200_reg(3),
      R => '0'
    );
\buffer_0_reg_200_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_16s_32_1_1_U63_n_12,
      Q => buffer_0_reg_200_reg(4),
      R => '0'
    );
\buffer_0_reg_200_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_16s_32_1_1_U63_n_11,
      Q => buffer_0_reg_200_reg(5),
      R => '0'
    );
\buffer_0_reg_200_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_16s_32_1_1_U63_n_10,
      Q => buffer_0_reg_200_reg(6),
      R => '0'
    );
\buffer_0_reg_200_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_16s_32_1_1_U63_n_9,
      Q => buffer_0_reg_200_reg(7),
      R => '0'
    );
\buffer_0_reg_200_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_16s_32_1_1_U63_n_16,
      Q => buffer_0_reg_200_reg(8),
      R => '0'
    );
\buffer_0_reg_200_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => network_mul_mul_16s_16s_32_1_1_U63_n_15,
      Q => buffer_0_reg_200_reg(9),
      R => '0'
    );
grp_pointwise_conv2d_fix_3_fu_507_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_3_fu_507_ap_ready,
      I1 => Q(2),
      I2 => grp_pointwise_conv2d_fix_3_fu_507_ap_start_reg,
      O => \ap_CS_fsm_reg[30]\
    );
\i_0_reg_166[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state5,
      O => i_0_reg_166
    );
\i_0_reg_166_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_537(0),
      Q => \i_0_reg_166_reg_n_5_[0]\,
      R => i_0_reg_166
    );
\i_0_reg_166_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_537(1),
      Q => \i_0_reg_166_reg_n_5_[1]\,
      R => i_0_reg_166
    );
\i_0_reg_166_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_537(2),
      Q => \i_0_reg_166_reg_n_5_[2]\,
      R => i_0_reg_166
    );
\i_0_reg_166_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_537(3),
      Q => \i_0_reg_166_reg_n_5_[3]\,
      R => i_0_reg_166
    );
\i_reg_537[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_0_reg_166_reg_n_5_[0]\,
      O => i_fu_281_p2(0)
    );
\i_reg_537[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_0_reg_166_reg_n_5_[0]\,
      I1 => \i_0_reg_166_reg_n_5_[1]\,
      O => i_fu_281_p2(1)
    );
\i_reg_537[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i_0_reg_166_reg_n_5_[2]\,
      I1 => \i_0_reg_166_reg_n_5_[1]\,
      I2 => \i_0_reg_166_reg_n_5_[0]\,
      O => i_fu_281_p2(2)
    );
\i_reg_537[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i_0_reg_166_reg_n_5_[3]\,
      I1 => \i_0_reg_166_reg_n_5_[0]\,
      I2 => \i_0_reg_166_reg_n_5_[1]\,
      I3 => \i_0_reg_166_reg_n_5_[2]\,
      O => i_fu_281_p2(3)
    );
\i_reg_537_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_fu_281_p2(0),
      Q => i_reg_537(0),
      R => '0'
    );
\i_reg_537_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_fu_281_p2(1),
      Q => i_reg_537(1),
      R => '0'
    );
\i_reg_537_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_fu_281_p2(2),
      Q => i_reg_537(2),
      R => '0'
    );
\i_reg_537_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_fu_281_p2(3),
      Q => i_reg_537(3),
      R => '0'
    );
\in_d_0_reg_210[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => out_w_0_reg_189(2),
      I2 => out_w_0_reg_189(3),
      I3 => out_w_0_reg_189(1),
      I4 => out_w_0_reg_189(0),
      O => \in_d_0_reg_210[3]_i_1_n_5\
    );
\in_d_0_reg_210_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_d_reg_581(0),
      Q => in_d_0_reg_210(0),
      R => \in_d_0_reg_210[3]_i_1_n_5\
    );
\in_d_0_reg_210_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_d_reg_581(1),
      Q => in_d_0_reg_210(1),
      R => \in_d_0_reg_210[3]_i_1_n_5\
    );
\in_d_0_reg_210_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_d_reg_581(2),
      Q => in_d_0_reg_210(2),
      R => \in_d_0_reg_210[3]_i_1_n_5\
    );
\in_d_0_reg_210_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => in_d_reg_581(3),
      Q => in_d_0_reg_210(3),
      R => \in_d_0_reg_210[3]_i_1_n_5\
    );
\in_d_reg_581[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_d_0_reg_210(0),
      O => in_d_fu_383_p2(0)
    );
\in_d_reg_581[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => in_d_0_reg_210(0),
      I1 => in_d_0_reg_210(1),
      O => in_d_fu_383_p2(1)
    );
\in_d_reg_581[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => in_d_0_reg_210(2),
      I1 => in_d_0_reg_210(1),
      I2 => in_d_0_reg_210(0),
      O => in_d_fu_383_p2(2)
    );
\in_d_reg_581[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => in_d_0_reg_210(3),
      I1 => in_d_0_reg_210(0),
      I2 => in_d_0_reg_210(1),
      I3 => in_d_0_reg_210(2),
      O => in_d_fu_383_p2(3)
    );
\in_d_reg_581_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_pointwise_conv2d_fix_3_fu_507_output_r_ce0,
      D => in_d_fu_383_p2(0),
      Q => in_d_reg_581(0),
      R => '0'
    );
\in_d_reg_581_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_pointwise_conv2d_fix_3_fu_507_output_r_ce0,
      D => in_d_fu_383_p2(1),
      Q => in_d_reg_581(1),
      R => '0'
    );
\in_d_reg_581_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_pointwise_conv2d_fix_3_fu_507_output_r_ce0,
      D => in_d_fu_383_p2(2),
      Q => in_d_reg_581(2),
      R => '0'
    );
\in_d_reg_581_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_pointwise_conv2d_fix_3_fu_507_output_r_ce0,
      D => in_d_fu_383_p2(3),
      Q => in_d_reg_581(3),
      R => '0'
    );
kernel_buffer_1_U: entity work.design_1_network_0_0_pointwise_conv2d_fix_3_kernel_buffer_1
     port map (
      Q(3 downto 0) => in_d_0_reg_210(3 downto 0),
      ap_clk => ap_clk,
      d0(15 downto 0) => d0(15 downto 0),
      p(1) => ap_CS_fsm_state9,
      p(0) => ap_CS_fsm_state5,
      p_0(3) => \i_0_reg_166_reg_n_5_[3]\,
      p_0(2) => \i_0_reg_166_reg_n_5_[2]\,
      p_0(1) => \i_0_reg_166_reg_n_5_[1]\,
      p_0(0) => \i_0_reg_166_reg_n_5_[0]\,
      q00(15 downto 0) => q00(15 downto 0)
    );
network_mul_mul_16s_16s_32_1_1_U63: entity work.design_1_network_0_0_network_mul_mul_16s_16s_32_1_1
     port map (
      O(3) => network_mul_mul_16s_16s_32_1_1_U63_n_5,
      O(2) => network_mul_mul_16s_16s_32_1_1_U63_n_6,
      O(1) => network_mul_mul_16s_16s_32_1_1_U63_n_7,
      O(0) => network_mul_mul_16s_16s_32_1_1_U63_n_8,
      Q(3) => ap_CS_fsm_state10,
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state7,
      Q(0) => ap_CS_fsm_state5,
      ap_clk => ap_clk,
      buffer_0_reg_200_reg(16) => buffer_0_reg_200_reg(22),
      buffer_0_reg_200_reg(15 downto 0) => buffer_0_reg_200_reg(15 downto 0),
      \buffer_0_reg_200_reg[19]\ => \buffer_0_reg_200_reg_n_5_[16]\,
      \buffer_0_reg_200_reg[19]_0\ => \buffer_0_reg_200_reg_n_5_[17]\,
      \buffer_0_reg_200_reg[19]_1\ => \buffer_0_reg_200_reg_n_5_[18]\,
      \buffer_0_reg_200_reg[19]_2\ => \buffer_0_reg_200_reg_n_5_[19]\,
      \buffer_0_reg_200_reg[22]\(3 downto 0) => out_w_0_reg_189(3 downto 0),
      \buffer_0_reg_200_reg[22]_0\(13 downto 0) => sext_ln34_reg_524(13 downto 0),
      \buffer_0_reg_200_reg[22]_1\ => \in_d_0_reg_210[3]_i_1_n_5\,
      \buffer_0_reg_200_reg[22]_2\ => \buffer_0_reg_200_reg_n_5_[20]\,
      \buffer_0_reg_200_reg[22]_3\ => \buffer_0_reg_200_reg_n_5_[21]\,
      p(3) => network_mul_mul_16s_16s_32_1_1_U63_n_9,
      p(2) => network_mul_mul_16s_16s_32_1_1_U63_n_10,
      p(1) => network_mul_mul_16s_16s_32_1_1_U63_n_11,
      p(0) => network_mul_mul_16s_16s_32_1_1_U63_n_12,
      p_0(3) => network_mul_mul_16s_16s_32_1_1_U63_n_13,
      p_0(2) => network_mul_mul_16s_16s_32_1_1_U63_n_14,
      p_0(1) => network_mul_mul_16s_16s_32_1_1_U63_n_15,
      p_0(0) => network_mul_mul_16s_16s_32_1_1_U63_n_16,
      p_1(3) => network_mul_mul_16s_16s_32_1_1_U63_n_17,
      p_1(2) => network_mul_mul_16s_16s_32_1_1_U63_n_18,
      p_1(1) => network_mul_mul_16s_16s_32_1_1_U63_n_19,
      p_1(0) => network_mul_mul_16s_16s_32_1_1_U63_n_20,
      p_2(3) => network_mul_mul_16s_16s_32_1_1_U63_n_21,
      p_2(2) => network_mul_mul_16s_16s_32_1_1_U63_n_22,
      p_2(1) => network_mul_mul_16s_16s_32_1_1_U63_n_23,
      p_2(0) => network_mul_mul_16s_16s_32_1_1_U63_n_24,
      p_3(2) => network_mul_mul_16s_16s_32_1_1_U63_n_25,
      p_3(1) => network_mul_mul_16s_16s_32_1_1_U63_n_26,
      p_3(0) => network_mul_mul_16s_16s_32_1_1_U63_n_27,
      q0(15 downto 0) => q0(15 downto 0),
      q00(15 downto 0) => q00(15 downto 0)
    );
\out_d_0_reg_144[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_pointwise_conv2d_fix_3_fu_507_ap_start_reg,
      I2 => ap_NS_fsm10_out,
      O => out_d_0_reg_144
    );
\out_d_0_reg_144[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => zext_ln37_4_fu_326_p1(4),
      I2 => zext_ln37_4_fu_326_p1(7),
      I3 => zext_ln37_4_fu_326_p1(5),
      I4 => zext_ln37_4_fu_326_p1(6),
      O => ap_NS_fsm10_out
    );
\out_d_0_reg_144_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_509(0),
      Q => \out_d_0_reg_144_reg_n_5_[0]\,
      R => out_d_0_reg_144
    );
\out_d_0_reg_144_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_509(1),
      Q => \out_d_0_reg_144_reg_n_5_[1]\,
      R => out_d_0_reg_144
    );
\out_d_0_reg_144_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_509(2),
      Q => \out_d_0_reg_144_reg_n_5_[2]\,
      R => out_d_0_reg_144
    );
\out_d_0_reg_144_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_509(3),
      Q => \out_d_0_reg_144_reg_n_5_[3]\,
      R => out_d_0_reg_144
    );
\out_d_0_reg_144_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_509(4),
      Q => \out_d_0_reg_144_reg_n_5_[4]\,
      R => out_d_0_reg_144
    );
\out_d_reg_509[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_d_0_reg_144_reg_n_5_[0]\,
      O => out_d_fu_249_p2(0)
    );
\out_d_reg_509[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_d_0_reg_144_reg_n_5_[0]\,
      I1 => \out_d_0_reg_144_reg_n_5_[1]\,
      O => out_d_fu_249_p2(1)
    );
\out_d_reg_509[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \out_d_0_reg_144_reg_n_5_[2]\,
      I1 => \out_d_0_reg_144_reg_n_5_[1]\,
      I2 => \out_d_0_reg_144_reg_n_5_[0]\,
      O => \out_d_reg_509[2]_i_1_n_5\
    );
\out_d_reg_509[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \out_d_0_reg_144_reg_n_5_[3]\,
      I1 => \out_d_0_reg_144_reg_n_5_[0]\,
      I2 => \out_d_0_reg_144_reg_n_5_[1]\,
      I3 => \out_d_0_reg_144_reg_n_5_[2]\,
      O => out_d_fu_249_p2(3)
    );
\out_d_reg_509[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \out_d_0_reg_144_reg_n_5_[4]\,
      I1 => \out_d_0_reg_144_reg_n_5_[3]\,
      I2 => \out_d_0_reg_144_reg_n_5_[2]\,
      I3 => \out_d_0_reg_144_reg_n_5_[1]\,
      I4 => \out_d_0_reg_144_reg_n_5_[0]\,
      O => out_d_fu_249_p2(4)
    );
\out_d_reg_509_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_249_p2(0),
      Q => out_d_reg_509(0),
      R => '0'
    );
\out_d_reg_509_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_249_p2(1),
      Q => out_d_reg_509(1),
      R => '0'
    );
\out_d_reg_509_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \out_d_reg_509[2]_i_1_n_5\,
      Q => out_d_reg_509(2),
      R => '0'
    );
\out_d_reg_509_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_249_p2(3),
      Q => out_d_reg_509(3),
      R => '0'
    );
\out_d_reg_509_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_249_p2(4),
      Q => out_d_reg_509(4),
      R => '0'
    );
\out_h_0_reg_178[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \i_0_reg_166_reg_n_5_[2]\,
      I2 => \i_0_reg_166_reg_n_5_[3]\,
      I3 => \i_0_reg_166_reg_n_5_[0]\,
      I4 => \i_0_reg_166_reg_n_5_[1]\,
      O => ap_NS_fsm11_out
    );
\out_h_0_reg_178[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => out_w_0_reg_189(2),
      I1 => out_w_0_reg_189(3),
      I2 => out_w_0_reg_189(1),
      I3 => out_w_0_reg_189(0),
      I4 => ap_CS_fsm_state7,
      O => \out_h_0_reg_178[3]_i_2_n_5\
    );
\out_h_0_reg_178_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_h_0_reg_178[3]_i_2_n_5\,
      D => out_h_reg_550(0),
      Q => zext_ln37_4_fu_326_p1(4),
      R => ap_NS_fsm11_out
    );
\out_h_0_reg_178_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_h_0_reg_178[3]_i_2_n_5\,
      D => out_h_reg_550(1),
      Q => zext_ln37_4_fu_326_p1(5),
      R => ap_NS_fsm11_out
    );
\out_h_0_reg_178_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_h_0_reg_178[3]_i_2_n_5\,
      D => out_h_reg_550(2),
      Q => zext_ln37_4_fu_326_p1(6),
      R => ap_NS_fsm11_out
    );
\out_h_0_reg_178_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_h_0_reg_178[3]_i_2_n_5\,
      D => out_h_reg_550(3),
      Q => zext_ln37_4_fu_326_p1(7),
      R => ap_NS_fsm11_out
    );
\out_h_reg_550[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln37_4_fu_326_p1(4),
      O => \out_h_reg_550[0]_i_1_n_5\
    );
\out_h_reg_550[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln37_4_fu_326_p1(5),
      I1 => zext_ln37_4_fu_326_p1(4),
      O => p_0_in(1)
    );
\out_h_reg_550[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => zext_ln37_4_fu_326_p1(6),
      I1 => zext_ln37_4_fu_326_p1(4),
      I2 => zext_ln37_4_fu_326_p1(5),
      O => out_h_fu_312_p2(2)
    );
\out_h_reg_550[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => zext_ln37_4_fu_326_p1(7),
      I1 => zext_ln37_4_fu_326_p1(6),
      I2 => zext_ln37_4_fu_326_p1(5),
      I3 => zext_ln37_4_fu_326_p1(4),
      O => out_h_fu_312_p2(3)
    );
\out_h_reg_550_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \out_h_reg_550[0]_i_1_n_5\,
      Q => out_h_reg_550(0),
      R => '0'
    );
\out_h_reg_550_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => p_0_in(1),
      Q => out_h_reg_550(1),
      R => '0'
    );
\out_h_reg_550_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => out_h_fu_312_p2(2),
      Q => out_h_reg_550(2),
      R => '0'
    );
\out_h_reg_550_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => out_h_fu_312_p2(3),
      Q => out_h_reg_550(3),
      R => '0'
    );
\out_w_0_reg_189[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => zext_ln37_4_fu_326_p1(4),
      I2 => zext_ln37_4_fu_326_p1(7),
      I3 => zext_ln37_4_fu_326_p1(5),
      I4 => zext_ln37_4_fu_326_p1(6),
      O => out_w_0_reg_1890
    );
\out_w_0_reg_189[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_3_fu_507_output_r_ce0,
      I1 => in_d_0_reg_210(2),
      I2 => in_d_0_reg_210(3),
      I3 => in_d_0_reg_210(0),
      I4 => in_d_0_reg_210(1),
      O => \^e\(0)
    );
\out_w_0_reg_189_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => out_w_reg_563(0),
      Q => out_w_0_reg_189(0),
      R => out_w_0_reg_1890
    );
\out_w_0_reg_189_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => out_w_reg_563(1),
      Q => out_w_0_reg_189(1),
      R => out_w_0_reg_1890
    );
\out_w_0_reg_189_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => out_w_reg_563(2),
      Q => out_w_0_reg_189(2),
      R => out_w_0_reg_1890
    );
\out_w_0_reg_189_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => out_w_reg_563(3),
      Q => out_w_0_reg_189(3),
      R => out_w_0_reg_1890
    );
\out_w_reg_563[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_w_0_reg_189(0),
      O => out_w_fu_354_p2(0)
    );
\out_w_reg_563[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_w_0_reg_189(0),
      I1 => out_w_0_reg_189(1),
      O => out_w_fu_354_p2(1)
    );
\out_w_reg_563[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => out_w_0_reg_189(2),
      I1 => out_w_0_reg_189(1),
      I2 => out_w_0_reg_189(0),
      O => out_w_fu_354_p2(2)
    );
\out_w_reg_563[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => out_w_0_reg_189(3),
      I1 => out_w_0_reg_189(0),
      I2 => out_w_0_reg_189(1),
      I3 => out_w_0_reg_189(2),
      O => out_w_fu_354_p2(3)
    );
\out_w_reg_563_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => out_w_fu_354_p2(0),
      Q => out_w_reg_563(0),
      R => '0'
    );
\out_w_reg_563_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => out_w_fu_354_p2(1),
      Q => out_w_reg_563(1),
      R => '0'
    );
\out_w_reg_563_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => out_w_fu_354_p2(2),
      Q => out_w_reg_563(2),
      R => '0'
    );
\out_w_reg_563_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => out_w_fu_354_p2(3),
      Q => out_w_reg_563(3),
      R => '0'
    );
\phi_mul1_reg_155_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_501(10),
      Q => phi_mul1_reg_155(10),
      R => out_d_0_reg_144
    );
\phi_mul1_reg_155_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_501(11),
      Q => phi_mul1_reg_155(11),
      R => out_d_0_reg_144
    );
\phi_mul1_reg_155_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_501(1),
      Q => phi_mul1_reg_155(1),
      R => out_d_0_reg_144
    );
\phi_mul1_reg_155_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_501(2),
      Q => phi_mul1_reg_155(2),
      R => out_d_0_reg_144
    );
\phi_mul1_reg_155_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_501(3),
      Q => phi_mul1_reg_155(3),
      R => out_d_0_reg_144
    );
\phi_mul1_reg_155_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_501(4),
      Q => phi_mul1_reg_155(4),
      R => out_d_0_reg_144
    );
\phi_mul1_reg_155_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_501(5),
      Q => phi_mul1_reg_155(5),
      R => out_d_0_reg_144
    );
\phi_mul1_reg_155_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_501(6),
      Q => phi_mul1_reg_155(6),
      R => out_d_0_reg_144
    );
\phi_mul1_reg_155_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_501(7),
      Q => phi_mul1_reg_155(7),
      R => out_d_0_reg_144
    );
\phi_mul1_reg_155_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_501(8),
      Q => phi_mul1_reg_155(8),
      R => out_d_0_reg_144
    );
\phi_mul1_reg_155_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln24_reg_501(9),
      Q => phi_mul1_reg_155(9),
      R => out_d_0_reg_144
    );
\phi_mul_reg_222_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln37_4_reg_586(10),
      Q => phi_mul_reg_222(10),
      R => \in_d_0_reg_210[3]_i_1_n_5\
    );
\phi_mul_reg_222_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln37_4_reg_586(2),
      Q => phi_mul_reg_222(2),
      R => \in_d_0_reg_210[3]_i_1_n_5\
    );
\phi_mul_reg_222_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln37_4_reg_586(3),
      Q => phi_mul_reg_222(3),
      R => \in_d_0_reg_210[3]_i_1_n_5\
    );
\phi_mul_reg_222_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln37_4_reg_586(4),
      Q => phi_mul_reg_222(4),
      R => \in_d_0_reg_210[3]_i_1_n_5\
    );
\phi_mul_reg_222_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln37_4_reg_586(5),
      Q => phi_mul_reg_222(5),
      R => \in_d_0_reg_210[3]_i_1_n_5\
    );
\phi_mul_reg_222_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln37_4_reg_586(6),
      Q => phi_mul_reg_222(6),
      R => \in_d_0_reg_210[3]_i_1_n_5\
    );
\phi_mul_reg_222_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln37_4_reg_586(7),
      Q => phi_mul_reg_222(7),
      R => \in_d_0_reg_210[3]_i_1_n_5\
    );
\phi_mul_reg_222_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln37_4_reg_586(8),
      Q => phi_mul_reg_222(8),
      R => \in_d_0_reg_210[3]_i_1_n_5\
    );
\phi_mul_reg_222_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln37_4_reg_586(9),
      Q => phi_mul_reg_222(9),
      R => \in_d_0_reg_210[3]_i_1_n_5\
    );
ram_reg_0_i_104: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_104_n_5,
      CO(2) => ram_reg_0_i_104_n_6,
      CO(1) => ram_reg_0_i_104_n_7,
      CO(0) => ram_reg_0_i_104_n_8,
      CYINIT => '0',
      DI(3 downto 1) => zext_ln24_reg_496(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => output_r_address0(3 downto 0),
      S(3) => ram_reg_0_i_150_n_5,
      S(2) => \ram_reg_0_i_151__0_n_5\,
      S(1) => ram_reg_0_i_152_n_5,
      S(0) => ram_reg_0_i_153_n_5
    );
ram_reg_0_i_116: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_127__0_n_5\,
      CO(3) => NLW_ram_reg_0_i_116_CO_UNCONNECTED(3),
      CO(2) => ram_reg_0_i_116_n_6,
      CO(1) => ram_reg_0_i_116_n_7,
      CO(0) => ram_reg_0_i_116_n_8,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => phi_mul_reg_222(9 downto 8),
      DI(0) => \ram_reg_0_i_146__0_n_5\,
      O(3 downto 0) => input_r_address0(11 downto 8),
      S(3) => \ram_reg_0_i_147__0_n_5\,
      S(2) => \ram_reg_0_i_148__0_n_5\,
      S(1) => \ram_reg_0_i_149__0_n_5\,
      S(0) => \ram_reg_0_i_150__0_n_5\
    );
ram_reg_0_i_124: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_136_n_5,
      CO(3) => ram_reg_0_i_124_n_5,
      CO(2) => ram_reg_0_i_124_n_6,
      CO(1) => ram_reg_0_i_124_n_7,
      CO(0) => ram_reg_0_i_124_n_8,
      CYINIT => '0',
      DI(3 downto 2) => zext_ln24_reg_496(10 downto 9),
      DI(1) => \ram_reg_0_i_178__0_n_5\,
      DI(0) => sext_ln37_reg_573(8),
      O(3 downto 0) => output_r_address0(11 downto 8),
      S(3) => ram_reg_0_i_179_n_5,
      S(2) => ram_reg_0_i_180_n_5,
      S(1) => ram_reg_0_i_181_n_5,
      S(0) => ram_reg_0_i_182_n_5
    );
ram_reg_0_i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln24_reg_496(11),
      O => ram_reg_0_i_125_n_5
    );
\ram_reg_0_i_127__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_134__0_n_5\,
      CO(3) => \ram_reg_0_i_127__0_n_5\,
      CO(2) => \ram_reg_0_i_127__0_n_6\,
      CO(1) => \ram_reg_0_i_127__0_n_7\,
      CO(0) => \ram_reg_0_i_127__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln37_reg_573(7 downto 4),
      O(3 downto 0) => input_r_address0(7 downto 4),
      S(3) => ram_reg_0_i_160_n_5,
      S(2) => ram_reg_0_i_161_n_5,
      S(1) => ram_reg_0_i_162_n_5,
      S(0) => ram_reg_0_i_163_n_5
    );
\ram_reg_0_i_134__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_i_134__0_n_5\,
      CO(2) => \ram_reg_0_i_134__0_n_6\,
      CO(1) => \ram_reg_0_i_134__0_n_7\,
      CO(0) => \ram_reg_0_i_134__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln37_reg_573(3 downto 0),
      O(3 downto 0) => input_r_address0(3 downto 0),
      S(3) => ram_reg_0_i_171_n_5,
      S(2) => ram_reg_0_i_172_n_5,
      S(1) => ram_reg_0_i_173_n_5,
      S(0) => \ram_reg_0_i_174__0_n_5\
    );
ram_reg_0_i_136: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_104_n_5,
      CO(3) => ram_reg_0_i_136_n_5,
      CO(2) => ram_reg_0_i_136_n_6,
      CO(1) => ram_reg_0_i_136_n_7,
      CO(0) => ram_reg_0_i_136_n_8,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln24_reg_496(7 downto 4),
      O(3 downto 0) => output_r_address0(7 downto 4),
      S(3) => ram_reg_0_i_192_n_5,
      S(2) => ram_reg_0_i_193_n_5,
      S(1) => ram_reg_0_i_194_n_5,
      S(0) => ram_reg_0_i_195_n_5
    );
\ram_reg_0_i_146__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_222(8),
      O => \ram_reg_0_i_146__0_n_5\
    );
\ram_reg_0_i_147__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_222(10),
      O => \ram_reg_0_i_147__0_n_5\
    );
\ram_reg_0_i_148__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phi_mul_reg_222(9),
      I1 => phi_mul_reg_222(10),
      O => \ram_reg_0_i_148__0_n_5\
    );
\ram_reg_0_i_149__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phi_mul_reg_222(8),
      I1 => phi_mul_reg_222(9),
      O => \ram_reg_0_i_149__0_n_5\
    );
ram_reg_0_i_150: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_496(3),
      I1 => sext_ln37_reg_573(3),
      O => ram_reg_0_i_150_n_5
    );
\ram_reg_0_i_150__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_222(8),
      I1 => sext_ln37_reg_573(8),
      O => \ram_reg_0_i_150__0_n_5\
    );
\ram_reg_0_i_151__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_496(2),
      I1 => sext_ln37_reg_573(2),
      O => \ram_reg_0_i_151__0_n_5\
    );
ram_reg_0_i_152: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_496(1),
      I1 => sext_ln37_reg_573(1),
      O => ram_reg_0_i_152_n_5
    );
ram_reg_0_i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln37_reg_573(0),
      O => ram_reg_0_i_153_n_5
    );
ram_reg_0_i_160: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln37_reg_573(7),
      I1 => phi_mul_reg_222(7),
      O => ram_reg_0_i_160_n_5
    );
ram_reg_0_i_161: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln37_reg_573(6),
      I1 => phi_mul_reg_222(6),
      O => ram_reg_0_i_161_n_5
    );
ram_reg_0_i_162: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln37_reg_573(5),
      I1 => phi_mul_reg_222(5),
      O => ram_reg_0_i_162_n_5
    );
ram_reg_0_i_163: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln37_reg_573(4),
      I1 => phi_mul_reg_222(4),
      O => ram_reg_0_i_163_n_5
    );
ram_reg_0_i_171: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln37_reg_573(3),
      I1 => phi_mul_reg_222(3),
      O => ram_reg_0_i_171_n_5
    );
ram_reg_0_i_172: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln37_reg_573(2),
      I1 => phi_mul_reg_222(2),
      O => ram_reg_0_i_172_n_5
    );
ram_reg_0_i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln37_reg_573(1),
      O => ram_reg_0_i_173_n_5
    );
\ram_reg_0_i_174__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln37_reg_573(0),
      O => \ram_reg_0_i_174__0_n_5\
    );
\ram_reg_0_i_178__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln37_reg_573(8),
      O => \ram_reg_0_i_178__0_n_5\
    );
ram_reg_0_i_179: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln24_reg_496(10),
      I1 => zext_ln24_reg_496(11),
      O => ram_reg_0_i_179_n_5
    );
ram_reg_0_i_180: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln24_reg_496(9),
      I1 => zext_ln24_reg_496(10),
      O => ram_reg_0_i_180_n_5
    );
ram_reg_0_i_181: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln37_reg_573(8),
      I1 => zext_ln24_reg_496(9),
      O => ram_reg_0_i_181_n_5
    );
ram_reg_0_i_182: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln37_reg_573(8),
      I1 => zext_ln24_reg_496(8),
      O => ram_reg_0_i_182_n_5
    );
ram_reg_0_i_192: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_496(7),
      I1 => sext_ln37_reg_573(7),
      O => ram_reg_0_i_192_n_5
    );
ram_reg_0_i_193: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_496(6),
      I1 => sext_ln37_reg_573(6),
      O => ram_reg_0_i_193_n_5
    );
ram_reg_0_i_194: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_496(5),
      I1 => sext_ln37_reg_573(5),
      O => ram_reg_0_i_194_n_5
    );
ram_reg_0_i_195: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_496(4),
      I1 => sext_ln37_reg_573(4),
      O => ram_reg_0_i_195_n_5
    );
ram_reg_0_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000075"
    )
        port map (
      I0 => Q(3),
      I1 => buffer_0_reg_200_reg(22),
      I2 => buffer_0_reg_200_reg(1),
      I3 => ram_reg_0,
      I4 => Q(4),
      I5 => Q(1),
      O => \ap_CS_fsm_reg[31]_13\
    );
ram_reg_0_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000075"
    )
        port map (
      I0 => Q(3),
      I1 => buffer_0_reg_200_reg(22),
      I2 => buffer_0_reg_200_reg(0),
      I3 => ram_reg_0_0,
      I4 => Q(4),
      I5 => Q(1),
      O => \ap_CS_fsm_reg[31]_14\
    );
\ram_reg_0_i_63__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4454445445554454"
    )
        port map (
      I0 => \ram_reg_0_i_20__0\,
      I1 => MemBank_B_address011_out,
      I2 => Q(3),
      I3 => grp_pointwise_conv2d_fix_3_fu_507_output_r_ce0,
      I4 => Q(0),
      I5 => output_r_ce0,
      O => \ap_CS_fsm_reg[31]_15\
    );
ram_reg_0_i_66: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_124_n_5,
      CO(3 downto 0) => NLW_ram_reg_0_i_66_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_ram_reg_0_i_66_O_UNCONNECTED(3 downto 1),
      O(0) => output_r_address0(12),
      S(3 downto 1) => B"000",
      S(0) => ram_reg_0_i_125_n_5
    );
ram_reg_1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000075"
    )
        port map (
      I0 => Q(3),
      I1 => buffer_0_reg_200_reg(22),
      I2 => buffer_0_reg_200_reg(3),
      I3 => ram_reg_1,
      I4 => Q(4),
      I5 => Q(1),
      O => \ap_CS_fsm_reg[31]_11\
    );
ram_reg_1_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000075"
    )
        port map (
      I0 => Q(3),
      I1 => buffer_0_reg_200_reg(22),
      I2 => buffer_0_reg_200_reg(2),
      I3 => ram_reg_1_0,
      I4 => Q(4),
      I5 => Q(1),
      O => \ap_CS_fsm_reg[31]_12\
    );
ram_reg_2_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000075"
    )
        port map (
      I0 => Q(3),
      I1 => buffer_0_reg_200_reg(22),
      I2 => buffer_0_reg_200_reg(5),
      I3 => ram_reg_2,
      I4 => Q(4),
      I5 => Q(1),
      O => \ap_CS_fsm_reg[31]_9\
    );
ram_reg_2_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000075"
    )
        port map (
      I0 => Q(3),
      I1 => buffer_0_reg_200_reg(22),
      I2 => buffer_0_reg_200_reg(4),
      I3 => ram_reg_2_0,
      I4 => Q(4),
      I5 => Q(1),
      O => \ap_CS_fsm_reg[31]_10\
    );
ram_reg_3_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000075"
    )
        port map (
      I0 => Q(3),
      I1 => buffer_0_reg_200_reg(22),
      I2 => buffer_0_reg_200_reg(7),
      I3 => ram_reg_3,
      I4 => Q(4),
      I5 => Q(1),
      O => \ap_CS_fsm_reg[31]_7\
    );
ram_reg_3_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000075"
    )
        port map (
      I0 => Q(3),
      I1 => buffer_0_reg_200_reg(22),
      I2 => buffer_0_reg_200_reg(6),
      I3 => ram_reg_3_0,
      I4 => Q(4),
      I5 => Q(1),
      O => \ap_CS_fsm_reg[31]_8\
    );
ram_reg_4_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000075"
    )
        port map (
      I0 => Q(3),
      I1 => buffer_0_reg_200_reg(22),
      I2 => buffer_0_reg_200_reg(9),
      I3 => ram_reg_4,
      I4 => Q(4),
      I5 => Q(1),
      O => \ap_CS_fsm_reg[31]_5\
    );
ram_reg_4_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000075"
    )
        port map (
      I0 => Q(3),
      I1 => buffer_0_reg_200_reg(22),
      I2 => buffer_0_reg_200_reg(8),
      I3 => ram_reg_4_0,
      I4 => Q(4),
      I5 => Q(1),
      O => \ap_CS_fsm_reg[31]_6\
    );
ram_reg_5_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000075"
    )
        port map (
      I0 => Q(3),
      I1 => buffer_0_reg_200_reg(22),
      I2 => buffer_0_reg_200_reg(11),
      I3 => ram_reg_5,
      I4 => Q(4),
      I5 => Q(1),
      O => \ap_CS_fsm_reg[31]_3\
    );
ram_reg_5_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000075"
    )
        port map (
      I0 => Q(3),
      I1 => buffer_0_reg_200_reg(22),
      I2 => buffer_0_reg_200_reg(10),
      I3 => ram_reg_5_0,
      I4 => Q(4),
      I5 => Q(1),
      O => \ap_CS_fsm_reg[31]_4\
    );
ram_reg_6_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000075"
    )
        port map (
      I0 => Q(3),
      I1 => buffer_0_reg_200_reg(22),
      I2 => buffer_0_reg_200_reg(13),
      I3 => ram_reg_6,
      I4 => Q(4),
      I5 => Q(1),
      O => \ap_CS_fsm_reg[31]_1\
    );
ram_reg_6_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000075"
    )
        port map (
      I0 => Q(3),
      I1 => buffer_0_reg_200_reg(22),
      I2 => buffer_0_reg_200_reg(12),
      I3 => ram_reg_6_0,
      I4 => Q(4),
      I5 => Q(1),
      O => \ap_CS_fsm_reg[31]_2\
    );
ram_reg_7_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000075"
    )
        port map (
      I0 => Q(3),
      I1 => buffer_0_reg_200_reg(22),
      I2 => buffer_0_reg_200_reg(15),
      I3 => ram_reg_7,
      I4 => Q(4),
      I5 => Q(1),
      O => \ap_CS_fsm_reg[31]\
    );
ram_reg_7_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000075"
    )
        port map (
      I0 => Q(3),
      I1 => buffer_0_reg_200_reg(22),
      I2 => buffer_0_reg_200_reg(14),
      I3 => ram_reg_7_0,
      I4 => Q(4),
      I5 => Q(1),
      O => \ap_CS_fsm_reg[31]_0\
    );
\sext_ln34_reg_524_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(0),
      Q => sext_ln34_reg_524(0),
      R => '0'
    );
\sext_ln34_reg_524_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(10),
      Q => sext_ln34_reg_524(10),
      R => '0'
    );
\sext_ln34_reg_524_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(11),
      Q => sext_ln34_reg_524(11),
      R => '0'
    );
\sext_ln34_reg_524_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(12),
      Q => sext_ln34_reg_524(12),
      R => '0'
    );
\sext_ln34_reg_524_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(13),
      Q => sext_ln34_reg_524(13),
      R => '0'
    );
\sext_ln34_reg_524_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(1),
      Q => sext_ln34_reg_524(1),
      R => '0'
    );
\sext_ln34_reg_524_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(2),
      Q => sext_ln34_reg_524(2),
      R => '0'
    );
\sext_ln34_reg_524_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(3),
      Q => sext_ln34_reg_524(3),
      R => '0'
    );
\sext_ln34_reg_524_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(4),
      Q => sext_ln34_reg_524(4),
      R => '0'
    );
\sext_ln34_reg_524_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(5),
      Q => sext_ln34_reg_524(5),
      R => '0'
    );
\sext_ln34_reg_524_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(6),
      Q => sext_ln34_reg_524(6),
      R => '0'
    );
\sext_ln34_reg_524_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(7),
      Q => sext_ln34_reg_524(7),
      R => '0'
    );
\sext_ln34_reg_524_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(8),
      Q => sext_ln34_reg_524(8),
      R => '0'
    );
\sext_ln34_reg_524_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(9),
      Q => sext_ln34_reg_524(9),
      R => '0'
    );
\shl_ln_reg_529_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln28_reg_519(0),
      Q => shl_ln_reg_529(3),
      R => '0'
    );
\shl_ln_reg_529_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln28_reg_519(1),
      Q => shl_ln_reg_529(4),
      R => '0'
    );
\shl_ln_reg_529_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln28_reg_519(2),
      Q => shl_ln_reg_529(5),
      R => '0'
    );
\shl_ln_reg_529_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln28_reg_519(3),
      Q => shl_ln_reg_529(6),
      R => '0'
    );
\sub_ln37_reg_555[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => zext_ln37_4_fu_326_p1(6),
      I1 => zext_ln37_4_fu_326_p1(4),
      I2 => zext_ln37_4_fu_326_p1(5),
      O => \sub_ln37_reg_555[3]_i_1_n_5\
    );
\sub_ln37_reg_555[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA56"
    )
        port map (
      I0 => zext_ln37_4_fu_326_p1(7),
      I1 => zext_ln37_4_fu_326_p1(5),
      I2 => zext_ln37_4_fu_326_p1(6),
      I3 => zext_ln37_4_fu_326_p1(4),
      O => p_0_in(3)
    );
\sub_ln37_reg_555[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FA4"
    )
        port map (
      I0 => zext_ln37_4_fu_326_p1(4),
      I1 => zext_ln37_4_fu_326_p1(6),
      I2 => zext_ln37_4_fu_326_p1(5),
      I3 => zext_ln37_4_fu_326_p1(7),
      O => p_0_in(4)
    );
\sub_ln37_reg_555[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B4A4"
    )
        port map (
      I0 => zext_ln37_4_fu_326_p1(5),
      I1 => zext_ln37_4_fu_326_p1(7),
      I2 => zext_ln37_4_fu_326_p1(6),
      I3 => zext_ln37_4_fu_326_p1(4),
      O => p_0_in(5)
    );
\sub_ln37_reg_555[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => zext_ln37_4_fu_326_p1(7),
      I1 => zext_ln37_4_fu_326_p1(6),
      I2 => zext_ln37_4_fu_326_p1(5),
      O => p_0_in(6)
    );
\sub_ln37_reg_555_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1890,
      D => zext_ln37_4_fu_326_p1(4),
      Q => sub_ln37_reg_555_reg(0),
      R => '0'
    );
\sub_ln37_reg_555_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1890,
      D => p_0_in(1),
      Q => sub_ln37_reg_555_reg(1),
      R => '0'
    );
\sub_ln37_reg_555_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1890,
      D => \sub_ln37_reg_555[3]_i_1_n_5\,
      Q => sub_ln37_reg_555_reg(2),
      R => '0'
    );
\sub_ln37_reg_555_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1890,
      D => p_0_in(3),
      Q => sub_ln37_reg_555_reg(3),
      R => '0'
    );
\sub_ln37_reg_555_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1890,
      D => p_0_in(4),
      Q => sub_ln37_reg_555_reg(4),
      R => '0'
    );
\sub_ln37_reg_555_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1890,
      D => p_0_in(5),
      Q => sub_ln37_reg_555_reg(5),
      R => '0'
    );
\sub_ln37_reg_555_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1890,
      D => p_0_in(6),
      Q => sub_ln37_reg_555_reg(6),
      R => '0'
    );
\trunc_ln28_reg_519_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \out_d_0_reg_144_reg_n_5_[0]\,
      Q => trunc_ln28_reg_519(0),
      R => '0'
    );
\trunc_ln28_reg_519_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \out_d_0_reg_144_reg_n_5_[1]\,
      Q => trunc_ln28_reg_519(1),
      R => '0'
    );
\trunc_ln28_reg_519_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \out_d_0_reg_144_reg_n_5_[2]\,
      Q => trunc_ln28_reg_519(2),
      R => '0'
    );
\trunc_ln28_reg_519_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \out_d_0_reg_144_reg_n_5_[3]\,
      Q => trunc_ln28_reg_519(3),
      R => '0'
    );
\zext_ln24_reg_496_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_155(10),
      Q => zext_ln24_reg_496(10),
      R => '0'
    );
\zext_ln24_reg_496_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_155(11),
      Q => zext_ln24_reg_496(11),
      R => '0'
    );
\zext_ln24_reg_496_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_155(1),
      Q => zext_ln24_reg_496(1),
      R => '0'
    );
\zext_ln24_reg_496_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_155(2),
      Q => zext_ln24_reg_496(2),
      R => '0'
    );
\zext_ln24_reg_496_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_155(3),
      Q => zext_ln24_reg_496(3),
      R => '0'
    );
\zext_ln24_reg_496_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_155(4),
      Q => zext_ln24_reg_496(4),
      R => '0'
    );
\zext_ln24_reg_496_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_155(5),
      Q => zext_ln24_reg_496(5),
      R => '0'
    );
\zext_ln24_reg_496_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_155(6),
      Q => zext_ln24_reg_496(6),
      R => '0'
    );
\zext_ln24_reg_496_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_155(7),
      Q => zext_ln24_reg_496(7),
      R => '0'
    );
\zext_ln24_reg_496_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_155(8),
      Q => zext_ln24_reg_496(8),
      R => '0'
    );
\zext_ln24_reg_496_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_155(9),
      Q => zext_ln24_reg_496(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_pointwise_conv2d_fix_4 is
  port (
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln37_reg_381_reg[10]_0\ : out STD_LOGIC;
    d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    \phi_mul_reg_149_reg[11]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \ap_CS_fsm_reg[5]_1\ : out STD_LOGIC;
    \add_ln37_reg_381_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_9\ : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[39]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    output_r_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[38]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    MemBank_A_address01 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    input_r_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_0 : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC;
    ram_reg_0_2 : in STD_LOGIC;
    ram_reg_0_3 : in STD_LOGIC;
    ram_reg_0_4 : in STD_LOGIC;
    ram_reg_0_5 : in STD_LOGIC;
    ram_reg_0_6 : in STD_LOGIC;
    ram_reg_0_7 : in STD_LOGIC;
    ram_reg_0_8 : in STD_LOGIC;
    ram_reg_0_9 : in STD_LOGIC;
    trunc_ln42_fu_299_p1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_7 : in STD_LOGIC;
    ram_reg_7_0 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_6_0 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_5_0 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_4_0 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_3_0 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_2_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_1_0 : in STD_LOGIC;
    ram_reg_0_10 : in STD_LOGIC;
    ram_reg_0_11 : in STD_LOGIC;
    grp_pointwise_conv2d_fix_2_fu_538_output_r_we0 : in STD_LOGIC;
    ram_reg_7_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    buffer_0_reg_184_reg : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \ram_reg_0_i_48__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_i_48__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    output_r_address0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    grp_depthwise_conv2d_fix_fu_548_input_r_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_pointwise_conv2d_fix_4_fu_556_ap_start_reg : in STD_LOGIC;
    ram_reg_0_12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_13 : in STD_LOGIC;
    ram_reg_0_14 : in STD_LOGIC;
    ram_reg_2_1 : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_pointwise_conv2d_fix_4 : entity is "pointwise_conv2d_fix_4";
end design_1_network_0_0_pointwise_conv2d_fix_4;

architecture STRUCTURE of design_1_network_0_0_pointwise_conv2d_fix_4 is
  signal add_ln37_2_fu_255_p2 : STD_LOGIC_VECTOR ( 13 downto 3 );
  signal add_ln37_2_reg_399 : STD_LOGIC_VECTOR ( 13 downto 3 );
  signal add_ln37_2_reg_3990 : STD_LOGIC;
  signal \add_ln37_2_reg_399[10]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln37_2_reg_399[10]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln37_2_reg_399[6]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln37_2_reg_399_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln37_2_reg_399_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln37_2_reg_399_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln37_2_reg_399_reg[10]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln37_2_reg_399_reg[13]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln37_2_reg_399_reg[13]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln37_2_reg_399_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln37_2_reg_399_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln37_2_reg_399_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln37_2_reg_399_reg[6]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln37_reg_381[5]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln37_reg_381[5]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln37_reg_381[5]_i_4_n_5\ : STD_LOGIC;
  signal \^add_ln37_reg_381_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^add_ln37_reg_381_reg[10]_0\ : STD_LOGIC;
  signal \add_ln37_reg_381_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln37_reg_381_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln37_reg_381_reg[10]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln37_reg_381_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln37_reg_381_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln37_reg_381_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln37_reg_381_reg[5]_i_1_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_1__7_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal buffer_0_reg_126_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \buffer_0_reg_126_reg_n_5_[16]\ : STD_LOGIC;
  signal \buffer_0_reg_126_reg_n_5_[17]\ : STD_LOGIC;
  signal \buffer_0_reg_126_reg_n_5_[18]\ : STD_LOGIC;
  signal \buffer_0_reg_126_reg_n_5_[19]\ : STD_LOGIC;
  signal \buffer_0_reg_126_reg_n_5_[20]\ : STD_LOGIC;
  signal \buffer_0_reg_126_reg_n_5_[21]\ : STD_LOGIC;
  signal \buffer_0_reg_126_reg_n_5_[22]\ : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_556_ap_ready : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_556_input_r_address0 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal grp_pointwise_conv2d_fix_4_fu_556_output_r_address0 : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal grp_pointwise_conv2d_fix_4_fu_556_output_r_we0 : STD_LOGIC;
  signal i_0_reg_93 : STD_LOGIC;
  signal i_0_reg_930 : STD_LOGIC;
  signal i_0_reg_93_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal i_fu_166_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal in_d_0_reg_138 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \in_d_0_reg_138[4]_i_1_n_5\ : STD_LOGIC;
  signal in_d_fu_249_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal in_d_reg_394 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal network_mul_mul_16s_15s_31_1_1_U69_n_10 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U69_n_11 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U69_n_12 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U69_n_13 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U69_n_14 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U69_n_15 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U69_n_16 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U69_n_17 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U69_n_18 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U69_n_19 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U69_n_20 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U69_n_21 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U69_n_22 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U69_n_23 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U69_n_24 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U69_n_25 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U69_n_26 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U69_n_27 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U69_n_28 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U69_n_5 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U69_n_6 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U69_n_7 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U69_n_8 : STD_LOGIC;
  signal network_mul_mul_16s_15s_31_1_1_U69_n_9 : STD_LOGIC;
  signal out_h_fu_178_p2 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal out_h_reg_363 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \out_h_reg_363[0]_i_1_n_5\ : STD_LOGIC;
  signal out_w_0_reg_115 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_w_0_reg_1150 : STD_LOGIC;
  signal out_w_fu_220_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_w_reg_376 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^output_r_ce0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal phi_mul_reg_149 : STD_LOGIC_VECTOR ( 13 downto 3 );
  signal \ram_reg_0_i_117__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_118__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_120__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_120__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_i_120__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_120__0_n_8\ : STD_LOGIC;
  signal ram_reg_0_i_121_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_122__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_123__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_124__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_125__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_138__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_138__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_i_138__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_138__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_i_156__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_157__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_158__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_159__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_187__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_188__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_189__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_190__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_22__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_28_n_5 : STD_LOGIC;
  signal ram_reg_0_i_56_n_5 : STD_LOGIC;
  signal ram_reg_0_i_58_n_5 : STD_LOGIC;
  signal ram_reg_0_i_60_n_5 : STD_LOGIC;
  signal ram_reg_0_i_68_n_8 : STD_LOGIC;
  signal ram_reg_0_i_72_n_5 : STD_LOGIC;
  signal ram_reg_0_i_72_n_6 : STD_LOGIC;
  signal ram_reg_0_i_72_n_7 : STD_LOGIC;
  signal ram_reg_0_i_72_n_8 : STD_LOGIC;
  signal ram_reg_1_i_3_n_5 : STD_LOGIC;
  signal ram_reg_1_i_5_n_5 : STD_LOGIC;
  signal ram_reg_2_i_5_n_5 : STD_LOGIC;
  signal ram_reg_2_i_7_n_5 : STD_LOGIC;
  signal ram_reg_3_i_3_n_5 : STD_LOGIC;
  signal ram_reg_3_i_5_n_5 : STD_LOGIC;
  signal ram_reg_4_i_4_n_5 : STD_LOGIC;
  signal ram_reg_4_i_6_n_5 : STD_LOGIC;
  signal ram_reg_5_i_4_n_5 : STD_LOGIC;
  signal ram_reg_5_i_6_n_5 : STD_LOGIC;
  signal ram_reg_6_i_4_n_5 : STD_LOGIC;
  signal ram_reg_6_i_6_n_5 : STD_LOGIC;
  signal ram_reg_7_i_4_n_5 : STD_LOGIC;
  signal ram_reg_7_i_6_n_5 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sext_ln37_fu_235_p1 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal sub_ln37_reg_368 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \sub_ln37_reg_368[4]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln37_reg_368[7]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln37_reg_368[8]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln37_reg_368[9]_i_1_n_5\ : STD_LOGIC;
  signal \xlnx_opt_\ : STD_LOGIC;
  signal zext_ln37_1_fu_192_p1 : STD_LOGIC_VECTOR ( 9 downto 5 );
  signal NLW_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln37_2_reg_399_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln37_2_reg_399_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln37_reg_381_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_i_68_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_i_68_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of CARRY4 : label is "MLO";
  attribute OPT_MODIFIED of \add_ln37_reg_381_reg[10]_i_1\ : label is "MLO";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__6\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \ap_CS_fsm[39]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \ap_CS_fsm[40]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__6\ : label is "soft_lutpair233";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute SOFT_HLUTNM of grp_pointwise_conv2d_fix_4_fu_556_ap_start_reg_i_1 : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \i_0_reg_93[1]_i_1__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \i_0_reg_93[2]_i_1__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \i_0_reg_93[3]_i_1__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \i_0_reg_93[4]_i_3\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \i_1_reg_409[9]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \in_d_reg_394[1]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \in_d_reg_394[2]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \in_d_reg_394[3]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \in_d_reg_394[4]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \out_h_reg_363[1]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \out_h_reg_363[2]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \out_h_reg_363[3]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \out_h_reg_363[4]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \out_w_reg_376[1]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \out_w_reg_376[2]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \out_w_reg_376[3]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \out_w_reg_376[4]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \sub_ln37_reg_368[4]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \sub_ln37_reg_368[5]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \sub_ln37_reg_368[6]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \sub_ln37_reg_368[7]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \sub_ln37_reg_368[8]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \sub_ln37_reg_368[9]_i_1\ : label is "soft_lutpair227";
begin
  \add_ln37_reg_381_reg[0]_0\(0) <= \^add_ln37_reg_381_reg[0]_0\(0);
  \add_ln37_reg_381_reg[10]_0\ <= \^add_ln37_reg_381_reg[10]_0\;
  output_r_ce0 <= \^output_r_ce0\;
CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => \xlnx_opt_\,
      CO(3 downto 1) => NLW_CARRY4_CO_UNCONNECTED(3 downto 1),
      CO(0) => sext_ln37_fu_235_p1(10),
      CYINIT => '0',
      DI(3 downto 1) => NLW_CARRY4_DI_UNCONNECTED(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => NLW_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => NLW_CARRY4_S_UNCONNECTED(3 downto 1),
      S(0) => '1'
    );
\add_ln37_2_reg_399[10]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_149(9),
      O => \add_ln37_2_reg_399[10]_i_2_n_5\
    );
\add_ln37_2_reg_399[10]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_149(8),
      O => \add_ln37_2_reg_399[10]_i_3_n_5\
    );
\add_ln37_2_reg_399[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => \^output_r_ce0\,
      I1 => in_d_0_reg_138(1),
      I2 => in_d_0_reg_138(0),
      I3 => in_d_0_reg_138(4),
      I4 => in_d_0_reg_138(2),
      I5 => in_d_0_reg_138(3),
      O => add_ln37_2_reg_3990
    );
\add_ln37_2_reg_399[6]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_149(4),
      O => \add_ln37_2_reg_399[6]_i_2_n_5\
    );
\add_ln37_2_reg_399_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_3990,
      D => add_ln37_2_fu_255_p2(10),
      Q => add_ln37_2_reg_399(10),
      R => '0'
    );
\add_ln37_2_reg_399_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln37_2_reg_399_reg[6]_i_1_n_5\,
      CO(3) => \add_ln37_2_reg_399_reg[10]_i_1_n_5\,
      CO(2) => \add_ln37_2_reg_399_reg[10]_i_1_n_6\,
      CO(1) => \add_ln37_2_reg_399_reg[10]_i_1_n_7\,
      CO(0) => \add_ln37_2_reg_399_reg[10]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => phi_mul_reg_149(9 downto 8),
      DI(0) => '0',
      O(3 downto 0) => add_ln37_2_fu_255_p2(10 downto 7),
      S(3) => phi_mul_reg_149(10),
      S(2) => \add_ln37_2_reg_399[10]_i_2_n_5\,
      S(1) => \add_ln37_2_reg_399[10]_i_3_n_5\,
      S(0) => phi_mul_reg_149(7)
    );
\add_ln37_2_reg_399_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_3990,
      D => add_ln37_2_fu_255_p2(11),
      Q => add_ln37_2_reg_399(11),
      R => '0'
    );
\add_ln37_2_reg_399_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_3990,
      D => add_ln37_2_fu_255_p2(12),
      Q => add_ln37_2_reg_399(12),
      R => '0'
    );
\add_ln37_2_reg_399_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_3990,
      D => add_ln37_2_fu_255_p2(13),
      Q => add_ln37_2_reg_399(13),
      R => '0'
    );
\add_ln37_2_reg_399_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln37_2_reg_399_reg[10]_i_1_n_5\,
      CO(3 downto 2) => \NLW_add_ln37_2_reg_399_reg[13]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln37_2_reg_399_reg[13]_i_2_n_7\,
      CO(0) => \add_ln37_2_reg_399_reg[13]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln37_2_reg_399_reg[13]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln37_2_fu_255_p2(13 downto 11),
      S(3) => '0',
      S(2 downto 0) => phi_mul_reg_149(13 downto 11)
    );
\add_ln37_2_reg_399_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_3990,
      D => add_ln37_2_fu_255_p2(3),
      Q => add_ln37_2_reg_399(3),
      R => '0'
    );
\add_ln37_2_reg_399_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_3990,
      D => add_ln37_2_fu_255_p2(4),
      Q => add_ln37_2_reg_399(4),
      R => '0'
    );
\add_ln37_2_reg_399_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_3990,
      D => add_ln37_2_fu_255_p2(5),
      Q => add_ln37_2_reg_399(5),
      R => '0'
    );
\add_ln37_2_reg_399_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_3990,
      D => add_ln37_2_fu_255_p2(6),
      Q => add_ln37_2_reg_399(6),
      R => '0'
    );
\add_ln37_2_reg_399_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln37_2_reg_399_reg[6]_i_1_n_5\,
      CO(2) => \add_ln37_2_reg_399_reg[6]_i_1_n_6\,
      CO(1) => \add_ln37_2_reg_399_reg[6]_i_1_n_7\,
      CO(0) => \add_ln37_2_reg_399_reg[6]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => phi_mul_reg_149(4),
      DI(0) => '0',
      O(3 downto 0) => add_ln37_2_fu_255_p2(6 downto 3),
      S(3 downto 2) => phi_mul_reg_149(6 downto 5),
      S(1) => \add_ln37_2_reg_399[6]_i_2_n_5\,
      S(0) => phi_mul_reg_149(3)
    );
\add_ln37_2_reg_399_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_3990,
      D => add_ln37_2_fu_255_p2(7),
      Q => add_ln37_2_reg_399(7),
      R => '0'
    );
\add_ln37_2_reg_399_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_3990,
      D => add_ln37_2_fu_255_p2(8),
      Q => add_ln37_2_reg_399(8),
      R => '0'
    );
\add_ln37_2_reg_399_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_3990,
      D => add_ln37_2_fu_255_p2(9),
      Q => add_ln37_2_reg_399(9),
      R => '0'
    );
\add_ln37_reg_381[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln37_reg_368(2),
      I1 => out_w_0_reg_115(2),
      O => sext_ln37_fu_235_p1(2)
    );
\add_ln37_reg_381[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln37_reg_368(4),
      I1 => out_w_0_reg_115(4),
      O => \add_ln37_reg_381[5]_i_2_n_5\
    );
\add_ln37_reg_381[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln37_reg_368(3),
      I1 => out_w_0_reg_115(3),
      O => \add_ln37_reg_381[5]_i_3_n_5\
    );
\add_ln37_reg_381[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln37_reg_368(2),
      I1 => out_w_0_reg_115(2),
      O => \add_ln37_reg_381[5]_i_4_n_5\
    );
\add_ln37_reg_381_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \in_d_0_reg_138[4]_i_1_n_5\,
      D => out_w_0_reg_115(0),
      Q => \^add_ln37_reg_381_reg[0]_0\(0),
      R => '0'
    );
\add_ln37_reg_381_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \in_d_0_reg_138[4]_i_1_n_5\,
      D => sext_ln37_fu_235_p1(10),
      Q => grp_pointwise_conv2d_fix_4_fu_556_output_r_address0(13),
      R => '0'
    );
\add_ln37_reg_381_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln37_reg_381_reg[5]_i_1_n_5\,
      CO(3) => \xlnx_opt_\,
      CO(2) => \add_ln37_reg_381_reg[10]_i_1_n_6\,
      CO(1) => \add_ln37_reg_381_reg[10]_i_1_n_7\,
      CO(0) => \add_ln37_reg_381_reg[10]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln37_fu_235_p1(9 downto 6),
      S(3 downto 0) => sub_ln37_reg_368(9 downto 6)
    );
\add_ln37_reg_381_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \in_d_0_reg_138[4]_i_1_n_5\,
      D => out_w_0_reg_115(1),
      Q => grp_pointwise_conv2d_fix_4_fu_556_output_r_address0(1),
      R => '0'
    );
\add_ln37_reg_381_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \in_d_0_reg_138[4]_i_1_n_5\,
      D => sext_ln37_fu_235_p1(2),
      Q => grp_pointwise_conv2d_fix_4_fu_556_output_r_address0(2),
      R => '0'
    );
\add_ln37_reg_381_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \in_d_0_reg_138[4]_i_1_n_5\,
      D => sext_ln37_fu_235_p1(3),
      Q => grp_pointwise_conv2d_fix_4_fu_556_output_r_address0(3),
      R => '0'
    );
\add_ln37_reg_381_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \in_d_0_reg_138[4]_i_1_n_5\,
      D => sext_ln37_fu_235_p1(4),
      Q => grp_pointwise_conv2d_fix_4_fu_556_output_r_address0(4),
      R => '0'
    );
\add_ln37_reg_381_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \in_d_0_reg_138[4]_i_1_n_5\,
      D => sext_ln37_fu_235_p1(5),
      Q => grp_pointwise_conv2d_fix_4_fu_556_output_r_address0(5),
      R => '0'
    );
\add_ln37_reg_381_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln37_reg_381_reg[5]_i_1_n_5\,
      CO(2) => \add_ln37_reg_381_reg[5]_i_1_n_6\,
      CO(1) => \add_ln37_reg_381_reg[5]_i_1_n_7\,
      CO(0) => \add_ln37_reg_381_reg[5]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => sub_ln37_reg_368(4 downto 2),
      O(3 downto 1) => sext_ln37_fu_235_p1(5 downto 3),
      O(0) => \NLW_add_ln37_reg_381_reg[5]_i_1_O_UNCONNECTED\(0),
      S(3) => sub_ln37_reg_368(5),
      S(2) => \add_ln37_reg_381[5]_i_2_n_5\,
      S(1) => \add_ln37_reg_381[5]_i_3_n_5\,
      S(0) => \add_ln37_reg_381[5]_i_4_n_5\
    );
\add_ln37_reg_381_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \in_d_0_reg_138[4]_i_1_n_5\,
      D => sext_ln37_fu_235_p1(6),
      Q => grp_pointwise_conv2d_fix_4_fu_556_output_r_address0(6),
      R => '0'
    );
\add_ln37_reg_381_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \in_d_0_reg_138[4]_i_1_n_5\,
      D => sext_ln37_fu_235_p1(7),
      Q => grp_pointwise_conv2d_fix_4_fu_556_output_r_address0(7),
      R => '0'
    );
\add_ln37_reg_381_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \in_d_0_reg_138[4]_i_1_n_5\,
      D => sext_ln37_fu_235_p1(8),
      Q => grp_pointwise_conv2d_fix_4_fu_556_output_r_address0(8),
      R => '0'
    );
\add_ln37_reg_381_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \in_d_0_reg_138[4]_i_1_n_5\,
      D => sext_ln37_fu_235_p1(9),
      Q => grp_pointwise_conv2d_fix_4_fu_556_output_r_address0(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_pointwise_conv2d_fix_4_fu_556_ap_start_reg,
      I2 => grp_pointwise_conv2d_fix_4_fu_556_ap_ready,
      I3 => ap_CS_fsm_state3,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_pointwise_conv2d_fix_4_fu_556_ap_start_reg,
      I2 => ap_NS_fsm10_out,
      I3 => ap_CS_fsm_state2,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ap_NS_fsm10_out,
      I1 => ap_CS_fsm_state2,
      I2 => ap_NS_fsm1,
      I3 => ap_CS_fsm_state4,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0D00"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_pointwise_conv2d_fix_4_fu_556_ap_start_reg,
      I2 => grp_pointwise_conv2d_fix_4_fu_556_ap_ready,
      I3 => Q(4),
      I4 => Q(3),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_4_fu_556_ap_ready,
      I1 => ap_CS_fsm_state3,
      I2 => grp_pointwise_conv2d_fix_4_fu_556_output_r_we0,
      I3 => \^output_r_ce0\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => zext_ln37_1_fu_192_p1(9),
      I1 => zext_ln37_1_fu_192_p1(7),
      I2 => zext_ln37_1_fu_192_p1(8),
      I3 => zext_ln37_1_fu_192_p1(5),
      I4 => zext_ln37_1_fu_192_p1(6),
      I5 => ap_CS_fsm_state3,
      O => grp_pointwise_conv2d_fix_4_fu_556_ap_ready
    );
\ap_CS_fsm[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF200"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_pointwise_conv2d_fix_4_fu_556_ap_start_reg,
      I2 => grp_pointwise_conv2d_fix_4_fu_556_ap_ready,
      I3 => Q(4),
      I4 => Q(6),
      O => D(1)
    );
\ap_CS_fsm[4]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => ap_CS_fsm_state4,
      I2 => sel,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => \^output_r_ce0\,
      I1 => in_d_0_reg_138(3),
      I2 => in_d_0_reg_138(2),
      I3 => in_d_0_reg_138(4),
      I4 => in_d_0_reg_138(0),
      I5 => in_d_0_reg_138(1),
      O => \ap_CS_fsm[5]_i_1__7_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => \^output_r_ce0\,
      R => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[5]_i_1__7_n_5\,
      Q => ap_CS_fsm_state6,
      R => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state6,
      Q => ap_CS_fsm_state7,
      R => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state7,
      Q => sel,
      R => \ap_CS_fsm_reg[0]_0\(0)
    );
\buffer_0_reg_126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_15s_31_1_1_U69_n_8,
      Q => buffer_0_reg_126_reg(0),
      R => \in_d_0_reg_138[4]_i_1_n_5\
    );
\buffer_0_reg_126_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_15s_31_1_1_U69_n_14,
      Q => buffer_0_reg_126_reg(10),
      S => \in_d_0_reg_138[4]_i_1_n_5\
    );
\buffer_0_reg_126_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_15s_31_1_1_U69_n_13,
      Q => buffer_0_reg_126_reg(11),
      R => \in_d_0_reg_138[4]_i_1_n_5\
    );
\buffer_0_reg_126_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_15s_31_1_1_U69_n_20,
      Q => buffer_0_reg_126_reg(12),
      R => \in_d_0_reg_138[4]_i_1_n_5\
    );
\buffer_0_reg_126_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_15s_31_1_1_U69_n_19,
      Q => buffer_0_reg_126_reg(13),
      S => \in_d_0_reg_138[4]_i_1_n_5\
    );
\buffer_0_reg_126_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_15s_31_1_1_U69_n_18,
      Q => buffer_0_reg_126_reg(14),
      S => \in_d_0_reg_138[4]_i_1_n_5\
    );
\buffer_0_reg_126_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_15s_31_1_1_U69_n_17,
      Q => buffer_0_reg_126_reg(15),
      S => \in_d_0_reg_138[4]_i_1_n_5\
    );
\buffer_0_reg_126_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_15s_31_1_1_U69_n_24,
      Q => \buffer_0_reg_126_reg_n_5_[16]\,
      S => \in_d_0_reg_138[4]_i_1_n_5\
    );
\buffer_0_reg_126_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_15s_31_1_1_U69_n_23,
      Q => \buffer_0_reg_126_reg_n_5_[17]\,
      S => \in_d_0_reg_138[4]_i_1_n_5\
    );
\buffer_0_reg_126_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_15s_31_1_1_U69_n_22,
      Q => \buffer_0_reg_126_reg_n_5_[18]\,
      S => \in_d_0_reg_138[4]_i_1_n_5\
    );
\buffer_0_reg_126_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_15s_31_1_1_U69_n_21,
      Q => \buffer_0_reg_126_reg_n_5_[19]\,
      S => \in_d_0_reg_138[4]_i_1_n_5\
    );
\buffer_0_reg_126_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_15s_31_1_1_U69_n_7,
      Q => buffer_0_reg_126_reg(1),
      S => \in_d_0_reg_138[4]_i_1_n_5\
    );
\buffer_0_reg_126_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_15s_31_1_1_U69_n_28,
      Q => \buffer_0_reg_126_reg_n_5_[20]\,
      S => \in_d_0_reg_138[4]_i_1_n_5\
    );
\buffer_0_reg_126_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_15s_31_1_1_U69_n_27,
      Q => \buffer_0_reg_126_reg_n_5_[21]\,
      S => \in_d_0_reg_138[4]_i_1_n_5\
    );
\buffer_0_reg_126_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_15s_31_1_1_U69_n_26,
      Q => \buffer_0_reg_126_reg_n_5_[22]\,
      S => \in_d_0_reg_138[4]_i_1_n_5\
    );
\buffer_0_reg_126_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_15s_31_1_1_U69_n_25,
      Q => buffer_0_reg_126_reg(23),
      S => \in_d_0_reg_138[4]_i_1_n_5\
    );
\buffer_0_reg_126_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_15s_31_1_1_U69_n_6,
      Q => buffer_0_reg_126_reg(2),
      R => \in_d_0_reg_138[4]_i_1_n_5\
    );
\buffer_0_reg_126_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_15s_31_1_1_U69_n_5,
      Q => buffer_0_reg_126_reg(3),
      S => \in_d_0_reg_138[4]_i_1_n_5\
    );
\buffer_0_reg_126_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_15s_31_1_1_U69_n_12,
      Q => buffer_0_reg_126_reg(4),
      S => \in_d_0_reg_138[4]_i_1_n_5\
    );
\buffer_0_reg_126_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_15s_31_1_1_U69_n_11,
      Q => buffer_0_reg_126_reg(5),
      S => \in_d_0_reg_138[4]_i_1_n_5\
    );
\buffer_0_reg_126_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_15s_31_1_1_U69_n_10,
      Q => buffer_0_reg_126_reg(6),
      R => \in_d_0_reg_138[4]_i_1_n_5\
    );
\buffer_0_reg_126_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_15s_31_1_1_U69_n_9,
      Q => buffer_0_reg_126_reg(7),
      S => \in_d_0_reg_138[4]_i_1_n_5\
    );
\buffer_0_reg_126_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_15s_31_1_1_U69_n_16,
      Q => buffer_0_reg_126_reg(8),
      R => \in_d_0_reg_138[4]_i_1_n_5\
    );
\buffer_0_reg_126_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_15s_31_1_1_U69_n_15,
      Q => buffer_0_reg_126_reg(9),
      S => \in_d_0_reg_138[4]_i_1_n_5\
    );
grp_pointwise_conv2d_fix_4_fu_556_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_4_fu_556_ap_ready,
      I1 => Q(3),
      I2 => grp_pointwise_conv2d_fix_4_fu_556_ap_start_reg,
      O => \ap_CS_fsm_reg[38]\
    );
\i_0_reg_93[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_0_reg_93_reg(0),
      O => i_fu_166_p2(0)
    );
\i_0_reg_93[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_0_reg_93_reg(0),
      I1 => i_0_reg_93_reg(1),
      O => i_fu_166_p2(1)
    );
\i_0_reg_93[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_0_reg_93_reg(0),
      I1 => i_0_reg_93_reg(1),
      I2 => i_0_reg_93_reg(2),
      O => i_fu_166_p2(2)
    );
\i_0_reg_93[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_0_reg_93_reg(1),
      I1 => i_0_reg_93_reg(0),
      I2 => i_0_reg_93_reg(2),
      I3 => i_0_reg_93_reg(3),
      O => i_fu_166_p2(3)
    );
\i_0_reg_93[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_4_fu_556_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => i_0_reg_930,
      O => i_0_reg_93
    );
\i_0_reg_93[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => i_0_reg_93_reg(0),
      I2 => i_0_reg_93_reg(3),
      I3 => i_0_reg_93_reg(1),
      I4 => i_0_reg_93_reg(2),
      I5 => i_0_reg_93_reg(4),
      O => i_0_reg_930
    );
\i_0_reg_93[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_0_reg_93_reg(2),
      I1 => i_0_reg_93_reg(0),
      I2 => i_0_reg_93_reg(1),
      I3 => i_0_reg_93_reg(3),
      I4 => i_0_reg_93_reg(4),
      O => i_fu_166_p2(4)
    );
\i_0_reg_93_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_930,
      D => i_fu_166_p2(0),
      Q => i_0_reg_93_reg(0),
      R => i_0_reg_93
    );
\i_0_reg_93_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_930,
      D => i_fu_166_p2(1),
      Q => i_0_reg_93_reg(1),
      R => i_0_reg_93
    );
\i_0_reg_93_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_930,
      D => i_fu_166_p2(2),
      Q => i_0_reg_93_reg(2),
      R => i_0_reg_93
    );
\i_0_reg_93_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_930,
      D => i_fu_166_p2(3),
      Q => i_0_reg_93_reg(3),
      R => i_0_reg_93
    );
\i_0_reg_93_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_930,
      D => i_fu_166_p2(4),
      Q => i_0_reg_93_reg(4),
      R => i_0_reg_93
    );
\i_1_reg_409[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A88"
    )
        port map (
      I0 => Q(4),
      I1 => grp_pointwise_conv2d_fix_4_fu_556_ap_ready,
      I2 => grp_pointwise_conv2d_fix_4_fu_556_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      I4 => Q(6),
      O => SR(0)
    );
\in_d_0_reg_138[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA2AAA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => out_w_0_reg_115(4),
      I2 => out_w_0_reg_115(2),
      I3 => out_w_0_reg_115(3),
      I4 => out_w_0_reg_115(0),
      I5 => out_w_0_reg_115(1),
      O => \in_d_0_reg_138[4]_i_1_n_5\
    );
\in_d_0_reg_138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => in_d_reg_394(0),
      Q => in_d_0_reg_138(0),
      R => \in_d_0_reg_138[4]_i_1_n_5\
    );
\in_d_0_reg_138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => in_d_reg_394(1),
      Q => in_d_0_reg_138(1),
      R => \in_d_0_reg_138[4]_i_1_n_5\
    );
\in_d_0_reg_138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => in_d_reg_394(2),
      Q => in_d_0_reg_138(2),
      R => \in_d_0_reg_138[4]_i_1_n_5\
    );
\in_d_0_reg_138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => in_d_reg_394(3),
      Q => in_d_0_reg_138(3),
      R => \in_d_0_reg_138[4]_i_1_n_5\
    );
\in_d_0_reg_138_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => in_d_reg_394(4),
      Q => in_d_0_reg_138(4),
      R => \in_d_0_reg_138[4]_i_1_n_5\
    );
\in_d_reg_394[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_d_0_reg_138(0),
      O => in_d_fu_249_p2(0)
    );
\in_d_reg_394[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => in_d_0_reg_138(0),
      I1 => in_d_0_reg_138(1),
      O => in_d_fu_249_p2(1)
    );
\in_d_reg_394[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => in_d_0_reg_138(0),
      I1 => in_d_0_reg_138(1),
      I2 => in_d_0_reg_138(2),
      O => in_d_fu_249_p2(2)
    );
\in_d_reg_394[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => in_d_0_reg_138(1),
      I1 => in_d_0_reg_138(0),
      I2 => in_d_0_reg_138(2),
      I3 => in_d_0_reg_138(3),
      O => in_d_fu_249_p2(3)
    );
\in_d_reg_394[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => in_d_0_reg_138(2),
      I1 => in_d_0_reg_138(0),
      I2 => in_d_0_reg_138(1),
      I3 => in_d_0_reg_138(3),
      I4 => in_d_0_reg_138(4),
      O => in_d_fu_249_p2(4)
    );
\in_d_reg_394_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^output_r_ce0\,
      D => in_d_fu_249_p2(0),
      Q => in_d_reg_394(0),
      R => '0'
    );
\in_d_reg_394_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^output_r_ce0\,
      D => in_d_fu_249_p2(1),
      Q => in_d_reg_394(1),
      R => '0'
    );
\in_d_reg_394_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^output_r_ce0\,
      D => in_d_fu_249_p2(2),
      Q => in_d_reg_394(2),
      R => '0'
    );
\in_d_reg_394_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^output_r_ce0\,
      D => in_d_fu_249_p2(3),
      Q => in_d_reg_394(3),
      R => '0'
    );
\in_d_reg_394_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^output_r_ce0\,
      D => in_d_fu_249_p2(4),
      Q => in_d_reg_394(4),
      R => '0'
    );
network_mul_mul_16s_15s_31_1_1_U69: entity work.design_1_network_0_0_network_mul_mul_16s_15s_31_1_1
     port map (
      O(3) => network_mul_mul_16s_15s_31_1_1_U69_n_5,
      O(2) => network_mul_mul_16s_15s_31_1_1_U69_n_6,
      O(1) => network_mul_mul_16s_15s_31_1_1_U69_n_7,
      O(0) => network_mul_mul_16s_15s_31_1_1_U69_n_8,
      Q(2) => ap_CS_fsm_state7,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => \^output_r_ce0\,
      ap_clk => ap_clk,
      buffer_0_reg_126_reg(16) => buffer_0_reg_126_reg(23),
      buffer_0_reg_126_reg(15 downto 0) => buffer_0_reg_126_reg(15 downto 0),
      \buffer_0_reg_126_reg[19]\ => \buffer_0_reg_126_reg_n_5_[16]\,
      \buffer_0_reg_126_reg[19]_0\ => \buffer_0_reg_126_reg_n_5_[17]\,
      \buffer_0_reg_126_reg[19]_1\ => \buffer_0_reg_126_reg_n_5_[18]\,
      \buffer_0_reg_126_reg[19]_2\ => \buffer_0_reg_126_reg_n_5_[19]\,
      \buffer_0_reg_126_reg[23]\ => \buffer_0_reg_126_reg_n_5_[20]\,
      \buffer_0_reg_126_reg[23]_0\ => \buffer_0_reg_126_reg_n_5_[21]\,
      \buffer_0_reg_126_reg[23]_1\ => \buffer_0_reg_126_reg_n_5_[22]\,
      p(3) => network_mul_mul_16s_15s_31_1_1_U69_n_9,
      p(2) => network_mul_mul_16s_15s_31_1_1_U69_n_10,
      p(1) => network_mul_mul_16s_15s_31_1_1_U69_n_11,
      p(0) => network_mul_mul_16s_15s_31_1_1_U69_n_12,
      p_0(3) => network_mul_mul_16s_15s_31_1_1_U69_n_13,
      p_0(2) => network_mul_mul_16s_15s_31_1_1_U69_n_14,
      p_0(1) => network_mul_mul_16s_15s_31_1_1_U69_n_15,
      p_0(0) => network_mul_mul_16s_15s_31_1_1_U69_n_16,
      p_1(3) => network_mul_mul_16s_15s_31_1_1_U69_n_17,
      p_1(2) => network_mul_mul_16s_15s_31_1_1_U69_n_18,
      p_1(1) => network_mul_mul_16s_15s_31_1_1_U69_n_19,
      p_1(0) => network_mul_mul_16s_15s_31_1_1_U69_n_20,
      p_2(3) => network_mul_mul_16s_15s_31_1_1_U69_n_21,
      p_2(2) => network_mul_mul_16s_15s_31_1_1_U69_n_22,
      p_2(1) => network_mul_mul_16s_15s_31_1_1_U69_n_23,
      p_2(0) => network_mul_mul_16s_15s_31_1_1_U69_n_24,
      p_3(3) => network_mul_mul_16s_15s_31_1_1_U69_n_25,
      p_3(2) => network_mul_mul_16s_15s_31_1_1_U69_n_26,
      p_3(1) => network_mul_mul_16s_15s_31_1_1_U69_n_27,
      p_3(0) => network_mul_mul_16s_15s_31_1_1_U69_n_28,
      p_4(3 downto 0) => in_d_0_reg_138(3 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
\out_h_0_reg_104[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => i_0_reg_93_reg(0),
      I2 => i_0_reg_93_reg(3),
      I3 => i_0_reg_93_reg(1),
      I4 => i_0_reg_93_reg(2),
      I5 => i_0_reg_93_reg(4),
      O => ap_NS_fsm10_out
    );
\out_h_0_reg_104[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => out_w_0_reg_115(4),
      I1 => out_w_0_reg_115(2),
      I2 => out_w_0_reg_115(3),
      I3 => out_w_0_reg_115(0),
      I4 => out_w_0_reg_115(1),
      I5 => ap_CS_fsm_state4,
      O => ap_NS_fsm1
    );
\out_h_0_reg_104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_363(0),
      Q => zext_ln37_1_fu_192_p1(5),
      R => ap_NS_fsm10_out
    );
\out_h_0_reg_104_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_363(1),
      Q => zext_ln37_1_fu_192_p1(6),
      R => ap_NS_fsm10_out
    );
\out_h_0_reg_104_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_363(2),
      Q => zext_ln37_1_fu_192_p1(7),
      R => ap_NS_fsm10_out
    );
\out_h_0_reg_104_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_363(3),
      Q => zext_ln37_1_fu_192_p1(8),
      R => ap_NS_fsm10_out
    );
\out_h_0_reg_104_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_363(4),
      Q => zext_ln37_1_fu_192_p1(9),
      R => ap_NS_fsm10_out
    );
\out_h_reg_363[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln37_1_fu_192_p1(5),
      O => \out_h_reg_363[0]_i_1_n_5\
    );
\out_h_reg_363[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln37_1_fu_192_p1(5),
      I1 => zext_ln37_1_fu_192_p1(6),
      O => out_h_fu_178_p2(1)
    );
\out_h_reg_363[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => zext_ln37_1_fu_192_p1(5),
      I1 => zext_ln37_1_fu_192_p1(6),
      I2 => zext_ln37_1_fu_192_p1(7),
      O => out_h_fu_178_p2(2)
    );
\out_h_reg_363[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => zext_ln37_1_fu_192_p1(6),
      I1 => zext_ln37_1_fu_192_p1(5),
      I2 => zext_ln37_1_fu_192_p1(7),
      I3 => zext_ln37_1_fu_192_p1(8),
      O => out_h_fu_178_p2(3)
    );
\out_h_reg_363[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => zext_ln37_1_fu_192_p1(7),
      I1 => zext_ln37_1_fu_192_p1(5),
      I2 => zext_ln37_1_fu_192_p1(6),
      I3 => zext_ln37_1_fu_192_p1(8),
      I4 => zext_ln37_1_fu_192_p1(9),
      O => out_h_fu_178_p2(4)
    );
\out_h_reg_363_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \out_h_reg_363[0]_i_1_n_5\,
      Q => out_h_reg_363(0),
      R => '0'
    );
\out_h_reg_363_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_h_fu_178_p2(1),
      Q => out_h_reg_363(1),
      R => '0'
    );
\out_h_reg_363_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_h_fu_178_p2(2),
      Q => out_h_reg_363(2),
      R => '0'
    );
\out_h_reg_363_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_h_fu_178_p2(3),
      Q => out_h_reg_363(3),
      R => '0'
    );
\out_h_reg_363_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_h_fu_178_p2(4),
      Q => out_h_reg_363(4),
      R => '0'
    );
\out_w_0_reg_115[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA2AAA"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => zext_ln37_1_fu_192_p1(9),
      I2 => zext_ln37_1_fu_192_p1(7),
      I3 => zext_ln37_1_fu_192_p1(8),
      I4 => zext_ln37_1_fu_192_p1(5),
      I5 => zext_ln37_1_fu_192_p1(6),
      O => out_w_0_reg_1150
    );
\out_w_0_reg_115[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => in_d_0_reg_138(1),
      I1 => in_d_0_reg_138(0),
      I2 => in_d_0_reg_138(4),
      I3 => in_d_0_reg_138(2),
      I4 => in_d_0_reg_138(3),
      I5 => \^output_r_ce0\,
      O => grp_pointwise_conv2d_fix_4_fu_556_output_r_we0
    );
\out_w_0_reg_115_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_pointwise_conv2d_fix_4_fu_556_output_r_we0,
      D => out_w_reg_376(0),
      Q => out_w_0_reg_115(0),
      R => out_w_0_reg_1150
    );
\out_w_0_reg_115_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_pointwise_conv2d_fix_4_fu_556_output_r_we0,
      D => out_w_reg_376(1),
      Q => out_w_0_reg_115(1),
      R => out_w_0_reg_1150
    );
\out_w_0_reg_115_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_pointwise_conv2d_fix_4_fu_556_output_r_we0,
      D => out_w_reg_376(2),
      Q => out_w_0_reg_115(2),
      R => out_w_0_reg_1150
    );
\out_w_0_reg_115_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_pointwise_conv2d_fix_4_fu_556_output_r_we0,
      D => out_w_reg_376(3),
      Q => out_w_0_reg_115(3),
      R => out_w_0_reg_1150
    );
\out_w_0_reg_115_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_pointwise_conv2d_fix_4_fu_556_output_r_we0,
      D => out_w_reg_376(4),
      Q => out_w_0_reg_115(4),
      R => out_w_0_reg_1150
    );
\out_w_reg_376[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_w_0_reg_115(0),
      O => out_w_fu_220_p2(0)
    );
\out_w_reg_376[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_w_0_reg_115(0),
      I1 => out_w_0_reg_115(1),
      O => out_w_fu_220_p2(1)
    );
\out_w_reg_376[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_w_0_reg_115(0),
      I1 => out_w_0_reg_115(1),
      I2 => out_w_0_reg_115(2),
      O => out_w_fu_220_p2(2)
    );
\out_w_reg_376[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => out_w_0_reg_115(1),
      I1 => out_w_0_reg_115(0),
      I2 => out_w_0_reg_115(2),
      I3 => out_w_0_reg_115(3),
      O => out_w_fu_220_p2(3)
    );
\out_w_reg_376[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => out_w_0_reg_115(2),
      I1 => out_w_0_reg_115(0),
      I2 => out_w_0_reg_115(1),
      I3 => out_w_0_reg_115(3),
      I4 => out_w_0_reg_115(4),
      O => out_w_fu_220_p2(4)
    );
\out_w_reg_376_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => out_w_fu_220_p2(0),
      Q => out_w_reg_376(0),
      R => '0'
    );
\out_w_reg_376_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => out_w_fu_220_p2(1),
      Q => out_w_reg_376(1),
      R => '0'
    );
\out_w_reg_376_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => out_w_fu_220_p2(2),
      Q => out_w_reg_376(2),
      R => '0'
    );
\out_w_reg_376_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => out_w_fu_220_p2(3),
      Q => out_w_reg_376(3),
      R => '0'
    );
\out_w_reg_376_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => out_w_fu_220_p2(4),
      Q => out_w_reg_376(4),
      R => '0'
    );
\phi_mul_reg_149_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => add_ln37_2_reg_399(10),
      Q => phi_mul_reg_149(10),
      R => \in_d_0_reg_138[4]_i_1_n_5\
    );
\phi_mul_reg_149_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => add_ln37_2_reg_399(11),
      Q => phi_mul_reg_149(11),
      R => \in_d_0_reg_138[4]_i_1_n_5\
    );
\phi_mul_reg_149_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => add_ln37_2_reg_399(12),
      Q => phi_mul_reg_149(12),
      R => \in_d_0_reg_138[4]_i_1_n_5\
    );
\phi_mul_reg_149_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => add_ln37_2_reg_399(13),
      Q => phi_mul_reg_149(13),
      R => \in_d_0_reg_138[4]_i_1_n_5\
    );
\phi_mul_reg_149_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => add_ln37_2_reg_399(3),
      Q => phi_mul_reg_149(3),
      R => \in_d_0_reg_138[4]_i_1_n_5\
    );
\phi_mul_reg_149_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => add_ln37_2_reg_399(4),
      Q => phi_mul_reg_149(4),
      R => \in_d_0_reg_138[4]_i_1_n_5\
    );
\phi_mul_reg_149_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => add_ln37_2_reg_399(5),
      Q => phi_mul_reg_149(5),
      R => \in_d_0_reg_138[4]_i_1_n_5\
    );
\phi_mul_reg_149_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => add_ln37_2_reg_399(6),
      Q => phi_mul_reg_149(6),
      R => \in_d_0_reg_138[4]_i_1_n_5\
    );
\phi_mul_reg_149_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => add_ln37_2_reg_399(7),
      Q => phi_mul_reg_149(7),
      R => \in_d_0_reg_138[4]_i_1_n_5\
    );
\phi_mul_reg_149_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => add_ln37_2_reg_399(8),
      Q => phi_mul_reg_149(8),
      R => \in_d_0_reg_138[4]_i_1_n_5\
    );
\phi_mul_reg_149_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => add_ln37_2_reg_399(9),
      Q => phi_mul_reg_149(9),
      R => \in_d_0_reg_138[4]_i_1_n_5\
    );
\ram_reg_0_i_100__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004F0F40A0EFAFE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(4),
      I3 => output_r_address0(1),
      I4 => grp_pointwise_conv2d_fix_4_fu_556_output_r_address0(2),
      I5 => grp_depthwise_conv2d_fix_fu_548_input_r_address0(1),
      O => \ap_CS_fsm_reg[5]_2\
    );
ram_reg_0_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004F0F40A0EFAFE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(4),
      I3 => output_r_address0(0),
      I4 => grp_pointwise_conv2d_fix_4_fu_556_output_r_address0(1),
      I5 => grp_depthwise_conv2d_fix_fu_548_input_r_address0(0),
      O => \ap_CS_fsm_reg[5]_1\
    );
\ram_reg_0_i_117__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phi_mul_reg_149(12),
      I1 => phi_mul_reg_149(13),
      O => \ram_reg_0_i_117__0_n_5\
    );
\ram_reg_0_i_118__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phi_mul_reg_149(11),
      I1 => phi_mul_reg_149(12),
      O => \ram_reg_0_i_118__0_n_5\
    );
\ram_reg_0_i_120__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_138__0_n_5\,
      CO(3) => \ram_reg_0_i_120__0_n_5\,
      CO(2) => \ram_reg_0_i_120__0_n_6\,
      CO(1) => \ram_reg_0_i_120__0_n_7\,
      CO(0) => \ram_reg_0_i_120__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul_reg_149(7 downto 4),
      O(3 downto 0) => \phi_mul_reg_149_reg[11]_0\(6 downto 3),
      S(3) => \ram_reg_0_i_156__0_n_5\,
      S(2) => \ram_reg_0_i_157__0_n_5\,
      S(1) => \ram_reg_0_i_158__0_n_5\,
      S(0) => \ram_reg_0_i_159__0_n_5\
    );
ram_reg_0_i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_4_fu_556_output_r_address0(13),
      O => ram_reg_0_i_121_n_5
    );
\ram_reg_0_i_122__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_4_fu_556_output_r_address0(13),
      I1 => phi_mul_reg_149(11),
      O => \ram_reg_0_i_122__0_n_5\
    );
\ram_reg_0_i_123__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_4_fu_556_output_r_address0(13),
      I1 => phi_mul_reg_149(10),
      O => \ram_reg_0_i_123__0_n_5\
    );
\ram_reg_0_i_124__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_149(9),
      I1 => grp_pointwise_conv2d_fix_4_fu_556_output_r_address0(9),
      O => \ram_reg_0_i_124__0_n_5\
    );
\ram_reg_0_i_125__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_149(8),
      I1 => grp_pointwise_conv2d_fix_4_fu_556_output_r_address0(8),
      O => \ram_reg_0_i_125__0_n_5\
    );
\ram_reg_0_i_138__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_i_138__0_n_5\,
      CO(2) => \ram_reg_0_i_138__0_n_6\,
      CO(1) => \ram_reg_0_i_138__0_n_7\,
      CO(0) => \ram_reg_0_i_138__0_n_8\,
      CYINIT => '0',
      DI(3) => phi_mul_reg_149(3),
      DI(2 downto 0) => B"000",
      O(3) => \phi_mul_reg_149_reg[11]_0\(2),
      O(2) => grp_pointwise_conv2d_fix_4_fu_556_input_r_address0(2),
      O(1 downto 0) => \phi_mul_reg_149_reg[11]_0\(1 downto 0),
      S(3) => \ram_reg_0_i_187__0_n_5\,
      S(2) => \ram_reg_0_i_188__0_n_5\,
      S(1) => \ram_reg_0_i_189__0_n_5\,
      S(0) => \ram_reg_0_i_190__0_n_5\
    );
\ram_reg_0_i_156__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_149(7),
      I1 => grp_pointwise_conv2d_fix_4_fu_556_output_r_address0(7),
      O => \ram_reg_0_i_156__0_n_5\
    );
\ram_reg_0_i_157__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_149(6),
      I1 => grp_pointwise_conv2d_fix_4_fu_556_output_r_address0(6),
      O => \ram_reg_0_i_157__0_n_5\
    );
\ram_reg_0_i_158__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_149(5),
      I1 => grp_pointwise_conv2d_fix_4_fu_556_output_r_address0(5),
      O => \ram_reg_0_i_158__0_n_5\
    );
\ram_reg_0_i_159__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_149(4),
      I1 => grp_pointwise_conv2d_fix_4_fu_556_output_r_address0(4),
      O => \ram_reg_0_i_159__0_n_5\
    );
ram_reg_0_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8F8F80"
    )
        port map (
      I0 => trunc_ln42_fu_299_p1(1),
      I1 => CO(0),
      I2 => Q(1),
      I3 => ram_reg_0_i_56_n_5,
      I4 => ram_reg_0_10,
      O => d0(1)
    );
ram_reg_0_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8F8F80"
    )
        port map (
      I0 => trunc_ln42_fu_299_p1(0),
      I1 => CO(0),
      I2 => Q(1),
      I3 => ram_reg_0_i_58_n_5,
      I4 => ram_reg_0_11,
      O => d0(0)
    );
ram_reg_0_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ram_reg_0_i_60_n_5,
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(1),
      I4 => ram_reg_2_1,
      O => WEA(0)
    );
\ram_reg_0_i_187__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_149(3),
      I1 => grp_pointwise_conv2d_fix_4_fu_556_output_r_address0(3),
      O => \ram_reg_0_i_187__0_n_5\
    );
\ram_reg_0_i_188__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_4_fu_556_output_r_address0(2),
      O => \ram_reg_0_i_188__0_n_5\
    );
\ram_reg_0_i_189__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_4_fu_556_output_r_address0(1),
      O => \ram_reg_0_i_189__0_n_5\
    );
\ram_reg_0_i_190__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^add_ln37_reg_381_reg[0]_0\(0),
      O => \ram_reg_0_i_190__0_n_5\
    );
ram_reg_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FEFEFEFE"
    )
        port map (
      I0 => \ram_reg_0_i_22__0_n_5\,
      I1 => ram_reg_0_8,
      I2 => ram_reg_0_9,
      I3 => ram_reg_0(2),
      I4 => ram_reg_0_7,
      I5 => ram_reg_0_4,
      O => ADDRARDADDR(2)
    );
\ram_reg_0_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8888F8888888"
    )
        port map (
      I0 => \^add_ln37_reg_381_reg[10]_0\,
      I1 => ram_reg_0_0,
      I2 => ram_reg_0_12(0),
      I3 => ram_reg_0_13,
      I4 => ram_reg_0_3,
      I5 => ram_reg_0_14,
      O => \ram_reg_0_i_22__0_n_5\
    );
ram_reg_0_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0FFF8F8F8"
    )
        port map (
      I0 => ram_reg_0_0,
      I1 => \^add_ln37_reg_381_reg[10]_0\,
      I2 => ram_reg_0_1,
      I3 => ram_reg_0_2,
      I4 => ram_reg_0_3,
      I5 => ram_reg_0_4,
      O => ram_reg_0_i_28_n_5
    );
ram_reg_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FEFEFEFE"
    )
        port map (
      I0 => \ram_reg_0_i_22__0_n_5\,
      I1 => ram_reg_0_5,
      I2 => ram_reg_0_6,
      I3 => ram_reg_0(1),
      I4 => ram_reg_0_7,
      I5 => ram_reg_0_4,
      O => ADDRARDADDR(1)
    );
ram_reg_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAABAAAEEAAAA"
    )
        port map (
      I0 => ram_reg_0_i_28_n_5,
      I1 => Q(1),
      I2 => MemBank_A_address01,
      I3 => Q(5),
      I4 => ram_reg_0(0),
      I5 => input_r_address0(0),
      O => ADDRARDADDR(0)
    );
ram_reg_0_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222200F022220000"
    )
        port map (
      I0 => buffer_0_reg_126_reg(1),
      I1 => buffer_0_reg_126_reg(23),
      I2 => buffer_0_reg_184_reg(1),
      I3 => buffer_0_reg_184_reg(16),
      I4 => Q(4),
      I5 => Q(2),
      O => ram_reg_0_i_56_n_5
    );
ram_reg_0_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222200F022220000"
    )
        port map (
      I0 => buffer_0_reg_126_reg(0),
      I1 => buffer_0_reg_126_reg(23),
      I2 => buffer_0_reg_184_reg(0),
      I3 => buffer_0_reg_184_reg(16),
      I4 => Q(4),
      I5 => Q(2),
      O => ram_reg_0_i_58_n_5
    );
ram_reg_0_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => Q(4),
      I1 => grp_pointwise_conv2d_fix_4_fu_556_output_r_we0,
      I2 => grp_pointwise_conv2d_fix_2_fu_538_output_r_we0,
      I3 => Q(2),
      I4 => Q(1),
      I5 => ram_reg_7_1(0),
      O => ram_reg_0_i_60_n_5
    );
\ram_reg_0_i_64__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAACCAACCF0CC00"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_548_input_r_address0(9),
      I1 => grp_pointwise_conv2d_fix_4_fu_556_output_r_address0(13),
      I2 => output_r_address0(8),
      I3 => Q(4),
      I4 => Q(2),
      I5 => Q(0),
      O => \^add_ln37_reg_381_reg[10]_0\
    );
ram_reg_0_i_68: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_72_n_5,
      CO(3 downto 1) => NLW_ram_reg_0_i_68_CO_UNCONNECTED(3 downto 1),
      CO(0) => ram_reg_0_i_68_n_8,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => phi_mul_reg_149(11),
      O(3 downto 2) => NLW_ram_reg_0_i_68_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => \phi_mul_reg_149_reg[11]_0\(12 downto 11),
      S(3 downto 2) => B"00",
      S(1) => \ram_reg_0_i_117__0_n_5\,
      S(0) => \ram_reg_0_i_118__0_n_5\
    );
ram_reg_0_i_72: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_120__0_n_5\,
      CO(3) => ram_reg_0_i_72_n_5,
      CO(2) => ram_reg_0_i_72_n_6,
      CO(1) => ram_reg_0_i_72_n_7,
      CO(0) => ram_reg_0_i_72_n_8,
      CYINIT => '0',
      DI(3) => ram_reg_0_i_121_n_5,
      DI(2) => grp_pointwise_conv2d_fix_4_fu_556_output_r_address0(13),
      DI(1 downto 0) => phi_mul_reg_149(9 downto 8),
      O(3 downto 0) => \phi_mul_reg_149_reg[11]_0\(10 downto 7),
      S(3) => \ram_reg_0_i_122__0_n_5\,
      S(2) => \ram_reg_0_i_123__0_n_5\,
      S(1) => \ram_reg_0_i_124__0_n_5\,
      S(0) => \ram_reg_0_i_125__0_n_5\
    );
ram_reg_0_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004F0F40A0EFAFE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(4),
      I3 => output_r_address0(8),
      I4 => grp_pointwise_conv2d_fix_4_fu_556_output_r_address0(9),
      I5 => grp_depthwise_conv2d_fix_fu_548_input_r_address0(8),
      O => \ap_CS_fsm_reg[5]_9\
    );
ram_reg_0_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004F0F40A0EFAFE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(4),
      I3 => output_r_address0(7),
      I4 => grp_pointwise_conv2d_fix_4_fu_556_output_r_address0(8),
      I5 => grp_depthwise_conv2d_fix_fu_548_input_r_address0(7),
      O => \ap_CS_fsm_reg[5]_8\
    );
ram_reg_0_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004F0F40A0EFAFE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(4),
      I3 => output_r_address0(6),
      I4 => grp_pointwise_conv2d_fix_4_fu_556_output_r_address0(7),
      I5 => grp_depthwise_conv2d_fix_fu_548_input_r_address0(6),
      O => \ap_CS_fsm_reg[5]_7\
    );
ram_reg_0_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004F0F40A0EFAFE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(4),
      I3 => output_r_address0(5),
      I4 => grp_pointwise_conv2d_fix_4_fu_556_output_r_address0(6),
      I5 => grp_depthwise_conv2d_fix_fu_548_input_r_address0(5),
      O => \ap_CS_fsm_reg[5]_6\
    );
ram_reg_0_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004F0F40A0EFAFE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(4),
      I3 => output_r_address0(4),
      I4 => grp_pointwise_conv2d_fix_4_fu_556_output_r_address0(5),
      I5 => grp_depthwise_conv2d_fix_fu_548_input_r_address0(4),
      O => \ap_CS_fsm_reg[5]_5\
    );
ram_reg_0_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004F0F40A0EFAFE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(4),
      I3 => output_r_address0(3),
      I4 => grp_pointwise_conv2d_fix_4_fu_556_output_r_address0(4),
      I5 => grp_depthwise_conv2d_fix_fu_548_input_r_address0(3),
      O => \ap_CS_fsm_reg[5]_4\
    );
ram_reg_0_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004F0F40A0EFAFE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(4),
      I3 => output_r_address0(2),
      I4 => grp_pointwise_conv2d_fix_4_fu_556_output_r_address0(3),
      I5 => grp_depthwise_conv2d_fix_fu_548_input_r_address0(2),
      O => \ap_CS_fsm_reg[5]_3\
    );
\ram_reg_0_i_99__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004F0F40A0EFAFE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \ram_reg_0_i_48__0\(0),
      I4 => grp_pointwise_conv2d_fix_4_fu_556_input_r_address0(2),
      I5 => \ram_reg_0_i_48__0_0\(0),
      O => \ap_CS_fsm_reg[5]_0\
    );
ram_reg_1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8F8F80"
    )
        port map (
      I0 => trunc_ln42_fu_299_p1(3),
      I1 => CO(0),
      I2 => Q(1),
      I3 => ram_reg_1_i_3_n_5,
      I4 => ram_reg_1,
      O => d0(3)
    );
ram_reg_1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8F8F80"
    )
        port map (
      I0 => trunc_ln42_fu_299_p1(2),
      I1 => CO(0),
      I2 => Q(1),
      I3 => ram_reg_1_i_5_n_5,
      I4 => ram_reg_1_0,
      O => d0(2)
    );
ram_reg_1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222200F022220000"
    )
        port map (
      I0 => buffer_0_reg_126_reg(3),
      I1 => buffer_0_reg_126_reg(23),
      I2 => buffer_0_reg_184_reg(3),
      I3 => buffer_0_reg_184_reg(16),
      I4 => Q(4),
      I5 => Q(2),
      O => ram_reg_1_i_3_n_5
    );
ram_reg_1_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222200F022220000"
    )
        port map (
      I0 => buffer_0_reg_126_reg(2),
      I1 => buffer_0_reg_126_reg(23),
      I2 => buffer_0_reg_184_reg(2),
      I3 => buffer_0_reg_184_reg(16),
      I4 => Q(4),
      I5 => Q(2),
      O => ram_reg_1_i_5_n_5
    );
ram_reg_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8F8F80"
    )
        port map (
      I0 => trunc_ln42_fu_299_p1(5),
      I1 => CO(0),
      I2 => Q(1),
      I3 => ram_reg_2_i_5_n_5,
      I4 => ram_reg_2,
      O => d0(5)
    );
ram_reg_2_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8F8F80"
    )
        port map (
      I0 => trunc_ln42_fu_299_p1(4),
      I1 => CO(0),
      I2 => Q(1),
      I3 => ram_reg_2_i_7_n_5,
      I4 => ram_reg_2_0,
      O => d0(4)
    );
ram_reg_2_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ram_reg_0_i_60_n_5,
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(1),
      I4 => ram_reg_2_1,
      O => WEA(1)
    );
ram_reg_2_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222200F022220000"
    )
        port map (
      I0 => buffer_0_reg_126_reg(5),
      I1 => buffer_0_reg_126_reg(23),
      I2 => buffer_0_reg_184_reg(5),
      I3 => buffer_0_reg_184_reg(16),
      I4 => Q(4),
      I5 => Q(2),
      O => ram_reg_2_i_5_n_5
    );
ram_reg_2_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222200F022220000"
    )
        port map (
      I0 => buffer_0_reg_126_reg(4),
      I1 => buffer_0_reg_126_reg(23),
      I2 => buffer_0_reg_184_reg(4),
      I3 => buffer_0_reg_184_reg(16),
      I4 => Q(4),
      I5 => Q(2),
      O => ram_reg_2_i_7_n_5
    );
ram_reg_3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8F8F80"
    )
        port map (
      I0 => trunc_ln42_fu_299_p1(7),
      I1 => CO(0),
      I2 => Q(1),
      I3 => ram_reg_3_i_3_n_5,
      I4 => ram_reg_3,
      O => d0(7)
    );
ram_reg_3_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8F8F80"
    )
        port map (
      I0 => trunc_ln42_fu_299_p1(6),
      I1 => CO(0),
      I2 => Q(1),
      I3 => ram_reg_3_i_5_n_5,
      I4 => ram_reg_3_0,
      O => d0(6)
    );
ram_reg_3_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222200F022220000"
    )
        port map (
      I0 => buffer_0_reg_126_reg(7),
      I1 => buffer_0_reg_126_reg(23),
      I2 => buffer_0_reg_184_reg(7),
      I3 => buffer_0_reg_184_reg(16),
      I4 => Q(4),
      I5 => Q(2),
      O => ram_reg_3_i_3_n_5
    );
ram_reg_3_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222200F022220000"
    )
        port map (
      I0 => buffer_0_reg_126_reg(6),
      I1 => buffer_0_reg_126_reg(23),
      I2 => buffer_0_reg_184_reg(6),
      I3 => buffer_0_reg_184_reg(16),
      I4 => Q(4),
      I5 => Q(2),
      O => ram_reg_3_i_5_n_5
    );
ram_reg_4_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8F8F80"
    )
        port map (
      I0 => trunc_ln42_fu_299_p1(9),
      I1 => CO(0),
      I2 => Q(1),
      I3 => ram_reg_4_i_4_n_5,
      I4 => ram_reg_4,
      O => d0(9)
    );
ram_reg_4_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8F8F80"
    )
        port map (
      I0 => trunc_ln42_fu_299_p1(8),
      I1 => CO(0),
      I2 => Q(1),
      I3 => ram_reg_4_i_6_n_5,
      I4 => ram_reg_4_0,
      O => d0(8)
    );
ram_reg_4_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222200F022220000"
    )
        port map (
      I0 => buffer_0_reg_126_reg(9),
      I1 => buffer_0_reg_126_reg(23),
      I2 => buffer_0_reg_184_reg(9),
      I3 => buffer_0_reg_184_reg(16),
      I4 => Q(4),
      I5 => Q(2),
      O => ram_reg_4_i_4_n_5
    );
ram_reg_4_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222200F022220000"
    )
        port map (
      I0 => buffer_0_reg_126_reg(8),
      I1 => buffer_0_reg_126_reg(23),
      I2 => buffer_0_reg_184_reg(8),
      I3 => buffer_0_reg_184_reg(16),
      I4 => Q(4),
      I5 => Q(2),
      O => ram_reg_4_i_6_n_5
    );
ram_reg_5_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8F8F80"
    )
        port map (
      I0 => trunc_ln42_fu_299_p1(11),
      I1 => CO(0),
      I2 => Q(1),
      I3 => ram_reg_5_i_4_n_5,
      I4 => ram_reg_5,
      O => d0(11)
    );
ram_reg_5_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8F8F80"
    )
        port map (
      I0 => trunc_ln42_fu_299_p1(10),
      I1 => CO(0),
      I2 => Q(1),
      I3 => ram_reg_5_i_6_n_5,
      I4 => ram_reg_5_0,
      O => d0(10)
    );
ram_reg_5_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ram_reg_0_i_60_n_5,
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(1),
      I4 => ram_reg_2_1,
      O => \ap_CS_fsm_reg[39]\(0)
    );
ram_reg_5_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222200F022220000"
    )
        port map (
      I0 => buffer_0_reg_126_reg(11),
      I1 => buffer_0_reg_126_reg(23),
      I2 => buffer_0_reg_184_reg(11),
      I3 => buffer_0_reg_184_reg(16),
      I4 => Q(4),
      I5 => Q(2),
      O => ram_reg_5_i_4_n_5
    );
ram_reg_5_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222200F022220000"
    )
        port map (
      I0 => buffer_0_reg_126_reg(10),
      I1 => buffer_0_reg_126_reg(23),
      I2 => buffer_0_reg_184_reg(10),
      I3 => buffer_0_reg_184_reg(16),
      I4 => Q(4),
      I5 => Q(2),
      O => ram_reg_5_i_6_n_5
    );
ram_reg_6_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8F8F80"
    )
        port map (
      I0 => trunc_ln42_fu_299_p1(13),
      I1 => CO(0),
      I2 => Q(1),
      I3 => ram_reg_6_i_4_n_5,
      I4 => ram_reg_6,
      O => d0(13)
    );
ram_reg_6_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8F8F80"
    )
        port map (
      I0 => trunc_ln42_fu_299_p1(12),
      I1 => CO(0),
      I2 => Q(1),
      I3 => ram_reg_6_i_6_n_5,
      I4 => ram_reg_6_0,
      O => d0(12)
    );
ram_reg_6_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222200F022220000"
    )
        port map (
      I0 => buffer_0_reg_126_reg(13),
      I1 => buffer_0_reg_126_reg(23),
      I2 => buffer_0_reg_184_reg(13),
      I3 => buffer_0_reg_184_reg(16),
      I4 => Q(4),
      I5 => Q(2),
      O => ram_reg_6_i_4_n_5
    );
ram_reg_6_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222200F022220000"
    )
        port map (
      I0 => buffer_0_reg_126_reg(12),
      I1 => buffer_0_reg_126_reg(23),
      I2 => buffer_0_reg_184_reg(12),
      I3 => buffer_0_reg_184_reg(16),
      I4 => Q(4),
      I5 => Q(2),
      O => ram_reg_6_i_6_n_5
    );
ram_reg_7_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8F8F80"
    )
        port map (
      I0 => trunc_ln42_fu_299_p1(15),
      I1 => CO(0),
      I2 => Q(1),
      I3 => ram_reg_7_i_4_n_5,
      I4 => ram_reg_7,
      O => d0(15)
    );
ram_reg_7_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8F8F80"
    )
        port map (
      I0 => trunc_ln42_fu_299_p1(14),
      I1 => CO(0),
      I2 => Q(1),
      I3 => ram_reg_7_i_6_n_5,
      I4 => ram_reg_7_0,
      O => d0(14)
    );
ram_reg_7_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ram_reg_0_i_60_n_5,
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(1),
      I4 => ram_reg_2_1,
      O => \ap_CS_fsm_reg[39]\(1)
    );
ram_reg_7_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222200F022220000"
    )
        port map (
      I0 => buffer_0_reg_126_reg(15),
      I1 => buffer_0_reg_126_reg(23),
      I2 => buffer_0_reg_184_reg(15),
      I3 => buffer_0_reg_184_reg(16),
      I4 => Q(4),
      I5 => Q(2),
      O => ram_reg_7_i_4_n_5
    );
ram_reg_7_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222200F022220000"
    )
        port map (
      I0 => buffer_0_reg_126_reg(14),
      I1 => buffer_0_reg_126_reg(23),
      I2 => buffer_0_reg_184_reg(14),
      I3 => buffer_0_reg_184_reg(16),
      I4 => Q(4),
      I5 => Q(2),
      O => ram_reg_7_i_6_n_5
    );
\sub_ln37_reg_368[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => zext_ln37_1_fu_192_p1(5),
      I1 => zext_ln37_1_fu_192_p1(6),
      I2 => zext_ln37_1_fu_192_p1(7),
      O => \sub_ln37_reg_368[4]_i_1_n_5\
    );
\sub_ln37_reg_368[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F01E"
    )
        port map (
      I0 => zext_ln37_1_fu_192_p1(7),
      I1 => zext_ln37_1_fu_192_p1(6),
      I2 => zext_ln37_1_fu_192_p1(8),
      I3 => zext_ln37_1_fu_192_p1(5),
      O => p_0_in(3)
    );
\sub_ln37_reg_368[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F30C0DF2"
    )
        port map (
      I0 => zext_ln37_1_fu_192_p1(7),
      I1 => zext_ln37_1_fu_192_p1(5),
      I2 => zext_ln37_1_fu_192_p1(8),
      I3 => zext_ln37_1_fu_192_p1(9),
      I4 => zext_ln37_1_fu_192_p1(6),
      O => p_0_in(4)
    );
\sub_ln37_reg_368[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40F4BF0A"
    )
        port map (
      I0 => zext_ln37_1_fu_192_p1(8),
      I1 => zext_ln37_1_fu_192_p1(5),
      I2 => zext_ln37_1_fu_192_p1(6),
      I3 => zext_ln37_1_fu_192_p1(9),
      I4 => zext_ln37_1_fu_192_p1(7),
      O => \sub_ln37_reg_368[7]_i_1_n_5\
    );
\sub_ln37_reg_368[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABA0444"
    )
        port map (
      I0 => zext_ln37_1_fu_192_p1(7),
      I1 => zext_ln37_1_fu_192_p1(9),
      I2 => zext_ln37_1_fu_192_p1(6),
      I3 => zext_ln37_1_fu_192_p1(5),
      I4 => zext_ln37_1_fu_192_p1(8),
      O => \sub_ln37_reg_368[8]_i_1_n_5\
    );
\sub_ln37_reg_368[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA0000"
    )
        port map (
      I0 => zext_ln37_1_fu_192_p1(8),
      I1 => zext_ln37_1_fu_192_p1(5),
      I2 => zext_ln37_1_fu_192_p1(6),
      I3 => zext_ln37_1_fu_192_p1(7),
      I4 => zext_ln37_1_fu_192_p1(9),
      O => \sub_ln37_reg_368[9]_i_1_n_5\
    );
\sub_ln37_reg_368_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1150,
      D => zext_ln37_1_fu_192_p1(5),
      Q => sub_ln37_reg_368(2),
      R => '0'
    );
\sub_ln37_reg_368_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1150,
      D => out_h_fu_178_p2(1),
      Q => sub_ln37_reg_368(3),
      R => '0'
    );
\sub_ln37_reg_368_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1150,
      D => \sub_ln37_reg_368[4]_i_1_n_5\,
      Q => sub_ln37_reg_368(4),
      R => '0'
    );
\sub_ln37_reg_368_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1150,
      D => p_0_in(3),
      Q => sub_ln37_reg_368(5),
      R => '0'
    );
\sub_ln37_reg_368_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1150,
      D => p_0_in(4),
      Q => sub_ln37_reg_368(6),
      R => '0'
    );
\sub_ln37_reg_368_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1150,
      D => \sub_ln37_reg_368[7]_i_1_n_5\,
      Q => sub_ln37_reg_368(7),
      R => '0'
    );
\sub_ln37_reg_368_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1150,
      D => \sub_ln37_reg_368[8]_i_1_n_5\,
      Q => sub_ln37_reg_368(8),
      R => '0'
    );
\sub_ln37_reg_368_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1150,
      D => \sub_ln37_reg_368[9]_i_1_n_5\,
      Q => sub_ln37_reg_368(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0_network is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    input_data_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_data_TVALID : in STD_LOGIC;
    input_data_TREADY : out STD_LOGIC;
    input_data_TKEEP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_TSTRB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_data_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_data_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_data_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    output_data_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_data_TVALID : out STD_LOGIC;
    output_data_TREADY : in STD_LOGIC;
    output_data_TKEEP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_TSTRB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_data_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_data_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_data_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of design_1_network_0_0_network : entity is 5;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of design_1_network_0_0_network : entity is 32;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH : integer;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH of design_1_network_0_0_network : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of design_1_network_0_0_network : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of design_1_network_0_0_network : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_network_0_0_network : entity is "network";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of design_1_network_0_0_network : entity is "46'b0000000000000000000000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of design_1_network_0_0_network : entity is "46'b0000000000000000000000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of design_1_network_0_0_network : entity is "46'b0000000000000000000000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of design_1_network_0_0_network : entity is "46'b0000000000000000000000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of design_1_network_0_0_network : entity is "46'b0000000000000000000000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of design_1_network_0_0_network : entity is "46'b0000000000000000000000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of design_1_network_0_0_network : entity is "46'b0000000000000000000000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of design_1_network_0_0_network : entity is "46'b0000000000000000000000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of design_1_network_0_0_network : entity is "46'b0000000000000000000000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of design_1_network_0_0_network : entity is "46'b0000000000000000000000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of design_1_network_0_0_network : entity is "46'b0000000000000000000000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of design_1_network_0_0_network : entity is "46'b0000000000000000000000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of design_1_network_0_0_network : entity is "46'b0000000000000000000000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of design_1_network_0_0_network : entity is "46'b0000000000000000000000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of design_1_network_0_0_network : entity is "46'b0000000000000000000000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of design_1_network_0_0_network : entity is "46'b0000000000000000000000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of design_1_network_0_0_network : entity is "46'b0000000000000000000000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of design_1_network_0_0_network : entity is "46'b0000000000000000000001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of design_1_network_0_0_network : entity is "46'b0000000000000000000010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of design_1_network_0_0_network : entity is "46'b0000000000000000000100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of design_1_network_0_0_network : entity is "46'b0000000000000000001000000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of design_1_network_0_0_network : entity is "46'b0000000000000000010000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of design_1_network_0_0_network : entity is "46'b0000000000000000000000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of design_1_network_0_0_network : entity is "46'b0000000000000000100000000000000000000000000000";
  attribute ap_ST_fsm_state31 : string;
  attribute ap_ST_fsm_state31 of design_1_network_0_0_network : entity is "46'b0000000000000001000000000000000000000000000000";
  attribute ap_ST_fsm_state32 : string;
  attribute ap_ST_fsm_state32 of design_1_network_0_0_network : entity is "46'b0000000000000010000000000000000000000000000000";
  attribute ap_ST_fsm_state33 : string;
  attribute ap_ST_fsm_state33 of design_1_network_0_0_network : entity is "46'b0000000000000100000000000000000000000000000000";
  attribute ap_ST_fsm_state34 : string;
  attribute ap_ST_fsm_state34 of design_1_network_0_0_network : entity is "46'b0000000000001000000000000000000000000000000000";
  attribute ap_ST_fsm_state35 : string;
  attribute ap_ST_fsm_state35 of design_1_network_0_0_network : entity is "46'b0000000000010000000000000000000000000000000000";
  attribute ap_ST_fsm_state36 : string;
  attribute ap_ST_fsm_state36 of design_1_network_0_0_network : entity is "46'b0000000000100000000000000000000000000000000000";
  attribute ap_ST_fsm_state37 : string;
  attribute ap_ST_fsm_state37 of design_1_network_0_0_network : entity is "46'b0000000001000000000000000000000000000000000000";
  attribute ap_ST_fsm_state38 : string;
  attribute ap_ST_fsm_state38 of design_1_network_0_0_network : entity is "46'b0000000010000000000000000000000000000000000000";
  attribute ap_ST_fsm_state39 : string;
  attribute ap_ST_fsm_state39 of design_1_network_0_0_network : entity is "46'b0000000100000000000000000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of design_1_network_0_0_network : entity is "46'b0000000000000000000000000000000000000000001000";
  attribute ap_ST_fsm_state40 : string;
  attribute ap_ST_fsm_state40 of design_1_network_0_0_network : entity is "46'b0000001000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state41 : string;
  attribute ap_ST_fsm_state41 of design_1_network_0_0_network : entity is "46'b0000010000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state42 : string;
  attribute ap_ST_fsm_state42 of design_1_network_0_0_network : entity is "46'b0000100000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state43 : string;
  attribute ap_ST_fsm_state43 of design_1_network_0_0_network : entity is "46'b0001000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state44 : string;
  attribute ap_ST_fsm_state44 of design_1_network_0_0_network : entity is "46'b0010000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state45 : string;
  attribute ap_ST_fsm_state45 of design_1_network_0_0_network : entity is "46'b0100000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state46 : string;
  attribute ap_ST_fsm_state46 of design_1_network_0_0_network : entity is "46'b1000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of design_1_network_0_0_network : entity is "46'b0000000000000000000000000000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of design_1_network_0_0_network : entity is "46'b0000000000000000000000000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of design_1_network_0_0_network : entity is "46'b0000000000000000000000000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of design_1_network_0_0_network : entity is "46'b0000000000000000000000000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of design_1_network_0_0_network : entity is "46'b0000000000000000000000000000000000000100000000";
  attribute hls_module : string;
  attribute hls_module of design_1_network_0_0_network : entity is "yes";
end design_1_network_0_0_network;

architecture STRUCTURE of design_1_network_0_0_network is
  signal \<const0>\ : STD_LOGIC;
  signal MemBank_A_U_n_11 : STD_LOGIC;
  signal MemBank_A_U_n_13 : STD_LOGIC;
  signal MemBank_A_U_n_14 : STD_LOGIC;
  signal MemBank_A_U_n_16 : STD_LOGIC;
  signal MemBank_A_U_n_17 : STD_LOGIC;
  signal MemBank_A_U_n_7 : STD_LOGIC;
  signal MemBank_A_U_n_8 : STD_LOGIC;
  signal MemBank_A_U_n_9 : STD_LOGIC;
  signal MemBank_A_address01 : STD_LOGIC;
  signal MemBank_A_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal MemBank_B_U_n_22 : STD_LOGIC;
  signal MemBank_B_U_n_23 : STD_LOGIC;
  signal MemBank_B_U_n_24 : STD_LOGIC;
  signal MemBank_B_U_n_25 : STD_LOGIC;
  signal MemBank_B_U_n_26 : STD_LOGIC;
  signal MemBank_B_U_n_27 : STD_LOGIC;
  signal MemBank_B_U_n_28 : STD_LOGIC;
  signal MemBank_B_U_n_29 : STD_LOGIC;
  signal MemBank_B_U_n_30 : STD_LOGIC;
  signal MemBank_B_U_n_31 : STD_LOGIC;
  signal MemBank_B_U_n_32 : STD_LOGIC;
  signal MemBank_B_U_n_33 : STD_LOGIC;
  signal MemBank_B_U_n_34 : STD_LOGIC;
  signal MemBank_B_U_n_35 : STD_LOGIC;
  signal MemBank_B_U_n_36 : STD_LOGIC;
  signal MemBank_B_U_n_37 : STD_LOGIC;
  signal MemBank_B_U_n_38 : STD_LOGIC;
  signal MemBank_B_U_n_39 : STD_LOGIC;
  signal MemBank_B_U_n_40 : STD_LOGIC;
  signal MemBank_B_U_n_42 : STD_LOGIC;
  signal MemBank_B_U_n_43 : STD_LOGIC;
  signal MemBank_B_U_n_44 : STD_LOGIC;
  signal MemBank_B_address01 : STD_LOGIC;
  signal MemBank_B_address010_out : STD_LOGIC;
  signal MemBank_B_address011_out : STD_LOGIC;
  signal MemBank_B_ce01 : STD_LOGIC;
  signal MemBank_B_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal MemBank_B_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal MemBank_Out_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal SeparableConv2D_1_w_1_ce0 : STD_LOGIC;
  signal SeparableConv2D_1_w_1_q0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal SeparableConv2D_2_w_1_ce0 : STD_LOGIC;
  signal SeparableConv2D_2_w_1_q0 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal SeparableConv2D_3_w_1_ce0 : STD_LOGIC;
  signal SeparableConv2D_4_w_1_ce0 : STD_LOGIC;
  signal \ap_CS_fsm[42]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[42]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[45]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[45]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[10]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[12]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[16]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[18]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[20]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[23]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[24]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[26]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[28]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[2]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[31]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[32]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[34]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[36]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[39]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[40]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[43]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[44]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[45]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[8]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state18 : STD_LOGIC;
  signal ap_CS_fsm_state20 : STD_LOGIC;
  signal ap_CS_fsm_state22 : STD_LOGIC;
  signal ap_CS_fsm_state23 : STD_LOGIC;
  signal ap_CS_fsm_state26 : STD_LOGIC;
  signal ap_CS_fsm_state28 : STD_LOGIC;
  signal ap_CS_fsm_state30 : STD_LOGIC;
  signal ap_CS_fsm_state31 : STD_LOGIC;
  signal ap_CS_fsm_state34 : STD_LOGIC;
  signal ap_CS_fsm_state36 : STD_LOGIC;
  signal ap_CS_fsm_state38 : STD_LOGIC;
  signal ap_CS_fsm_state39 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state42 : STD_LOGIC;
  signal ap_CS_fsm_state43 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state7_0 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_NS_fsm185_out : STD_LOGIC;
  signal ap_NS_fsm186_out : STD_LOGIC;
  signal ap_done : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal buffer_0_reg_184_reg : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal clear : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_473_ap_start_reg : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_473_input_r_address0 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal grp_depthwise_conv2d_fix_1_fu_473_input_r_ce0 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_473_kernel_0_address0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal grp_depthwise_conv2d_fix_1_fu_473_kernel_0_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_depthwise_conv2d_fix_1_fu_473_n_16 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_473_n_19 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_473_n_20 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_473_n_21 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_473_n_22 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_473_n_23 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_473_n_24 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_473_n_25 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_473_n_26 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_473_n_27 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_473_n_28 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_473_n_29 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_473_n_30 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_473_n_31 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_473_n_32 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_473_n_33 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_473_n_34 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_473_n_35 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_473_n_46 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_473_n_5 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_473_output_r_address0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_depthwise_conv2d_fix_1_fu_473_output_r_ce0 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_449_input_r_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_depthwise_conv2d_fix_2_fu_449_kernel_0_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_depthwise_conv2d_fix_2_fu_449_kernel_0_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_depthwise_conv2d_fix_2_fu_449_n_10 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_449_n_11 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_449_n_12 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_449_n_13 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_449_n_15 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_449_n_16 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_449_n_17 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_449_n_18 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_449_n_19 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_449_n_26 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_449_n_30 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_449_n_31 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_449_n_32 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_449_n_33 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_449_n_34 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_449_n_35 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_449_n_36 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_449_n_37 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_449_n_38 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_449_n_39 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_449_n_40 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_449_n_41 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_449_n_5 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_449_n_6 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_449_n_7 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_449_n_8 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_449_n_9 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_449_output_r_address0 : STD_LOGIC_VECTOR ( 13 downto 10 );
  signal grp_depthwise_conv2d_fix_2_fu_449_output_r_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_depthwise_conv2d_fix_2_fu_449_output_r_we0 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_ap_start_reg : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_input_r_address0 : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal grp_depthwise_conv2d_fix_fu_548_input_r_ce0 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_n_10 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_n_11 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_n_12 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_n_13 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_n_14 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_n_15 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_n_16 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_n_17 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_n_18 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_n_19 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_n_20 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_n_21 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_n_22 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_n_23 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_n_24 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_n_26 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_n_27 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_n_28 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_n_29 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_n_30 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_n_31 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_n_32 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_n_33 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_n_34 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_n_35 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_n_36 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_n_37 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_n_38 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_n_39 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_n_40 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_n_7 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_n_8 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_n_9 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_548_output_r_address0 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal grp_depthwise_conv2d_fix_fu_548_output_r_ce0 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_517_ap_start_reg : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_517_input_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_max_pooling2d_fix16_fu_517_input_r_ce0 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_517_n_22 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_517_n_23 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_517_n_24 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_517_n_25 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_517_n_26 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_517_n_27 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_517_n_28 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_517_n_29 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_517_n_30 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_517_n_31 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_517_n_32 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_517_n_33 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_517_n_34 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_517_output_r_ce0 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_517_output_r_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_max_pooling2d_fix16_fu_517_output_r_we0 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_431_ap_start_reg : STD_LOGIC;
  signal grp_padding2d_fix16_fu_431_ap_start_reg0 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_431_input_r_address0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal grp_padding2d_fix16_fu_431_input_r_ce0 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_431_n_19 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_431_n_20 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_431_n_5 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_431_n_6 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_431_output_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_padding2d_fix16_fu_431_output_r_we0 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_497_ap_start_reg : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_497_input_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_pointwise_conv2d_fix_1_fu_497_n_10 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_497_n_11 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_497_n_12 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_497_n_13 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_497_n_14 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_497_n_15 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_497_n_16 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_497_n_17 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_497_n_18 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_497_n_19 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_497_n_20 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_497_n_21 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_497_n_24 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_497_n_5 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_497_n_6 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_497_n_7 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_497_n_8 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_497_n_9 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_497_output_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_pointwise_conv2d_fix_1_fu_497_output_r_ce0 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_538_ap_start_reg : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_538_input_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_pointwise_conv2d_fix_2_fu_538_n_7 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_538_n_8 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_538_n_9 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_538_output_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_pointwise_conv2d_fix_2_fu_538_output_r_we0 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_507_ap_start_reg : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_507_input_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_pointwise_conv2d_fix_3_fu_507_n_10 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_507_n_11 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_507_n_12 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_507_n_13 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_507_n_14 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_507_n_15 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_507_n_16 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_507_n_17 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_507_n_18 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_507_n_19 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_507_n_20 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_507_n_23 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_507_n_24 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_507_n_5 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_507_n_6 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_507_n_7 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_507_n_8 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_507_n_9 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_507_output_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_pointwise_conv2d_fix_3_fu_507_output_r_we0 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_556_ap_start_reg : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_556_input_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_pointwise_conv2d_fix_4_fu_556_n_25 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_556_n_39 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_556_n_44 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_556_n_45 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_556_n_46 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_556_n_47 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_556_n_48 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_556_n_49 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_556_n_5 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_556_n_50 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_556_n_51 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_556_n_52 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_556_n_53 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_556_n_54 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_556_n_55 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_556_n_57 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_556_n_6 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_556_n_7 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_556_n_8 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_556_output_r_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_pointwise_conv2d_fix_4_fu_556_output_r_ce0 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_585_ap_start_reg : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_585_input_r_address0 : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal grp_pointwise_conv2d_fix_fu_585_n_16 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_585_n_17 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_585_n_22 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_585_n_23 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_585_n_24 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_585_n_25 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_585_n_26 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_585_n_27 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_585_n_28 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_585_n_29 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_585_n_30 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_585_n_31 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_585_n_32 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_585_n_33 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_585_n_34 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_585_n_35 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_585_n_36 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_585_n_37 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_585_n_38 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_585_n_5 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_585_n_55 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_585_n_6 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_585_output_r_address0 : STD_LOGIC_VECTOR ( 13 downto 11 );
  signal grp_pointwise_conv2d_fix_fu_585_output_r_ce0 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_564_ap_start_reg : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_564_input_r_address0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal grp_up_sampling2d_fix16_fu_564_input_r_ce0 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_564_n_17 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_564_n_25 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_564_n_26 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_564_n_27 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_564_n_28 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_564_n_29 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_564_n_30 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_564_n_31 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_564_n_5 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_564_output_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_up_sampling2d_fix16_fu_564_output_r_ce0 : STD_LOGIC;
  signal \i_0_reg_398[0]_i_4_n_5\ : STD_LOGIC;
  signal i_0_reg_398_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \i_0_reg_398_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \i_0_reg_398_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \i_0_reg_398_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \i_0_reg_398_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \i_0_reg_398_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \i_0_reg_398_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \i_0_reg_398_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \i_0_reg_398_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \i_0_reg_398_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \i_0_reg_398_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \i_0_reg_398_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \i_0_reg_398_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \i_0_reg_398_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \i_0_reg_398_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \i_0_reg_398_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_0_reg_398_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \i_0_reg_398_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \i_0_reg_398_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \i_0_reg_398_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \i_0_reg_398_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \i_0_reg_398_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \i_0_reg_398_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \i_0_reg_398_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_0_reg_398_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \i_0_reg_398_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \i_0_reg_398_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \i_0_reg_398_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal i_1_reg_409 : STD_LOGIC;
  signal \i_1_reg_409_reg_n_5_[0]\ : STD_LOGIC;
  signal \i_1_reg_409_reg_n_5_[1]\ : STD_LOGIC;
  signal \i_1_reg_409_reg_n_5_[2]\ : STD_LOGIC;
  signal \i_1_reg_409_reg_n_5_[3]\ : STD_LOGIC;
  signal \i_1_reg_409_reg_n_5_[4]\ : STD_LOGIC;
  signal \i_1_reg_409_reg_n_5_[5]\ : STD_LOGIC;
  signal \i_1_reg_409_reg_n_5_[6]\ : STD_LOGIC;
  signal \i_1_reg_409_reg_n_5_[7]\ : STD_LOGIC;
  signal \i_1_reg_409_reg_n_5_[8]\ : STD_LOGIC;
  signal \i_1_reg_409_reg_n_5_[9]\ : STD_LOGIC;
  signal i_2_reg_420 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_3_fu_653_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_3_reg_698 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \i_3_reg_698[9]_i_2_n_5\ : STD_LOGIC;
  signal i_4_fu_670_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_4_reg_716 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \i_4_reg_716[9]_i_2_n_5\ : STD_LOGIC;
  signal icmp_ln160_fu_647_p2 : STD_LOGIC;
  signal icmp_ln26_fu_427_p2 : STD_LOGIC;
  signal \^input_data_tready\ : STD_LOGIC;
  signal input_data_data_V_0_ack_out : STD_LOGIC;
  signal input_data_data_V_0_load_A : STD_LOGIC;
  signal input_data_data_V_0_load_B : STD_LOGIC;
  signal input_data_data_V_0_payload_A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_data_data_V_0_payload_B : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_data_data_V_0_sel : STD_LOGIC;
  signal input_data_data_V_0_sel_rd_i_1_n_5 : STD_LOGIC;
  signal input_data_data_V_0_sel_wr : STD_LOGIC;
  signal input_data_data_V_0_sel_wr_i_1_n_5 : STD_LOGIC;
  signal input_data_data_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \input_data_data_V_0_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_data_V_0_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \input_data_data_V_0_state_reg_n_5_[1]\ : STD_LOGIC;
  signal input_data_dest_V_0_payload_A : STD_LOGIC;
  signal \input_data_dest_V_0_payload_A[0]_i_1_n_5\ : STD_LOGIC;
  signal input_data_dest_V_0_payload_B : STD_LOGIC;
  signal \input_data_dest_V_0_payload_B[0]_i_1_n_5\ : STD_LOGIC;
  signal input_data_dest_V_0_sel : STD_LOGIC;
  signal input_data_dest_V_0_sel_rd_i_1_n_5 : STD_LOGIC;
  signal input_data_dest_V_0_sel_wr : STD_LOGIC;
  signal input_data_dest_V_0_sel_wr_i_1_n_5 : STD_LOGIC;
  signal input_data_dest_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \input_data_dest_V_0_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_dest_V_0_state_reg_n_5_[0]\ : STD_LOGIC;
  signal input_data_id_V_0_payload_A : STD_LOGIC;
  signal \input_data_id_V_0_payload_A[0]_i_1_n_5\ : STD_LOGIC;
  signal input_data_id_V_0_payload_B : STD_LOGIC;
  signal \input_data_id_V_0_payload_B[0]_i_1_n_5\ : STD_LOGIC;
  signal input_data_id_V_0_sel : STD_LOGIC;
  signal input_data_id_V_0_sel_rd_i_1_n_5 : STD_LOGIC;
  signal input_data_id_V_0_sel_wr : STD_LOGIC;
  signal input_data_id_V_0_sel_wr_i_1_n_5 : STD_LOGIC;
  signal input_data_id_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \input_data_id_V_0_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_id_V_0_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \input_data_id_V_0_state_reg_n_5_[1]\ : STD_LOGIC;
  signal input_data_keep_V_0_payload_A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \input_data_keep_V_0_payload_A[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_keep_V_0_payload_A[1]_i_1_n_5\ : STD_LOGIC;
  signal input_data_keep_V_0_payload_B : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \input_data_keep_V_0_payload_B[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_keep_V_0_payload_B[1]_i_1_n_5\ : STD_LOGIC;
  signal input_data_keep_V_0_sel : STD_LOGIC;
  signal input_data_keep_V_0_sel_rd_i_1_n_5 : STD_LOGIC;
  signal input_data_keep_V_0_sel_wr : STD_LOGIC;
  signal input_data_keep_V_0_sel_wr_i_1_n_5 : STD_LOGIC;
  signal input_data_keep_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \input_data_keep_V_0_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_keep_V_0_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \input_data_keep_V_0_state_reg_n_5_[1]\ : STD_LOGIC;
  signal input_data_last_V_0_payload_A : STD_LOGIC;
  signal \input_data_last_V_0_payload_A[0]_i_1_n_5\ : STD_LOGIC;
  signal input_data_last_V_0_payload_B : STD_LOGIC;
  signal \input_data_last_V_0_payload_B[0]_i_1_n_5\ : STD_LOGIC;
  signal input_data_last_V_0_sel : STD_LOGIC;
  signal input_data_last_V_0_sel_rd_i_1_n_5 : STD_LOGIC;
  signal input_data_last_V_0_sel_wr : STD_LOGIC;
  signal input_data_last_V_0_sel_wr_i_1_n_5 : STD_LOGIC;
  signal input_data_last_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \input_data_last_V_0_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_last_V_0_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \input_data_last_V_0_state_reg_n_5_[1]\ : STD_LOGIC;
  signal input_data_last_V_tm_fu_626_p1 : STD_LOGIC;
  signal input_data_strb_V_0_payload_A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \input_data_strb_V_0_payload_A[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_strb_V_0_payload_A[1]_i_1_n_5\ : STD_LOGIC;
  signal input_data_strb_V_0_payload_B : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \input_data_strb_V_0_payload_B[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_strb_V_0_payload_B[1]_i_1_n_5\ : STD_LOGIC;
  signal input_data_strb_V_0_sel : STD_LOGIC;
  signal input_data_strb_V_0_sel_rd_i_1_n_5 : STD_LOGIC;
  signal input_data_strb_V_0_sel_wr : STD_LOGIC;
  signal input_data_strb_V_0_sel_wr_i_1_n_5 : STD_LOGIC;
  signal input_data_strb_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \input_data_strb_V_0_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_strb_V_0_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \input_data_strb_V_0_state_reg_n_5_[1]\ : STD_LOGIC;
  signal input_data_user_V_0_payload_A : STD_LOGIC;
  signal \input_data_user_V_0_payload_A[0]_i_1_n_5\ : STD_LOGIC;
  signal input_data_user_V_0_payload_B : STD_LOGIC;
  signal \input_data_user_V_0_payload_B[0]_i_1_n_5\ : STD_LOGIC;
  signal input_data_user_V_0_sel : STD_LOGIC;
  signal input_data_user_V_0_sel_rd_i_1_n_5 : STD_LOGIC;
  signal input_data_user_V_0_sel_wr : STD_LOGIC;
  signal input_data_user_V_0_sel_wr_i_1_n_5 : STD_LOGIC;
  signal input_data_user_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \input_data_user_V_0_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_user_V_0_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \input_data_user_V_0_state_reg_n_5_[1]\ : STD_LOGIC;
  signal \mul_ln11_reg_728[6]_i_12_n_5\ : STD_LOGIC;
  signal \mul_ln11_reg_728[6]_i_8_n_5\ : STD_LOGIC;
  signal \^output_data_tvalid\ : STD_LOGIC;
  signal output_data_data_V_1_ack_in : STD_LOGIC;
  signal output_data_data_V_1_load_A : STD_LOGIC;
  signal output_data_data_V_1_load_B : STD_LOGIC;
  signal output_data_data_V_1_payload_A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal output_data_data_V_1_payload_B : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal output_data_data_V_1_sel : STD_LOGIC;
  signal output_data_data_V_1_sel_rd_i_1_n_5 : STD_LOGIC;
  signal output_data_data_V_1_sel_wr : STD_LOGIC;
  signal output_data_data_V_1_sel_wr_i_1_n_5 : STD_LOGIC;
  signal output_data_data_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \output_data_data_V_1_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \output_data_data_V_1_state_reg_n_5_[0]\ : STD_LOGIC;
  signal output_data_dest_V_1_payload_A : STD_LOGIC;
  signal output_data_dest_V_1_payload_B : STD_LOGIC;
  signal output_data_dest_V_1_sel : STD_LOGIC;
  signal output_data_dest_V_1_sel_rd_i_1_n_5 : STD_LOGIC;
  signal output_data_dest_V_1_sel_wr : STD_LOGIC;
  signal output_data_dest_V_1_sel_wr_i_1_n_5 : STD_LOGIC;
  signal output_data_dest_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \output_data_dest_V_1_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \output_data_dest_V_1_state_reg_n_5_[1]\ : STD_LOGIC;
  signal output_data_id_V_1_payload_A : STD_LOGIC;
  signal output_data_id_V_1_payload_B : STD_LOGIC;
  signal output_data_id_V_1_sel : STD_LOGIC;
  signal output_data_id_V_1_sel_rd_i_1_n_5 : STD_LOGIC;
  signal output_data_id_V_1_sel_wr : STD_LOGIC;
  signal output_data_id_V_1_sel_wr_i_1_n_5 : STD_LOGIC;
  signal output_data_id_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \output_data_id_V_1_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \output_data_id_V_1_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \output_data_id_V_1_state_reg_n_5_[1]\ : STD_LOGIC;
  signal output_data_keep_V_1_load_A : STD_LOGIC;
  signal output_data_keep_V_1_load_B : STD_LOGIC;
  signal output_data_keep_V_1_payload_A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal output_data_keep_V_1_payload_B : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal output_data_keep_V_1_sel : STD_LOGIC;
  signal output_data_keep_V_1_sel_rd_i_1_n_5 : STD_LOGIC;
  signal output_data_keep_V_1_sel_wr : STD_LOGIC;
  signal output_data_keep_V_1_sel_wr_i_1_n_5 : STD_LOGIC;
  signal output_data_keep_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \output_data_keep_V_1_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \output_data_keep_V_1_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \output_data_keep_V_1_state_reg_n_5_[1]\ : STD_LOGIC;
  signal output_data_last_V_1_payload_A : STD_LOGIC;
  signal output_data_last_V_1_payload_B : STD_LOGIC;
  signal output_data_last_V_1_sel : STD_LOGIC;
  signal output_data_last_V_1_sel_rd_i_1_n_5 : STD_LOGIC;
  signal output_data_last_V_1_sel_wr : STD_LOGIC;
  signal output_data_last_V_1_sel_wr_i_1_n_5 : STD_LOGIC;
  signal output_data_last_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \output_data_last_V_1_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \output_data_last_V_1_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \output_data_last_V_1_state_reg_n_5_[1]\ : STD_LOGIC;
  signal output_data_strb_V_1_load_A : STD_LOGIC;
  signal output_data_strb_V_1_load_B : STD_LOGIC;
  signal output_data_strb_V_1_payload_A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal output_data_strb_V_1_payload_B : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal output_data_strb_V_1_sel : STD_LOGIC;
  signal output_data_strb_V_1_sel_rd_i_1_n_5 : STD_LOGIC;
  signal output_data_strb_V_1_sel_wr : STD_LOGIC;
  signal output_data_strb_V_1_sel_wr_i_1_n_5 : STD_LOGIC;
  signal output_data_strb_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \output_data_strb_V_1_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \output_data_strb_V_1_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \output_data_strb_V_1_state_reg_n_5_[1]\ : STD_LOGIC;
  signal output_data_user_V_1_payload_A : STD_LOGIC;
  signal output_data_user_V_1_payload_B : STD_LOGIC;
  signal output_data_user_V_1_sel : STD_LOGIC;
  signal output_data_user_V_1_sel_rd_i_1_n_5 : STD_LOGIC;
  signal output_data_user_V_1_sel_wr : STD_LOGIC;
  signal output_data_user_V_1_sel_wr_i_1_n_5 : STD_LOGIC;
  signal output_data_user_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \output_data_user_V_1_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \output_data_user_V_1_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \output_data_user_V_1_state_reg_n_5_[1]\ : STD_LOGIC;
  signal \^s_axi_axilites_rdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sel : STD_LOGIC;
  signal sel00 : STD_LOGIC;
  signal sig_buffer_dest_V_U_n_12 : STD_LOGIC;
  signal sig_buffer_dest_V_U_n_13 : STD_LOGIC;
  signal sig_buffer_dest_V_U_n_14 : STD_LOGIC;
  signal sig_buffer_dest_V_U_n_15 : STD_LOGIC;
  signal sig_buffer_dest_V_U_n_16 : STD_LOGIC;
  signal sig_buffer_dest_V_address0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sig_buffer_dest_V_ce0 : STD_LOGIC;
  signal sig_buffer_id_V_U_n_5 : STD_LOGIC;
  signal sig_buffer_id_V_U_n_6 : STD_LOGIC;
  signal sig_buffer_keep_V_q0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_buffer_last_V_U_n_10 : STD_LOGIC;
  signal sig_buffer_last_V_U_n_11 : STD_LOGIC;
  signal sig_buffer_last_V_U_n_12 : STD_LOGIC;
  signal sig_buffer_strb_V_q0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_buffer_user_V_U_n_5 : STD_LOGIC;
  signal sig_buffer_user_V_U_n_6 : STD_LOGIC;
  signal trunc_ln42_fu_299_p1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zext_ln162_reg_703_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal zext_ln162_reg_703_reg0 : STD_LOGIC;
  signal \NLW_i_0_reg_398_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i_0_reg_398_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[41]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \ap_CS_fsm[42]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \ap_CS_fsm[42]_i_3\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \ap_CS_fsm[43]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \ap_CS_fsm[44]_i_1\ : label is "soft_lutpair285";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[31]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[32]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[33]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[34]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[35]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[36]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[37]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[38]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[39]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[40]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[41]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[42]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[43]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[44]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[45]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \i_3_reg_698[0]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \i_3_reg_698[1]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \i_3_reg_698[2]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \i_3_reg_698[3]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \i_3_reg_698[4]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \i_3_reg_698[6]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \i_3_reg_698[7]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \i_3_reg_698[8]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \i_3_reg_698[9]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \i_4_reg_716[1]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \i_4_reg_716[2]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \i_4_reg_716[3]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \i_4_reg_716[4]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \i_4_reg_716[6]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \i_4_reg_716[7]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \i_4_reg_716[8]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \i_4_reg_716[9]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of input_data_data_V_0_sel_rd_i_1 : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of input_data_data_V_0_sel_wr_i_1 : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \input_data_data_V_0_state[1]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of input_data_id_V_0_sel_wr_i_1 : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of input_data_keep_V_0_sel_wr_i_1 : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of input_data_last_V_0_sel_wr_i_1 : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of input_data_strb_V_0_sel_wr_i_1 : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of input_data_user_V_0_sel_wr_i_1 : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \output_data_TDATA[0]_INST_0\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \output_data_TDATA[10]_INST_0\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \output_data_TDATA[11]_INST_0\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \output_data_TDATA[12]_INST_0\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \output_data_TDATA[13]_INST_0\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \output_data_TDATA[14]_INST_0\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \output_data_TDATA[15]_INST_0\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \output_data_TDATA[1]_INST_0\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \output_data_TDATA[2]_INST_0\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \output_data_TDATA[3]_INST_0\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \output_data_TDATA[4]_INST_0\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \output_data_TDATA[5]_INST_0\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \output_data_TDATA[6]_INST_0\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \output_data_TDATA[7]_INST_0\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \output_data_TDATA[8]_INST_0\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \output_data_TDATA[9]_INST_0\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \output_data_TKEEP[0]_INST_0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \output_data_TSTRB[0]_INST_0\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of output_data_data_V_1_sel_rd_i_1 : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of output_data_data_V_1_sel_wr_i_1 : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \output_data_data_V_1_state[1]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of output_data_dest_V_1_sel_rd_i_1 : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of output_data_id_V_1_sel_rd_i_1 : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of output_data_keep_V_1_sel_rd_i_1 : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of output_data_last_V_1_sel_rd_i_1 : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of output_data_strb_V_1_sel_rd_i_1 : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of output_data_strb_V_1_sel_wr_i_1 : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of output_data_user_V_1_sel_rd_i_1 : label is "soft_lutpair299";
begin
  input_data_TREADY <= \^input_data_tready\;
  output_data_TVALID <= \^output_data_tvalid\;
  s_axi_AXILiteS_BRESP(1) <= \<const0>\;
  s_axi_AXILiteS_BRESP(0) <= \<const0>\;
  s_axi_AXILiteS_RDATA(31) <= \<const0>\;
  s_axi_AXILiteS_RDATA(30) <= \<const0>\;
  s_axi_AXILiteS_RDATA(29) <= \<const0>\;
  s_axi_AXILiteS_RDATA(28) <= \<const0>\;
  s_axi_AXILiteS_RDATA(27) <= \<const0>\;
  s_axi_AXILiteS_RDATA(26) <= \<const0>\;
  s_axi_AXILiteS_RDATA(25) <= \<const0>\;
  s_axi_AXILiteS_RDATA(24) <= \<const0>\;
  s_axi_AXILiteS_RDATA(23) <= \<const0>\;
  s_axi_AXILiteS_RDATA(22) <= \<const0>\;
  s_axi_AXILiteS_RDATA(21) <= \<const0>\;
  s_axi_AXILiteS_RDATA(20) <= \<const0>\;
  s_axi_AXILiteS_RDATA(19) <= \<const0>\;
  s_axi_AXILiteS_RDATA(18) <= \<const0>\;
  s_axi_AXILiteS_RDATA(17) <= \<const0>\;
  s_axi_AXILiteS_RDATA(16) <= \<const0>\;
  s_axi_AXILiteS_RDATA(15) <= \<const0>\;
  s_axi_AXILiteS_RDATA(14) <= \<const0>\;
  s_axi_AXILiteS_RDATA(13) <= \<const0>\;
  s_axi_AXILiteS_RDATA(12) <= \<const0>\;
  s_axi_AXILiteS_RDATA(11) <= \<const0>\;
  s_axi_AXILiteS_RDATA(10) <= \<const0>\;
  s_axi_AXILiteS_RDATA(9) <= \<const0>\;
  s_axi_AXILiteS_RDATA(8) <= \<const0>\;
  s_axi_AXILiteS_RDATA(7) <= \^s_axi_axilites_rdata\(7);
  s_axi_AXILiteS_RDATA(6) <= \<const0>\;
  s_axi_AXILiteS_RDATA(5) <= \<const0>\;
  s_axi_AXILiteS_RDATA(4) <= \<const0>\;
  s_axi_AXILiteS_RDATA(3 downto 0) <= \^s_axi_axilites_rdata\(3 downto 0);
  s_axi_AXILiteS_RRESP(1) <= \<const0>\;
  s_axi_AXILiteS_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
MemBank_A_U: entity work.design_1_network_0_0_network_MemBank_A
     port map (
      ADDRARDADDR(13) => grp_pointwise_conv2d_fix_fu_585_n_35,
      ADDRARDADDR(12) => grp_pointwise_conv2d_fix_fu_585_n_36,
      ADDRARDADDR(11) => grp_max_pooling2d_fix16_fu_517_n_22,
      ADDRARDADDR(10) => grp_max_pooling2d_fix16_fu_517_n_23,
      ADDRARDADDR(9) => grp_max_pooling2d_fix16_fu_517_n_24,
      ADDRARDADDR(8) => grp_max_pooling2d_fix16_fu_517_n_25,
      ADDRARDADDR(7) => grp_max_pooling2d_fix16_fu_517_n_26,
      ADDRARDADDR(6) => grp_max_pooling2d_fix16_fu_517_n_27,
      ADDRARDADDR(5) => grp_max_pooling2d_fix16_fu_517_n_28,
      ADDRARDADDR(4) => grp_max_pooling2d_fix16_fu_517_n_29,
      ADDRARDADDR(3) => grp_max_pooling2d_fix16_fu_517_n_30,
      ADDRARDADDR(2) => grp_max_pooling2d_fix16_fu_517_n_31,
      ADDRARDADDR(1) => grp_max_pooling2d_fix16_fu_517_n_32,
      ADDRARDADDR(0) => grp_max_pooling2d_fix16_fu_517_n_33,
      MemBank_A_address01 => MemBank_A_address01,
      MemBank_B_address01 => MemBank_B_address01,
      MemBank_B_address011_out => MemBank_B_address011_out,
      MemBank_B_ce01 => MemBank_B_ce01,
      Q(19) => \ap_CS_fsm_reg_n_5_[39]\,
      Q(18) => ap_CS_fsm_state38,
      Q(17) => ap_CS_fsm_state36,
      Q(16) => ap_CS_fsm_state34,
      Q(15) => \ap_CS_fsm_reg_n_5_[31]\,
      Q(14) => ap_CS_fsm_state30,
      Q(13) => ap_CS_fsm_state28,
      Q(12) => ap_CS_fsm_state26,
      Q(11) => \ap_CS_fsm_reg_n_5_[23]\,
      Q(10) => ap_CS_fsm_state22,
      Q(9) => ap_CS_fsm_state20,
      Q(8) => ap_CS_fsm_state18,
      Q(7) => \ap_CS_fsm_reg_n_5_[15]\,
      Q(6) => ap_CS_fsm_state14,
      Q(5) => ap_CS_fsm_state12,
      Q(4) => ap_CS_fsm_state10,
      Q(3) => ap_CS_fsm_state8,
      Q(2) => sel00,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => \ap_CS_fsm_reg_n_5_[1]\,
      WEA(1) => grp_depthwise_conv2d_fix_fu_548_n_36,
      WEA(0) => grp_depthwise_conv2d_fix_fu_548_n_37,
      \ap_CS_fsm_reg[15]\ => MemBank_A_U_n_11,
      \ap_CS_fsm_reg[1]\ => MemBank_A_U_n_7,
      \ap_CS_fsm_reg[33]\ => MemBank_A_U_n_8,
      \ap_CS_fsm_reg[37]\ => MemBank_A_U_n_14,
      \ap_CS_fsm_reg[39]\ => MemBank_A_U_n_13,
      \ap_CS_fsm_reg[39]_0\ => MemBank_A_U_n_16,
      \ap_CS_fsm_reg[39]_1\ => MemBank_A_U_n_17,
      \ap_CS_fsm_reg[7]\ => MemBank_A_U_n_9,
      ap_clk => ap_clk,
      d0(15) => grp_depthwise_conv2d_fix_1_fu_473_n_19,
      d0(14) => grp_depthwise_conv2d_fix_1_fu_473_n_20,
      d0(13) => grp_depthwise_conv2d_fix_1_fu_473_n_21,
      d0(12) => grp_depthwise_conv2d_fix_1_fu_473_n_22,
      d0(11) => grp_depthwise_conv2d_fix_1_fu_473_n_23,
      d0(10) => grp_depthwise_conv2d_fix_1_fu_473_n_24,
      d0(9) => grp_depthwise_conv2d_fix_1_fu_473_n_25,
      d0(8) => grp_depthwise_conv2d_fix_1_fu_473_n_26,
      d0(7) => grp_depthwise_conv2d_fix_1_fu_473_n_27,
      d0(6) => grp_depthwise_conv2d_fix_1_fu_473_n_28,
      d0(5) => grp_depthwise_conv2d_fix_1_fu_473_n_29,
      d0(4) => grp_depthwise_conv2d_fix_1_fu_473_n_30,
      d0(3) => grp_depthwise_conv2d_fix_1_fu_473_n_31,
      d0(2) => grp_depthwise_conv2d_fix_1_fu_473_n_32,
      d0(1) => grp_depthwise_conv2d_fix_1_fu_473_n_33,
      d0(0) => grp_depthwise_conv2d_fix_1_fu_473_n_34,
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_r_address0(0) => grp_pointwise_conv2d_fix_1_fu_497_input_r_address0(13),
      q0(15 downto 0) => MemBank_A_q0(15 downto 0),
      ram_reg => \input_data_data_V_0_state_reg_n_5_[0]\,
      ram_reg_0(1 downto 0) => grp_pointwise_conv2d_fix_4_fu_556_input_r_address0(13 downto 12),
      ram_reg_0_0 => grp_pointwise_conv2d_fix_fu_585_n_16,
      \ram_reg_0_i_23__0\ => MemBank_B_U_n_25,
      \ram_reg_0_i_23__0_0\(0) => grp_pointwise_conv2d_fix_3_fu_507_input_r_address0(13),
      ram_reg_7(1) => grp_depthwise_conv2d_fix_fu_548_n_38,
      ram_reg_7(0) => grp_depthwise_conv2d_fix_fu_548_n_39
    );
MemBank_B_U: entity work.design_1_network_0_0_network_MemBank_A_0
     port map (
      ADDRARDADDR(13) => grp_pointwise_conv2d_fix_4_fu_556_n_5,
      ADDRARDADDR(12) => grp_pointwise_conv2d_fix_4_fu_556_n_6,
      ADDRARDADDR(11) => grp_pointwise_conv2d_fix_4_fu_556_n_7,
      ADDRARDADDR(10) => grp_up_sampling2d_fix16_fu_564_n_5,
      ADDRARDADDR(9) => grp_depthwise_conv2d_fix_2_fu_449_n_5,
      ADDRARDADDR(8) => grp_depthwise_conv2d_fix_2_fu_449_n_6,
      ADDRARDADDR(7) => grp_depthwise_conv2d_fix_2_fu_449_n_7,
      ADDRARDADDR(6) => grp_depthwise_conv2d_fix_2_fu_449_n_8,
      ADDRARDADDR(5) => grp_depthwise_conv2d_fix_2_fu_449_n_9,
      ADDRARDADDR(4) => grp_depthwise_conv2d_fix_2_fu_449_n_10,
      ADDRARDADDR(3) => grp_depthwise_conv2d_fix_2_fu_449_n_11,
      ADDRARDADDR(2) => grp_depthwise_conv2d_fix_2_fu_449_n_12,
      ADDRARDADDR(1) => grp_depthwise_conv2d_fix_2_fu_449_n_13,
      ADDRARDADDR(0) => grp_pointwise_conv2d_fix_fu_585_n_5,
      CO(0) => icmp_ln26_fu_427_p2,
      MemBank_B_address010_out => MemBank_B_address010_out,
      MemBank_B_address011_out => MemBank_B_address011_out,
      Q(15 downto 0) => grp_max_pooling2d_fix16_fu_517_output_r_d0(15 downto 0),
      WEA(1) => grp_pointwise_conv2d_fix_4_fu_556_n_52,
      WEA(0) => grp_pointwise_conv2d_fix_4_fu_556_n_53,
      \ap_CS_fsm_reg[15]\ => MemBank_B_U_n_24,
      \ap_CS_fsm_reg[17]\ => MemBank_B_U_n_43,
      \ap_CS_fsm_reg[17]_0\ => MemBank_B_U_n_44,
      \ap_CS_fsm_reg[29]\ => MemBank_B_U_n_40,
      \ap_CS_fsm_reg[31]\ => MemBank_B_U_n_26,
      \ap_CS_fsm_reg[31]_0\ => MemBank_B_U_n_27,
      \ap_CS_fsm_reg[31]_1\ => MemBank_B_U_n_28,
      \ap_CS_fsm_reg[31]_10\ => MemBank_B_U_n_37,
      \ap_CS_fsm_reg[31]_11\ => MemBank_B_U_n_38,
      \ap_CS_fsm_reg[31]_2\ => MemBank_B_U_n_29,
      \ap_CS_fsm_reg[31]_3\ => MemBank_B_U_n_30,
      \ap_CS_fsm_reg[31]_4\ => MemBank_B_U_n_31,
      \ap_CS_fsm_reg[31]_5\ => MemBank_B_U_n_32,
      \ap_CS_fsm_reg[31]_6\ => MemBank_B_U_n_33,
      \ap_CS_fsm_reg[31]_7\ => MemBank_B_U_n_34,
      \ap_CS_fsm_reg[31]_8\ => MemBank_B_U_n_35,
      \ap_CS_fsm_reg[31]_9\ => MemBank_B_U_n_36,
      \ap_CS_fsm_reg[5]\ => MemBank_B_U_n_25,
      \ap_CS_fsm_reg[7]\ => MemBank_B_U_n_22,
      \ap_CS_fsm_reg[7]_0\ => MemBank_B_U_n_23,
      \ap_CS_fsm_reg[7]_1\ => MemBank_B_U_n_42,
      \ap_CS_fsm_reg[9]\ => MemBank_B_U_n_39,
      ap_clk => ap_clk,
      d0(15 downto 0) => MemBank_B_d0(15 downto 0),
      grp_max_pooling2d_fix16_fu_517_input_r_address0(13 downto 0) => grp_max_pooling2d_fix16_fu_517_input_r_address0(13 downto 0),
      output_r_address0(11 downto 0) => grp_pointwise_conv2d_fix_3_fu_507_output_r_address0(11 downto 0),
      q0(15 downto 0) => MemBank_B_q0(15 downto 0),
      ram_reg_0(14) => \ap_CS_fsm_reg_n_5_[40]\,
      ram_reg_0(13) => \ap_CS_fsm_reg_n_5_[39]\,
      ram_reg_0(12) => ap_CS_fsm_state38,
      ram_reg_0(11) => ap_CS_fsm_state34,
      ram_reg_0(10) => \ap_CS_fsm_reg_n_5_[31]\,
      ram_reg_0(9) => ap_CS_fsm_state30,
      ram_reg_0(8) => ap_CS_fsm_state26,
      ram_reg_0(7) => \ap_CS_fsm_reg_n_5_[23]\,
      ram_reg_0(6) => ap_CS_fsm_state22,
      ram_reg_0(5) => ap_CS_fsm_state18,
      ram_reg_0(4) => \ap_CS_fsm_reg_n_5_[15]\,
      ram_reg_0(3) => ap_CS_fsm_state14,
      ram_reg_0(2) => ap_CS_fsm_state10,
      ram_reg_0(1) => ap_CS_fsm_state8,
      ram_reg_0(0) => sel00,
      ram_reg_0_0 => grp_depthwise_conv2d_fix_2_fu_449_n_19,
      ram_reg_0_i_28(11) => grp_pointwise_conv2d_fix_1_fu_497_output_r_address0(13),
      ram_reg_0_i_28(10 downto 0) => grp_pointwise_conv2d_fix_1_fu_497_output_r_address0(10 downto 0),
      ram_reg_7(1) => grp_pointwise_conv2d_fix_4_fu_556_n_54,
      ram_reg_7(0) => grp_pointwise_conv2d_fix_4_fu_556_n_55
    );
MemBank_Out_U: entity work.design_1_network_0_0_network_MemBank_Out
     port map (
      D(15 downto 0) => MemBank_Out_q0(15 downto 0),
      Q(1) => ap_CS_fsm_state43,
      Q(0) => ap_CS_fsm_state42,
      ap_clk => ap_clk,
      q0(15 downto 0) => MemBank_B_q0(15 downto 0),
      ram_reg(9 downto 0) => i_2_reg_420(9 downto 0),
      ram_reg_0(9 downto 0) => zext_ln162_reg_703_reg(9 downto 0)
    );
SeparableConv2D_1_w_1_U: entity work.design_1_network_0_0_network_SeparableConv2D_1_w_1
     port map (
      ADDRARDADDR(7 downto 0) => grp_depthwise_conv2d_fix_2_fu_449_kernel_0_address0(7 downto 0),
      DOADO(13 downto 0) => SeparableConv2D_1_w_1_q0(13 downto 0),
      SeparableConv2D_1_w_1_ce0 => SeparableConv2D_1_w_1_ce0,
      ap_clk => ap_clk
    );
SeparableConv2D_2_w_1_U: entity work.design_1_network_0_0_network_SeparableConv2D_2_w_1
     port map (
      ADDRARDADDR(6 downto 0) => grp_depthwise_conv2d_fix_1_fu_473_kernel_0_address0(6 downto 0),
      DOADO(14 downto 0) => SeparableConv2D_2_w_1_q0(14 downto 0),
      SeparableConv2D_2_w_1_ce0 => SeparableConv2D_2_w_1_ce0,
      ap_clk => ap_clk
    );
SeparableConv2D_3_w_1_U: entity work.design_1_network_0_0_network_SeparableConv2D_3_w_1
     port map (
      ADDRARDADDR(6 downto 0) => grp_depthwise_conv2d_fix_1_fu_473_kernel_0_address0(6 downto 0),
      DOADO(14 downto 0) => SeparableConv2D_2_w_1_q0(14 downto 0),
      Q(0) => ap_CS_fsm_state30,
      SeparableConv2D_3_w_1_ce0 => SeparableConv2D_3_w_1_ce0,
      ap_clk => ap_clk,
      kernel_0_q0(14) => grp_depthwise_conv2d_fix_1_fu_473_kernel_0_q0(15),
      kernel_0_q0(13 downto 0) => grp_depthwise_conv2d_fix_1_fu_473_kernel_0_q0(13 downto 0)
    );
SeparableConv2D_4_w_1_U: entity work.design_1_network_0_0_network_SeparableConv2D_4_w_1
     port map (
      ADDRARDADDR(7 downto 0) => grp_depthwise_conv2d_fix_2_fu_449_kernel_0_address0(7 downto 0),
      DOADO(13 downto 0) => SeparableConv2D_1_w_1_q0(13 downto 0),
      Q(0) => ap_CS_fsm_state38,
      SeparableConv2D_4_w_1_ce0 => SeparableConv2D_4_w_1_ce0,
      ap_clk => ap_clk,
      kernel_0_q0(14) => grp_depthwise_conv2d_fix_2_fu_449_kernel_0_q0(15),
      kernel_0_q0(13 downto 0) => grp_depthwise_conv2d_fix_2_fu_449_kernel_0_q0(13 downto 0)
    );
\ap_CS_fsm[2]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[1]\,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => input_data_last_V_0_payload_B,
      I3 => input_data_last_V_0_sel,
      I4 => input_data_last_V_0_payload_A,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => icmp_ln160_fu_647_p2,
      I1 => \ap_CS_fsm_reg_n_5_[40]\,
      O => ap_NS_fsm(41)
    );
\ap_CS_fsm[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => icmp_ln160_fu_647_p2,
      I1 => \ap_CS_fsm_reg_n_5_[40]\,
      I2 => \ap_CS_fsm_reg_n_5_[44]\,
      I3 => output_data_data_V_1_ack_in,
      O => ap_NS_fsm(42)
    );
\ap_CS_fsm[42]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \ap_CS_fsm[42]_i_3_n_5\,
      I1 => \i_1_reg_409_reg_n_5_[9]\,
      I2 => \i_1_reg_409_reg_n_5_[8]\,
      I3 => \i_1_reg_409_reg_n_5_[7]\,
      I4 => \i_1_reg_409_reg_n_5_[5]\,
      I5 => \ap_CS_fsm[42]_i_4_n_5\,
      O => icmp_ln160_fu_647_p2
    );
\ap_CS_fsm[42]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \i_1_reg_409_reg_n_5_[1]\,
      I1 => \i_1_reg_409_reg_n_5_[0]\,
      I2 => \i_1_reg_409_reg_n_5_[2]\,
      I3 => \i_1_reg_409_reg_n_5_[4]\,
      O => \ap_CS_fsm[42]_i_3_n_5\
    );
\ap_CS_fsm[42]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1500150000001500"
    )
        port map (
      I0 => \i_1_reg_409_reg_n_5_[5]\,
      I1 => \i_1_reg_409_reg_n_5_[4]\,
      I2 => \i_1_reg_409_reg_n_5_[3]\,
      I3 => \i_1_reg_409_reg_n_5_[8]\,
      I4 => \i_1_reg_409_reg_n_5_[6]\,
      I5 => \i_1_reg_409_reg_n_5_[7]\,
      O => \ap_CS_fsm[42]_i_4_n_5\
    );
\ap_CS_fsm[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44F4"
    )
        port map (
      I0 => ap_NS_fsm185_out,
      I1 => ap_CS_fsm_state43,
      I2 => \ap_CS_fsm_reg_n_5_[43]\,
      I3 => output_data_data_V_1_ack_in,
      O => ap_NS_fsm(43)
    );
\ap_CS_fsm[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[43]\,
      I1 => \ap_CS_fsm_reg_n_5_[44]\,
      I2 => output_data_data_V_1_ack_in,
      O => ap_NS_fsm(44)
    );
\ap_CS_fsm[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => ap_NS_fsm185_out,
      I1 => ap_CS_fsm_state43,
      I2 => ap_done,
      I3 => \ap_CS_fsm_reg_n_5_[45]\,
      O => ap_NS_fsm(45)
    );
\ap_CS_fsm[45]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88080000"
    )
        port map (
      I0 => \ap_CS_fsm[45]_i_3_n_5\,
      I1 => \ap_CS_fsm[45]_i_4_n_5\,
      I2 => i_2_reg_420(6),
      I3 => i_2_reg_420(7),
      I4 => i_2_reg_420(8),
      O => ap_NS_fsm185_out
    );
\ap_CS_fsm[45]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => i_2_reg_420(8),
      I1 => i_2_reg_420(7),
      I2 => i_2_reg_420(4),
      I3 => i_2_reg_420(5),
      I4 => ap_CS_fsm_state43,
      I5 => i_2_reg_420(9),
      O => \ap_CS_fsm[45]_i_3_n_5\
    );
\ap_CS_fsm[45]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010001"
    )
        port map (
      I0 => i_2_reg_420(0),
      I1 => i_2_reg_420(1),
      I2 => i_2_reg_420(2),
      I3 => i_2_reg_420(5),
      I4 => i_2_reg_420(3),
      I5 => i_2_reg_420(4),
      O => \ap_CS_fsm[45]_i_4_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => \ap_CS_fsm_reg_n_5_[10]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => ap_CS_fsm_state12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(12),
      Q => \ap_CS_fsm_reg_n_5_[12]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(13),
      Q => ap_CS_fsm_state14,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(14),
      Q => ap_CS_fsm_state15,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(15),
      Q => \ap_CS_fsm_reg_n_5_[15]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(16),
      Q => \ap_CS_fsm_reg_n_5_[16]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(17),
      Q => ap_CS_fsm_state18,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(18),
      Q => \ap_CS_fsm_reg_n_5_[18]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(19),
      Q => ap_CS_fsm_state20,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(20),
      Q => \ap_CS_fsm_reg_n_5_[20]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(21),
      Q => ap_CS_fsm_state22,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(22),
      Q => ap_CS_fsm_state23,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(23),
      Q => \ap_CS_fsm_reg_n_5_[23]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(24),
      Q => \ap_CS_fsm_reg_n_5_[24]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(25),
      Q => ap_CS_fsm_state26,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(26),
      Q => \ap_CS_fsm_reg_n_5_[26]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(27),
      Q => ap_CS_fsm_state28,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(28),
      Q => \ap_CS_fsm_reg_n_5_[28]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(29),
      Q => ap_CS_fsm_state30,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \ap_CS_fsm_reg_n_5_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(30),
      Q => ap_CS_fsm_state31,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(31),
      Q => \ap_CS_fsm_reg_n_5_[31]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(32),
      Q => \ap_CS_fsm_reg_n_5_[32]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(33),
      Q => ap_CS_fsm_state34,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(34),
      Q => \ap_CS_fsm_reg_n_5_[34]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(35),
      Q => ap_CS_fsm_state36,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(36),
      Q => \ap_CS_fsm_reg_n_5_[36]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(37),
      Q => ap_CS_fsm_state38,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(38),
      Q => ap_CS_fsm_state39,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(39),
      Q => \ap_CS_fsm_reg_n_5_[39]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(40),
      Q => \ap_CS_fsm_reg_n_5_[40]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(41),
      Q => ap_CS_fsm_state42,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(42),
      Q => ap_CS_fsm_state43,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(43),
      Q => \ap_CS_fsm_reg_n_5_[43]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(44),
      Q => \ap_CS_fsm_reg_n_5_[44]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(45),
      Q => \ap_CS_fsm_reg_n_5_[45]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => sel00,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => \ap_CS_fsm_reg_n_5_[8]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
grp_depthwise_conv2d_fix_1_fu_473: entity work.design_1_network_0_0_depthwise_conv2d_fix_1
     port map (
      ADDRARDADDR(6 downto 0) => grp_depthwise_conv2d_fix_1_fu_473_kernel_0_address0(6 downto 0),
      D(3 downto 2) => ap_NS_fsm(30 downto 29),
      D(1 downto 0) => ap_NS_fsm(22 downto 21),
      E(0) => grp_depthwise_conv2d_fix_2_fu_449_output_r_we0,
      MemBank_B_address01 => MemBank_B_address01,
      MemBank_B_address010_out => MemBank_B_address010_out,
      MemBank_B_address011_out => MemBank_B_address011_out,
      Q(3) => ap_CS_fsm_state30,
      Q(2) => \ap_CS_fsm_reg_n_5_[28]\,
      Q(1) => ap_CS_fsm_state22,
      Q(0) => \ap_CS_fsm_reg_n_5_[20]\,
      SR(0) => ap_rst_n_inv,
      SeparableConv2D_2_w_1_ce0 => SeparableConv2D_2_w_1_ce0,
      SeparableConv2D_3_w_1_ce0 => SeparableConv2D_3_w_1_ce0,
      add_ln37_4_fu_544_p2 => grp_depthwise_conv2d_fix_1_fu_473_n_5,
      \ap_CS_fsm_reg[21]\ => grp_depthwise_conv2d_fix_1_fu_473_n_16,
      \ap_CS_fsm_reg[28]\ => grp_depthwise_conv2d_fix_1_fu_473_n_46,
      ap_clk => ap_clk,
      d0(15) => grp_depthwise_conv2d_fix_1_fu_473_n_19,
      d0(14) => grp_depthwise_conv2d_fix_1_fu_473_n_20,
      d0(13) => grp_depthwise_conv2d_fix_1_fu_473_n_21,
      d0(12) => grp_depthwise_conv2d_fix_1_fu_473_n_22,
      d0(11) => grp_depthwise_conv2d_fix_1_fu_473_n_23,
      d0(10) => grp_depthwise_conv2d_fix_1_fu_473_n_24,
      d0(9) => grp_depthwise_conv2d_fix_1_fu_473_n_25,
      d0(8) => grp_depthwise_conv2d_fix_1_fu_473_n_26,
      d0(7) => grp_depthwise_conv2d_fix_1_fu_473_n_27,
      d0(6) => grp_depthwise_conv2d_fix_1_fu_473_n_28,
      d0(5) => grp_depthwise_conv2d_fix_1_fu_473_n_29,
      d0(4) => grp_depthwise_conv2d_fix_1_fu_473_n_30,
      d0(3) => grp_depthwise_conv2d_fix_1_fu_473_n_31,
      d0(2) => grp_depthwise_conv2d_fix_1_fu_473_n_32,
      d0(1) => grp_depthwise_conv2d_fix_1_fu_473_n_33,
      d0(0) => grp_depthwise_conv2d_fix_1_fu_473_n_34,
      grp_depthwise_conv2d_fix_1_fu_473_ap_start_reg => grp_depthwise_conv2d_fix_1_fu_473_ap_start_reg,
      grp_padding2d_fix16_fu_431_output_r_address0(0) => grp_padding2d_fix16_fu_431_output_r_address0(0),
      \i_count_2_reg_289_reg[10]\ => grp_depthwise_conv2d_fix_1_fu_473_n_35,
      input_r_address0(9 downto 0) => grp_depthwise_conv2d_fix_1_fu_473_input_r_address0(10 downto 1),
      input_r_ce0 => grp_depthwise_conv2d_fix_1_fu_473_input_r_ce0,
      kernel_0_q0(14) => grp_depthwise_conv2d_fix_1_fu_473_kernel_0_q0(15),
      kernel_0_q0(13 downto 0) => grp_depthwise_conv2d_fix_1_fu_473_kernel_0_q0(13 downto 0),
      output_r_address0(9 downto 0) => grp_depthwise_conv2d_fix_1_fu_473_output_r_address0(9 downto 0),
      output_r_ce0 => grp_depthwise_conv2d_fix_1_fu_473_output_r_ce0,
      q0(15 downto 0) => MemBank_B_q0(15 downto 0),
      ram_reg_0 => MemBank_A_U_n_13,
      ram_reg_0_0(0) => grp_depthwise_conv2d_fix_2_fu_449_input_r_address0(0),
      ram_reg_0_1 => MemBank_A_U_n_7,
      ram_reg_0_2 => grp_depthwise_conv2d_fix_fu_548_n_8,
      ram_reg_0_3 => grp_depthwise_conv2d_fix_fu_548_n_9,
      \ram_reg_0_i_32__0\(0) => grp_padding2d_fix16_fu_431_input_r_address0(10),
      \ram_reg_0_i_32__0_0\(0) => grp_depthwise_conv2d_fix_2_fu_449_output_r_address0(10),
      ram_reg_1 => grp_depthwise_conv2d_fix_fu_548_n_10,
      ram_reg_1_0 => grp_depthwise_conv2d_fix_fu_548_n_11,
      ram_reg_2 => MemBank_A_U_n_14,
      ram_reg_2_0(0) => grp_max_pooling2d_fix16_fu_517_output_r_we0,
      ram_reg_2_1 => grp_depthwise_conv2d_fix_fu_548_n_12,
      ram_reg_2_2 => grp_depthwise_conv2d_fix_fu_548_n_13,
      ram_reg_3 => grp_depthwise_conv2d_fix_fu_548_n_14,
      ram_reg_3_0 => grp_depthwise_conv2d_fix_fu_548_n_15,
      ram_reg_4 => grp_depthwise_conv2d_fix_fu_548_n_16,
      ram_reg_4_0 => grp_depthwise_conv2d_fix_fu_548_n_17,
      ram_reg_5 => grp_depthwise_conv2d_fix_fu_548_n_18,
      ram_reg_5_0 => grp_depthwise_conv2d_fix_fu_548_n_19,
      ram_reg_6 => grp_depthwise_conv2d_fix_fu_548_n_20,
      ram_reg_6_0 => grp_depthwise_conv2d_fix_fu_548_n_21,
      ram_reg_7 => grp_depthwise_conv2d_fix_fu_548_n_22,
      ram_reg_7_0 => grp_depthwise_conv2d_fix_fu_548_n_23,
      ram_reg_7_1(15 downto 0) => grp_depthwise_conv2d_fix_2_fu_449_output_r_d0(15 downto 0),
      ram_reg_7_2(15 downto 0) => grp_max_pooling2d_fix16_fu_517_output_r_d0(15 downto 0)
    );
grp_depthwise_conv2d_fix_1_fu_473_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_depthwise_conv2d_fix_1_fu_473_n_46,
      Q => grp_depthwise_conv2d_fix_1_fu_473_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_depthwise_conv2d_fix_2_fu_449: entity work.design_1_network_0_0_depthwise_conv2d_fix_2
     port map (
      ADDRARDADDR(8) => grp_depthwise_conv2d_fix_2_fu_449_n_5,
      ADDRARDADDR(7) => grp_depthwise_conv2d_fix_2_fu_449_n_6,
      ADDRARDADDR(6) => grp_depthwise_conv2d_fix_2_fu_449_n_7,
      ADDRARDADDR(5) => grp_depthwise_conv2d_fix_2_fu_449_n_8,
      ADDRARDADDR(4) => grp_depthwise_conv2d_fix_2_fu_449_n_9,
      ADDRARDADDR(3) => grp_depthwise_conv2d_fix_2_fu_449_n_10,
      ADDRARDADDR(2) => grp_depthwise_conv2d_fix_2_fu_449_n_11,
      ADDRARDADDR(1) => grp_depthwise_conv2d_fix_2_fu_449_n_12,
      ADDRARDADDR(0) => grp_depthwise_conv2d_fix_2_fu_449_n_13,
      D(3 downto 2) => ap_NS_fsm(38 downto 37),
      D(1 downto 0) => ap_NS_fsm(14 downto 13),
      E(0) => grp_depthwise_conv2d_fix_2_fu_449_output_r_we0,
      MemBank_B_address01 => MemBank_B_address01,
      MemBank_B_address010_out => MemBank_B_address010_out,
      MemBank_B_address011_out => MemBank_B_address011_out,
      MemBank_B_ce01 => MemBank_B_ce01,
      Q(3) => ap_CS_fsm_state38,
      Q(2) => \ap_CS_fsm_reg_n_5_[36]\,
      Q(1) => ap_CS_fsm_state14,
      Q(0) => \ap_CS_fsm_reg_n_5_[12]\,
      SR(0) => ap_rst_n_inv,
      SeparableConv2D_1_w_1_ce0 => SeparableConv2D_1_w_1_ce0,
      SeparableConv2D_4_w_1_ce0 => SeparableConv2D_4_w_1_ce0,
      add_ln37_4_fu_544_p2_0 => grp_depthwise_conv2d_fix_2_fu_449_n_16,
      \ap_CS_fsm_reg[13]\ => grp_depthwise_conv2d_fix_2_fu_449_n_30,
      \ap_CS_fsm_reg[13]_0\ => grp_depthwise_conv2d_fix_2_fu_449_n_31,
      \ap_CS_fsm_reg[13]_1\ => grp_depthwise_conv2d_fix_2_fu_449_n_32,
      \ap_CS_fsm_reg[13]_2\ => grp_depthwise_conv2d_fix_2_fu_449_n_33,
      \ap_CS_fsm_reg[13]_3\ => grp_depthwise_conv2d_fix_2_fu_449_n_34,
      \ap_CS_fsm_reg[13]_4\ => grp_depthwise_conv2d_fix_2_fu_449_n_35,
      \ap_CS_fsm_reg[13]_5\ => grp_depthwise_conv2d_fix_2_fu_449_n_36,
      \ap_CS_fsm_reg[13]_6\ => grp_depthwise_conv2d_fix_2_fu_449_n_37,
      \ap_CS_fsm_reg[13]_7\ => grp_depthwise_conv2d_fix_2_fu_449_n_38,
      \ap_CS_fsm_reg[13]_8\ => grp_depthwise_conv2d_fix_2_fu_449_n_39,
      \ap_CS_fsm_reg[31]\ => grp_depthwise_conv2d_fix_2_fu_449_n_15,
      \ap_CS_fsm_reg[36]\ => grp_depthwise_conv2d_fix_2_fu_449_n_40,
      \ap_CS_fsm_reg[37]\ => grp_depthwise_conv2d_fix_2_fu_449_n_17,
      \ap_CS_fsm_reg[37]_0\ => grp_depthwise_conv2d_fix_2_fu_449_n_18,
      \ap_CS_fsm_reg[37]_1\ => grp_depthwise_conv2d_fix_2_fu_449_n_26,
      \ap_CS_fsm_reg[4]_0\ => grp_depthwise_conv2d_fix_2_fu_449_n_41,
      \ap_CS_fsm_reg[7]_0\ => grp_depthwise_conv2d_fix_2_fu_449_n_19,
      ap_clk => ap_clk,
      grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg => grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg,
      grp_padding2d_fix16_fu_431_output_r_address0(12 downto 0) => grp_padding2d_fix16_fu_431_output_r_address0(13 downto 1),
      input_r_address0(0) => grp_depthwise_conv2d_fix_2_fu_449_input_r_address0(0),
      input_r_ce0 => grp_depthwise_conv2d_fix_1_fu_473_input_r_ce0,
      kernel_0_q0(14) => grp_depthwise_conv2d_fix_2_fu_449_kernel_0_q0(15),
      kernel_0_q0(13 downto 0) => grp_depthwise_conv2d_fix_2_fu_449_kernel_0_q0(13 downto 0),
      output_r_address0(2 downto 1) => grp_depthwise_conv2d_fix_2_fu_449_output_r_address0(13 downto 12),
      output_r_address0(0) => grp_depthwise_conv2d_fix_2_fu_449_output_r_address0(10),
      output_r_ce0 => grp_depthwise_conv2d_fix_1_fu_473_output_r_ce0,
      output_r_d0(15 downto 0) => grp_depthwise_conv2d_fix_2_fu_449_output_r_d0(15 downto 0),
      q0(15 downto 0) => MemBank_B_q0(15 downto 0),
      ram_reg_0 => MemBank_B_U_n_23,
      ram_reg_0_0 => grp_pointwise_conv2d_fix_fu_585_n_22,
      ram_reg_0_1 => grp_pointwise_conv2d_fix_fu_585_n_23,
      ram_reg_0_10 => MemBank_B_U_n_24,
      ram_reg_0_11 => MemBank_A_U_n_13,
      ram_reg_0_12 => grp_pointwise_conv2d_fix_fu_585_n_17,
      ram_reg_0_13 => MemBank_B_U_n_27,
      ram_reg_0_14 => grp_pointwise_conv2d_fix_4_fu_556_n_39,
      ram_reg_0_15 => MemBank_B_U_n_28,
      ram_reg_0_16 => grp_pointwise_conv2d_fix_4_fu_556_n_44,
      ram_reg_0_17 => MemBank_B_U_n_29,
      ram_reg_0_18 => grp_pointwise_conv2d_fix_4_fu_556_n_45,
      ram_reg_0_19 => MemBank_B_U_n_30,
      ram_reg_0_2 => grp_pointwise_conv2d_fix_fu_585_n_24,
      ram_reg_0_20 => grp_pointwise_conv2d_fix_4_fu_556_n_46,
      ram_reg_0_21 => MemBank_B_U_n_31,
      ram_reg_0_22 => grp_pointwise_conv2d_fix_4_fu_556_n_47,
      ram_reg_0_23 => MemBank_B_U_n_32,
      ram_reg_0_24 => grp_pointwise_conv2d_fix_4_fu_556_n_48,
      ram_reg_0_25 => MemBank_B_U_n_33,
      ram_reg_0_26 => grp_pointwise_conv2d_fix_4_fu_556_n_49,
      ram_reg_0_27 => MemBank_B_U_n_34,
      ram_reg_0_28 => grp_pointwise_conv2d_fix_4_fu_556_n_50,
      ram_reg_0_29 => MemBank_B_U_n_35,
      ram_reg_0_3 => grp_pointwise_conv2d_fix_fu_585_n_25,
      ram_reg_0_30 => grp_pointwise_conv2d_fix_4_fu_556_n_51,
      ram_reg_0_31 => grp_pointwise_conv2d_fix_2_fu_538_n_7,
      ram_reg_0_32 => grp_pointwise_conv2d_fix_3_fu_507_n_23,
      ram_reg_0_33(1) => grp_max_pooling2d_fix16_fu_517_input_r_ce0,
      ram_reg_0_33(0) => grp_max_pooling2d_fix16_fu_517_output_r_ce0,
      ram_reg_0_34 => grp_pointwise_conv2d_fix_2_fu_538_n_8,
      ram_reg_0_4 => grp_pointwise_conv2d_fix_fu_585_n_26,
      ram_reg_0_5 => grp_pointwise_conv2d_fix_fu_585_n_27,
      ram_reg_0_6 => grp_pointwise_conv2d_fix_fu_585_n_28,
      ram_reg_0_7 => grp_pointwise_conv2d_fix_fu_585_n_29,
      ram_reg_0_8 => grp_pointwise_conv2d_fix_fu_585_n_30,
      ram_reg_0_9 => MemBank_B_U_n_36,
      ram_reg_0_i_20_0 => grp_padding2d_fix16_fu_431_n_5,
      \ram_reg_0_i_20__0_0\(0) => grp_padding2d_fix16_fu_431_input_r_ce0,
      ram_reg_0_i_30_0(9 downto 0) => grp_depthwise_conv2d_fix_1_fu_473_input_r_address0(10 downto 1),
      \ram_reg_0_i_30__0\(10) => grp_padding2d_fix16_fu_431_input_r_address0(11),
      \ram_reg_0_i_30__0\(9 downto 0) => grp_padding2d_fix16_fu_431_input_r_address0(9 downto 0),
      \ram_reg_0_i_34__0\(9 downto 0) => grp_depthwise_conv2d_fix_1_fu_473_output_r_address0(9 downto 0),
      \zext_ln26_reg_647_reg[4]_0\(7 downto 0) => grp_depthwise_conv2d_fix_2_fu_449_kernel_0_address0(7 downto 0)
    );
grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_depthwise_conv2d_fix_2_fu_449_n_40,
      Q => grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_depthwise_conv2d_fix_fu_548: entity work.design_1_network_0_0_depthwise_conv2d_fix
     port map (
      D(1 downto 0) => ap_NS_fsm(6 downto 5),
      MemBank_A_address01 => MemBank_A_address01,
      Q(6) => \ap_CS_fsm_reg_n_5_[39]\,
      Q(5) => ap_CS_fsm_state34,
      Q(4) => ap_CS_fsm_state26,
      Q(3) => \ap_CS_fsm_reg_n_5_[23]\,
      Q(2) => sel00,
      Q(1) => ap_CS_fsm_state5,
      Q(0) => \ap_CS_fsm_reg_n_5_[1]\,
      SR(0) => ap_rst_n_inv,
      WEA(1) => grp_depthwise_conv2d_fix_fu_548_n_36,
      WEA(0) => grp_depthwise_conv2d_fix_fu_548_n_37,
      \ap_CS_fsm_reg[1]_0\ => grp_depthwise_conv2d_fix_fu_548_n_8,
      \ap_CS_fsm_reg[1]_1\ => grp_depthwise_conv2d_fix_fu_548_n_9,
      \ap_CS_fsm_reg[1]_10\ => grp_depthwise_conv2d_fix_fu_548_n_18,
      \ap_CS_fsm_reg[1]_11\ => grp_depthwise_conv2d_fix_fu_548_n_19,
      \ap_CS_fsm_reg[1]_12\ => grp_depthwise_conv2d_fix_fu_548_n_20,
      \ap_CS_fsm_reg[1]_13\ => grp_depthwise_conv2d_fix_fu_548_n_21,
      \ap_CS_fsm_reg[1]_14\ => grp_depthwise_conv2d_fix_fu_548_n_22,
      \ap_CS_fsm_reg[1]_15\ => grp_depthwise_conv2d_fix_fu_548_n_23,
      \ap_CS_fsm_reg[1]_2\ => grp_depthwise_conv2d_fix_fu_548_n_10,
      \ap_CS_fsm_reg[1]_3\ => grp_depthwise_conv2d_fix_fu_548_n_11,
      \ap_CS_fsm_reg[1]_4\ => grp_depthwise_conv2d_fix_fu_548_n_12,
      \ap_CS_fsm_reg[1]_5\ => grp_depthwise_conv2d_fix_fu_548_n_13,
      \ap_CS_fsm_reg[1]_6\ => grp_depthwise_conv2d_fix_fu_548_n_14,
      \ap_CS_fsm_reg[1]_7\ => grp_depthwise_conv2d_fix_fu_548_n_15,
      \ap_CS_fsm_reg[1]_8\ => grp_depthwise_conv2d_fix_fu_548_n_16,
      \ap_CS_fsm_reg[1]_9\ => grp_depthwise_conv2d_fix_fu_548_n_17,
      \ap_CS_fsm_reg[39]\ => grp_depthwise_conv2d_fix_fu_548_n_35,
      \ap_CS_fsm_reg[4]_0\(1) => grp_depthwise_conv2d_fix_fu_548_n_38,
      \ap_CS_fsm_reg[4]_0\(0) => grp_depthwise_conv2d_fix_fu_548_n_39,
      \ap_CS_fsm_reg[4]_1\ => grp_depthwise_conv2d_fix_fu_548_n_40,
      \ap_CS_fsm_reg[5]_0\ => grp_depthwise_conv2d_fix_fu_548_n_7,
      \ap_CS_fsm_reg[5]_1\ => grp_depthwise_conv2d_fix_fu_548_n_24,
      \ap_CS_fsm_reg[5]_10\ => grp_depthwise_conv2d_fix_fu_548_n_34,
      \ap_CS_fsm_reg[5]_2\ => grp_depthwise_conv2d_fix_fu_548_n_26,
      \ap_CS_fsm_reg[5]_3\ => grp_depthwise_conv2d_fix_fu_548_n_27,
      \ap_CS_fsm_reg[5]_4\ => grp_depthwise_conv2d_fix_fu_548_n_28,
      \ap_CS_fsm_reg[5]_5\ => grp_depthwise_conv2d_fix_fu_548_n_29,
      \ap_CS_fsm_reg[5]_6\ => grp_depthwise_conv2d_fix_fu_548_n_30,
      \ap_CS_fsm_reg[5]_7\ => grp_depthwise_conv2d_fix_fu_548_n_31,
      \ap_CS_fsm_reg[5]_8\ => grp_depthwise_conv2d_fix_fu_548_n_32,
      \ap_CS_fsm_reg[5]_9\ => grp_depthwise_conv2d_fix_fu_548_n_33,
      ap_clk => ap_clk,
      grp_depthwise_conv2d_fix_fu_548_ap_start_reg => grp_depthwise_conv2d_fix_fu_548_ap_start_reg,
      grp_depthwise_conv2d_fix_fu_548_input_r_address0(9) => grp_depthwise_conv2d_fix_fu_548_input_r_address0(13),
      grp_depthwise_conv2d_fix_fu_548_input_r_address0(8 downto 0) => grp_depthwise_conv2d_fix_fu_548_input_r_address0(9 downto 1),
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_data_data_V_0_sel => input_data_data_V_0_sel,
      input_r_address0(8) => grp_pointwise_conv2d_fix_2_fu_538_input_r_address0(13),
      input_r_address0(7 downto 2) => grp_pointwise_conv2d_fix_2_fu_538_input_r_address0(8 downto 3),
      input_r_address0(1 downto 0) => grp_pointwise_conv2d_fix_2_fu_538_input_r_address0(1 downto 0),
      input_r_ce0 => grp_depthwise_conv2d_fix_fu_548_input_r_ce0,
      output_r_address0(0) => grp_pointwise_conv2d_fix_2_fu_538_output_r_address0(0),
      output_r_ce0 => grp_depthwise_conv2d_fix_fu_548_output_r_ce0,
      q0(15 downto 0) => MemBank_B_q0(15 downto 0),
      ram_reg_0 => MemBank_A_U_n_11,
      \ram_reg_0_i_34__0\(8 downto 2) => grp_pointwise_conv2d_fix_4_fu_556_input_r_address0(9 downto 3),
      \ram_reg_0_i_34__0\(1 downto 0) => grp_pointwise_conv2d_fix_4_fu_556_input_r_address0(1 downto 0),
      ram_reg_0_i_53_0(0) => grp_pointwise_conv2d_fix_4_fu_556_output_r_address0(0),
      ram_reg_2(0) => grp_up_sampling2d_fix16_fu_564_output_r_ce0,
      ram_reg_2_0 => grp_depthwise_conv2d_fix_1_fu_473_n_16,
      ram_reg_7(15 downto 0) => input_data_data_V_0_payload_B(15 downto 0),
      ram_reg_7_0(15 downto 0) => input_data_data_V_0_payload_A(15 downto 0),
      \tmp8_reg_433_reg[2]_0\(0) => grp_depthwise_conv2d_fix_fu_548_output_r_address0(2)
    );
grp_depthwise_conv2d_fix_fu_548_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_depthwise_conv2d_fix_fu_548_n_40,
      Q => grp_depthwise_conv2d_fix_fu_548_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_max_pooling2d_fix16_fu_517: entity work.design_1_network_0_0_max_pooling2d_fix16
     port map (
      ADDRARDADDR(11) => grp_max_pooling2d_fix16_fu_517_n_22,
      ADDRARDADDR(10) => grp_max_pooling2d_fix16_fu_517_n_23,
      ADDRARDADDR(9) => grp_max_pooling2d_fix16_fu_517_n_24,
      ADDRARDADDR(8) => grp_max_pooling2d_fix16_fu_517_n_25,
      ADDRARDADDR(7) => grp_max_pooling2d_fix16_fu_517_n_26,
      ADDRARDADDR(6) => grp_max_pooling2d_fix16_fu_517_n_27,
      ADDRARDADDR(5) => grp_max_pooling2d_fix16_fu_517_n_28,
      ADDRARDADDR(4) => grp_max_pooling2d_fix16_fu_517_n_29,
      ADDRARDADDR(3) => grp_max_pooling2d_fix16_fu_517_n_30,
      ADDRARDADDR(2) => grp_max_pooling2d_fix16_fu_517_n_31,
      ADDRARDADDR(1) => grp_max_pooling2d_fix16_fu_517_n_32,
      ADDRARDADDR(0) => grp_max_pooling2d_fix16_fu_517_n_33,
      CO(0) => icmp_ln26_fu_427_p2,
      D(3 downto 2) => ap_NS_fsm(18 downto 17),
      D(1 downto 0) => ap_NS_fsm(10 downto 9),
      E(0) => grp_max_pooling2d_fix16_fu_517_output_r_we0,
      MemBank_B_address011_out => MemBank_B_address011_out,
      Q(6) => \ap_CS_fsm_reg_n_5_[39]\,
      Q(5) => \ap_CS_fsm_reg_n_5_[31]\,
      Q(4) => ap_CS_fsm_state18,
      Q(3) => \ap_CS_fsm_reg_n_5_[16]\,
      Q(2) => \ap_CS_fsm_reg_n_5_[15]\,
      Q(1) => ap_CS_fsm_state10,
      Q(0) => \ap_CS_fsm_reg_n_5_[8]\,
      SR(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[16]\ => grp_max_pooling2d_fix16_fu_517_n_34,
      \ap_CS_fsm_reg[5]_0\(1) => grp_max_pooling2d_fix16_fu_517_input_r_ce0,
      \ap_CS_fsm_reg[5]_0\(0) => grp_max_pooling2d_fix16_fu_517_output_r_ce0,
      ap_clk => ap_clk,
      \buffer_fu_60_reg[15]_0\(15 downto 0) => grp_max_pooling2d_fix16_fu_517_output_r_d0(15 downto 0),
      grp_max_pooling2d_fix16_fu_517_ap_start_reg => grp_max_pooling2d_fix16_fu_517_ap_start_reg,
      grp_max_pooling2d_fix16_fu_517_input_r_address0(13 downto 0) => grp_max_pooling2d_fix16_fu_517_input_r_address0(13 downto 0),
      input_r_address0(11) => grp_pointwise_conv2d_fix_3_fu_507_input_r_address0(13),
      input_r_address0(10 downto 0) => grp_pointwise_conv2d_fix_3_fu_507_input_r_address0(10 downto 0),
      q0(15 downto 0) => MemBank_B_q0(15 downto 0),
      ram_reg_0 => MemBank_A_U_n_9,
      ram_reg_0_0 => grp_pointwise_conv2d_fix_fu_585_n_6,
      ram_reg_0_1 => grp_pointwise_conv2d_fix_fu_585_n_31,
      ram_reg_0_10 => grp_pointwise_conv2d_fix_fu_585_n_33,
      ram_reg_0_11 => grp_pointwise_conv2d_fix_fu_585_n_34,
      ram_reg_0_12 => MemBank_B_U_n_24,
      ram_reg_0_13 => MemBank_A_U_n_13,
      ram_reg_0_14 => grp_depthwise_conv2d_fix_2_fu_449_n_32,
      ram_reg_0_15 => grp_pointwise_conv2d_fix_4_fu_556_n_25,
      ram_reg_0_16 => grp_depthwise_conv2d_fix_2_fu_449_n_30,
      ram_reg_0_17 => grp_depthwise_conv2d_fix_fu_548_n_24,
      ram_reg_0_18 => grp_depthwise_conv2d_fix_2_fu_449_n_31,
      ram_reg_0_19 => grp_depthwise_conv2d_fix_fu_548_n_26,
      ram_reg_0_2 => grp_pointwise_conv2d_fix_fu_585_n_32,
      ram_reg_0_20 => grp_depthwise_conv2d_fix_2_fu_449_n_33,
      ram_reg_0_21 => grp_depthwise_conv2d_fix_fu_548_n_27,
      ram_reg_0_22 => grp_depthwise_conv2d_fix_2_fu_449_n_34,
      ram_reg_0_23 => grp_depthwise_conv2d_fix_fu_548_n_28,
      ram_reg_0_24 => grp_depthwise_conv2d_fix_2_fu_449_n_35,
      ram_reg_0_25 => grp_depthwise_conv2d_fix_fu_548_n_29,
      ram_reg_0_26 => grp_depthwise_conv2d_fix_2_fu_449_n_36,
      ram_reg_0_27 => grp_depthwise_conv2d_fix_fu_548_n_30,
      ram_reg_0_28 => grp_depthwise_conv2d_fix_2_fu_449_n_37,
      ram_reg_0_29 => grp_depthwise_conv2d_fix_fu_548_n_31,
      ram_reg_0_3 => grp_up_sampling2d_fix16_fu_564_n_17,
      ram_reg_0_30 => grp_depthwise_conv2d_fix_2_fu_449_n_38,
      ram_reg_0_31 => grp_depthwise_conv2d_fix_fu_548_n_32,
      ram_reg_0_32 => grp_depthwise_conv2d_fix_2_fu_449_n_39,
      ram_reg_0_33 => grp_depthwise_conv2d_fix_fu_548_n_33,
      ram_reg_0_34 => grp_depthwise_conv2d_fix_1_fu_473_n_35,
      ram_reg_0_35 => grp_depthwise_conv2d_fix_fu_548_n_35,
      ram_reg_0_36(1 downto 0) => grp_pointwise_conv2d_fix_4_fu_556_input_r_address0(11 downto 10),
      ram_reg_0_37 => grp_depthwise_conv2d_fix_2_fu_449_n_26,
      ram_reg_0_4 => grp_up_sampling2d_fix16_fu_564_n_25,
      ram_reg_0_5 => grp_up_sampling2d_fix16_fu_564_n_26,
      ram_reg_0_6 => grp_up_sampling2d_fix16_fu_564_n_27,
      ram_reg_0_7 => grp_up_sampling2d_fix16_fu_564_n_28,
      ram_reg_0_8 => grp_up_sampling2d_fix16_fu_564_n_29,
      ram_reg_0_9 => grp_up_sampling2d_fix16_fu_564_n_30,
      \ram_reg_0_i_30__0_0\(11 downto 0) => grp_pointwise_conv2d_fix_1_fu_497_input_r_address0(11 downto 0)
    );
grp_max_pooling2d_fix16_fu_517_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_max_pooling2d_fix16_fu_517_n_34,
      Q => grp_max_pooling2d_fix16_fu_517_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_padding2d_fix16_fu_431: entity work.design_1_network_0_0_padding2d_fix16
     port map (
      D(9 downto 8) => ap_NS_fsm(36 downto 35),
      D(7 downto 6) => ap_NS_fsm(28 downto 27),
      D(5 downto 4) => ap_NS_fsm(20 downto 19),
      D(3 downto 2) => ap_NS_fsm(12 downto 11),
      D(1 downto 0) => ap_NS_fsm(4 downto 3),
      DI(0) => \mul_ln11_reg_728[6]_i_8_n_5\,
      Q(13) => ap_CS_fsm_state38,
      Q(12) => ap_CS_fsm_state36,
      Q(11) => \ap_CS_fsm_reg_n_5_[34]\,
      Q(10) => ap_CS_fsm_state30,
      Q(9) => ap_CS_fsm_state28,
      Q(8) => \ap_CS_fsm_reg_n_5_[26]\,
      Q(7) => ap_CS_fsm_state22,
      Q(6) => ap_CS_fsm_state20,
      Q(5) => \ap_CS_fsm_reg_n_5_[18]\,
      Q(4) => ap_CS_fsm_state14,
      Q(3) => ap_CS_fsm_state12,
      Q(2) => \ap_CS_fsm_reg_n_5_[10]\,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => \ap_CS_fsm_reg_n_5_[2]\,
      S(0) => \mul_ln11_reg_728[6]_i_12_n_5\,
      SR(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[21]\ => grp_padding2d_fix16_fu_431_n_6,
      \ap_CS_fsm_reg[21]_0\ => grp_padding2d_fix16_fu_431_n_19,
      \ap_CS_fsm_reg[3]_0\ => grp_padding2d_fix16_fu_431_n_5,
      \ap_CS_fsm_reg[6]_0\(1) => ap_CS_fsm_state7_0,
      \ap_CS_fsm_reg[6]_0\(0) => grp_padding2d_fix16_fu_431_input_r_ce0,
      ap_clk => ap_clk,
      grp_padding2d_fix16_fu_431_ap_start_reg => grp_padding2d_fix16_fu_431_ap_start_reg,
      grp_padding2d_fix16_fu_431_ap_start_reg0 => grp_padding2d_fix16_fu_431_ap_start_reg0,
      grp_padding2d_fix16_fu_431_ap_start_reg_reg => grp_padding2d_fix16_fu_431_n_20,
      grp_padding2d_fix16_fu_431_output_r_address0(13 downto 0) => grp_padding2d_fix16_fu_431_output_r_address0(13 downto 0),
      grp_padding2d_fix16_fu_431_output_r_we0 => grp_padding2d_fix16_fu_431_output_r_we0,
      input_r_address0(11 downto 0) => grp_padding2d_fix16_fu_431_input_r_address0(11 downto 0),
      output_r_address0(1 downto 0) => grp_depthwise_conv2d_fix_2_fu_449_output_r_address0(13 downto 12),
      ram_reg_0_i_62 => MemBank_B_U_n_40
    );
grp_padding2d_fix16_fu_431_ap_start_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[18]\,
      I1 => \ap_CS_fsm_reg_n_5_[10]\,
      I2 => \ap_CS_fsm_reg_n_5_[2]\,
      I3 => \ap_CS_fsm_reg_n_5_[34]\,
      I4 => \ap_CS_fsm_reg_n_5_[26]\,
      O => grp_padding2d_fix16_fu_431_ap_start_reg0
    );
grp_padding2d_fix16_fu_431_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_padding2d_fix16_fu_431_n_20,
      Q => grp_padding2d_fix16_fu_431_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_pointwise_conv2d_fix_1_fu_497: entity work.design_1_network_0_0_pointwise_conv2d_fix_1
     port map (
      D(1 downto 0) => ap_NS_fsm(16 downto 15),
      E(0) => grp_pointwise_conv2d_fix_3_fu_507_output_r_we0,
      MemBank_B_ce01 => MemBank_B_ce01,
      Q(2) => \ap_CS_fsm_reg_n_5_[31]\,
      Q(1) => \ap_CS_fsm_reg_n_5_[15]\,
      Q(0) => ap_CS_fsm_state15,
      SR(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[14]\ => grp_pointwise_conv2d_fix_1_fu_497_n_24,
      \ap_CS_fsm_reg[31]\ => grp_pointwise_conv2d_fix_1_fu_497_n_5,
      \ap_CS_fsm_reg[6]_0\ => grp_pointwise_conv2d_fix_1_fu_497_n_6,
      \ap_CS_fsm_reg[6]_1\ => grp_pointwise_conv2d_fix_1_fu_497_n_7,
      \ap_CS_fsm_reg[6]_10\ => grp_pointwise_conv2d_fix_1_fu_497_n_16,
      \ap_CS_fsm_reg[6]_11\ => grp_pointwise_conv2d_fix_1_fu_497_n_17,
      \ap_CS_fsm_reg[6]_12\ => grp_pointwise_conv2d_fix_1_fu_497_n_18,
      \ap_CS_fsm_reg[6]_13\ => grp_pointwise_conv2d_fix_1_fu_497_n_19,
      \ap_CS_fsm_reg[6]_14\ => grp_pointwise_conv2d_fix_1_fu_497_n_20,
      \ap_CS_fsm_reg[6]_15\ => grp_pointwise_conv2d_fix_1_fu_497_n_21,
      \ap_CS_fsm_reg[6]_2\ => grp_pointwise_conv2d_fix_1_fu_497_n_8,
      \ap_CS_fsm_reg[6]_3\ => grp_pointwise_conv2d_fix_1_fu_497_n_9,
      \ap_CS_fsm_reg[6]_4\ => grp_pointwise_conv2d_fix_1_fu_497_n_10,
      \ap_CS_fsm_reg[6]_5\ => grp_pointwise_conv2d_fix_1_fu_497_n_11,
      \ap_CS_fsm_reg[6]_6\ => grp_pointwise_conv2d_fix_1_fu_497_n_12,
      \ap_CS_fsm_reg[6]_7\ => grp_pointwise_conv2d_fix_1_fu_497_n_13,
      \ap_CS_fsm_reg[6]_8\ => grp_pointwise_conv2d_fix_1_fu_497_n_14,
      \ap_CS_fsm_reg[6]_9\ => grp_pointwise_conv2d_fix_1_fu_497_n_15,
      ap_clk => ap_clk,
      grp_padding2d_fix16_fu_431_output_r_we0 => grp_padding2d_fix16_fu_431_output_r_we0,
      grp_pointwise_conv2d_fix_1_fu_497_ap_start_reg => grp_pointwise_conv2d_fix_1_fu_497_ap_start_reg,
      input_r_address0(12) => grp_pointwise_conv2d_fix_1_fu_497_input_r_address0(13),
      input_r_address0(11 downto 0) => grp_pointwise_conv2d_fix_1_fu_497_input_r_address0(11 downto 0),
      output_r_address0(11) => grp_pointwise_conv2d_fix_1_fu_497_output_r_address0(13),
      output_r_address0(10 downto 0) => grp_pointwise_conv2d_fix_1_fu_497_output_r_address0(10 downto 0),
      output_r_ce0 => grp_pointwise_conv2d_fix_1_fu_497_output_r_ce0,
      q0(15 downto 0) => MemBank_A_q0(15 downto 0),
      ram_reg_0_i_59(0) => ap_CS_fsm_state7_0
    );
grp_pointwise_conv2d_fix_1_fu_497_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_pointwise_conv2d_fix_1_fu_497_n_24,
      Q => grp_pointwise_conv2d_fix_1_fu_497_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_pointwise_conv2d_fix_2_fu_538: entity work.design_1_network_0_0_pointwise_conv2d_fix_2
     port map (
      D(1 downto 0) => ap_NS_fsm(24 downto 23),
      Q(3) => \ap_CS_fsm_reg_n_5_[39]\,
      Q(2) => \ap_CS_fsm_reg_n_5_[23]\,
      Q(1) => ap_CS_fsm_state23,
      Q(0) => sel00,
      SR(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[22]\ => grp_pointwise_conv2d_fix_2_fu_538_n_9,
      \ap_CS_fsm_reg[7]_0\ => grp_pointwise_conv2d_fix_2_fu_538_n_7,
      \ap_CS_fsm_reg[7]_1\ => grp_pointwise_conv2d_fix_2_fu_538_n_8,
      ap_clk => ap_clk,
      buffer_0_reg_184_reg(16) => buffer_0_reg_184_reg(22),
      buffer_0_reg_184_reg(15 downto 0) => buffer_0_reg_184_reg(15 downto 0),
      grp_pointwise_conv2d_fix_2_fu_538_ap_start_reg => grp_pointwise_conv2d_fix_2_fu_538_ap_start_reg,
      grp_pointwise_conv2d_fix_2_fu_538_output_r_we0 => grp_pointwise_conv2d_fix_2_fu_538_output_r_we0,
      input_r_address0(9) => grp_pointwise_conv2d_fix_2_fu_538_input_r_address0(13),
      input_r_address0(8 downto 0) => grp_pointwise_conv2d_fix_2_fu_538_input_r_address0(8 downto 0),
      input_r_ce0 => grp_depthwise_conv2d_fix_fu_548_input_r_ce0,
      output_r_address0(9) => grp_pointwise_conv2d_fix_2_fu_538_output_r_address0(13),
      output_r_address0(8 downto 0) => grp_pointwise_conv2d_fix_2_fu_538_output_r_address0(8 downto 0),
      output_r_ce0 => grp_depthwise_conv2d_fix_fu_548_output_r_ce0,
      q0(15 downto 0) => MemBank_A_q0(15 downto 0),
      \ram_reg_0_i_20__0\(0) => grp_pointwise_conv2d_fix_4_fu_556_output_r_ce0
    );
grp_pointwise_conv2d_fix_2_fu_538_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_pointwise_conv2d_fix_2_fu_538_n_9,
      Q => grp_pointwise_conv2d_fix_2_fu_538_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_pointwise_conv2d_fix_3_fu_507: entity work.design_1_network_0_0_pointwise_conv2d_fix_3
     port map (
      D(1 downto 0) => ap_NS_fsm(32 downto 31),
      E(0) => grp_pointwise_conv2d_fix_3_fu_507_output_r_we0,
      MemBank_B_address011_out => MemBank_B_address011_out,
      Q(4) => \ap_CS_fsm_reg_n_5_[39]\,
      Q(3) => \ap_CS_fsm_reg_n_5_[31]\,
      Q(2) => ap_CS_fsm_state31,
      Q(1) => \ap_CS_fsm_reg_n_5_[23]\,
      Q(0) => \ap_CS_fsm_reg_n_5_[15]\,
      SR(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[30]\ => grp_pointwise_conv2d_fix_3_fu_507_n_24,
      \ap_CS_fsm_reg[31]\ => grp_pointwise_conv2d_fix_3_fu_507_n_5,
      \ap_CS_fsm_reg[31]_0\ => grp_pointwise_conv2d_fix_3_fu_507_n_6,
      \ap_CS_fsm_reg[31]_1\ => grp_pointwise_conv2d_fix_3_fu_507_n_7,
      \ap_CS_fsm_reg[31]_10\ => grp_pointwise_conv2d_fix_3_fu_507_n_16,
      \ap_CS_fsm_reg[31]_11\ => grp_pointwise_conv2d_fix_3_fu_507_n_17,
      \ap_CS_fsm_reg[31]_12\ => grp_pointwise_conv2d_fix_3_fu_507_n_18,
      \ap_CS_fsm_reg[31]_13\ => grp_pointwise_conv2d_fix_3_fu_507_n_19,
      \ap_CS_fsm_reg[31]_14\ => grp_pointwise_conv2d_fix_3_fu_507_n_20,
      \ap_CS_fsm_reg[31]_15\ => grp_pointwise_conv2d_fix_3_fu_507_n_23,
      \ap_CS_fsm_reg[31]_2\ => grp_pointwise_conv2d_fix_3_fu_507_n_8,
      \ap_CS_fsm_reg[31]_3\ => grp_pointwise_conv2d_fix_3_fu_507_n_9,
      \ap_CS_fsm_reg[31]_4\ => grp_pointwise_conv2d_fix_3_fu_507_n_10,
      \ap_CS_fsm_reg[31]_5\ => grp_pointwise_conv2d_fix_3_fu_507_n_11,
      \ap_CS_fsm_reg[31]_6\ => grp_pointwise_conv2d_fix_3_fu_507_n_12,
      \ap_CS_fsm_reg[31]_7\ => grp_pointwise_conv2d_fix_3_fu_507_n_13,
      \ap_CS_fsm_reg[31]_8\ => grp_pointwise_conv2d_fix_3_fu_507_n_14,
      \ap_CS_fsm_reg[31]_9\ => grp_pointwise_conv2d_fix_3_fu_507_n_15,
      ap_clk => ap_clk,
      grp_pointwise_conv2d_fix_3_fu_507_ap_start_reg => grp_pointwise_conv2d_fix_3_fu_507_ap_start_reg,
      input_r_address0(11) => grp_pointwise_conv2d_fix_3_fu_507_input_r_address0(13),
      input_r_address0(10 downto 0) => grp_pointwise_conv2d_fix_3_fu_507_input_r_address0(10 downto 0),
      output_r_address0(12) => grp_pointwise_conv2d_fix_3_fu_507_output_r_address0(13),
      output_r_address0(11 downto 0) => grp_pointwise_conv2d_fix_3_fu_507_output_r_address0(11 downto 0),
      output_r_ce0 => grp_pointwise_conv2d_fix_1_fu_497_output_r_ce0,
      q0(15 downto 0) => MemBank_A_q0(15 downto 0),
      ram_reg_0 => grp_pointwise_conv2d_fix_1_fu_497_n_20,
      ram_reg_0_0 => grp_pointwise_conv2d_fix_1_fu_497_n_21,
      \ram_reg_0_i_20__0\ => MemBank_B_U_n_25,
      ram_reg_1 => grp_pointwise_conv2d_fix_1_fu_497_n_18,
      ram_reg_1_0 => grp_pointwise_conv2d_fix_1_fu_497_n_19,
      ram_reg_2 => grp_pointwise_conv2d_fix_1_fu_497_n_16,
      ram_reg_2_0 => grp_pointwise_conv2d_fix_1_fu_497_n_17,
      ram_reg_3 => grp_pointwise_conv2d_fix_1_fu_497_n_14,
      ram_reg_3_0 => grp_pointwise_conv2d_fix_1_fu_497_n_15,
      ram_reg_4 => grp_pointwise_conv2d_fix_1_fu_497_n_12,
      ram_reg_4_0 => grp_pointwise_conv2d_fix_1_fu_497_n_13,
      ram_reg_5 => grp_pointwise_conv2d_fix_1_fu_497_n_10,
      ram_reg_5_0 => grp_pointwise_conv2d_fix_1_fu_497_n_11,
      ram_reg_6 => grp_pointwise_conv2d_fix_1_fu_497_n_8,
      ram_reg_6_0 => grp_pointwise_conv2d_fix_1_fu_497_n_9,
      ram_reg_7 => grp_pointwise_conv2d_fix_1_fu_497_n_6,
      ram_reg_7_0 => grp_pointwise_conv2d_fix_1_fu_497_n_7
    );
grp_pointwise_conv2d_fix_3_fu_507_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_pointwise_conv2d_fix_3_fu_507_n_24,
      Q => grp_pointwise_conv2d_fix_3_fu_507_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_pointwise_conv2d_fix_4_fu_556: entity work.design_1_network_0_0_pointwise_conv2d_fix_4
     port map (
      ADDRARDADDR(2) => grp_pointwise_conv2d_fix_4_fu_556_n_5,
      ADDRARDADDR(1) => grp_pointwise_conv2d_fix_4_fu_556_n_6,
      ADDRARDADDR(0) => grp_pointwise_conv2d_fix_4_fu_556_n_7,
      CO(0) => grp_pointwise_conv2d_fix_fu_585_n_55,
      D(1 downto 0) => ap_NS_fsm(40 downto 39),
      MemBank_A_address01 => MemBank_A_address01,
      Q(6) => ap_CS_fsm_state42,
      Q(5) => \ap_CS_fsm_reg_n_5_[40]\,
      Q(4) => \ap_CS_fsm_reg_n_5_[39]\,
      Q(3) => ap_CS_fsm_state39,
      Q(2) => \ap_CS_fsm_reg_n_5_[23]\,
      Q(1) => ap_CS_fsm_state8,
      Q(0) => sel00,
      SR(0) => i_1_reg_409,
      WEA(1) => grp_pointwise_conv2d_fix_4_fu_556_n_52,
      WEA(0) => grp_pointwise_conv2d_fix_4_fu_556_n_53,
      \add_ln37_reg_381_reg[0]_0\(0) => grp_pointwise_conv2d_fix_4_fu_556_output_r_address0(0),
      \add_ln37_reg_381_reg[10]_0\ => grp_pointwise_conv2d_fix_4_fu_556_n_8,
      \ap_CS_fsm_reg[0]_0\(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[38]\ => grp_pointwise_conv2d_fix_4_fu_556_n_57,
      \ap_CS_fsm_reg[39]\(1) => grp_pointwise_conv2d_fix_4_fu_556_n_54,
      \ap_CS_fsm_reg[39]\(0) => grp_pointwise_conv2d_fix_4_fu_556_n_55,
      \ap_CS_fsm_reg[5]_0\ => grp_pointwise_conv2d_fix_4_fu_556_n_25,
      \ap_CS_fsm_reg[5]_1\ => grp_pointwise_conv2d_fix_4_fu_556_n_39,
      \ap_CS_fsm_reg[5]_2\ => grp_pointwise_conv2d_fix_4_fu_556_n_44,
      \ap_CS_fsm_reg[5]_3\ => grp_pointwise_conv2d_fix_4_fu_556_n_45,
      \ap_CS_fsm_reg[5]_4\ => grp_pointwise_conv2d_fix_4_fu_556_n_46,
      \ap_CS_fsm_reg[5]_5\ => grp_pointwise_conv2d_fix_4_fu_556_n_47,
      \ap_CS_fsm_reg[5]_6\ => grp_pointwise_conv2d_fix_4_fu_556_n_48,
      \ap_CS_fsm_reg[5]_7\ => grp_pointwise_conv2d_fix_4_fu_556_n_49,
      \ap_CS_fsm_reg[5]_8\ => grp_pointwise_conv2d_fix_4_fu_556_n_50,
      \ap_CS_fsm_reg[5]_9\ => grp_pointwise_conv2d_fix_4_fu_556_n_51,
      ap_clk => ap_clk,
      buffer_0_reg_184_reg(16) => buffer_0_reg_184_reg(22),
      buffer_0_reg_184_reg(15 downto 0) => buffer_0_reg_184_reg(15 downto 0),
      d0(15 downto 0) => MemBank_B_d0(15 downto 0),
      grp_depthwise_conv2d_fix_fu_548_input_r_address0(9) => grp_depthwise_conv2d_fix_fu_548_input_r_address0(13),
      grp_depthwise_conv2d_fix_fu_548_input_r_address0(8 downto 0) => grp_depthwise_conv2d_fix_fu_548_input_r_address0(9 downto 1),
      grp_pointwise_conv2d_fix_2_fu_538_output_r_we0 => grp_pointwise_conv2d_fix_2_fu_538_output_r_we0,
      grp_pointwise_conv2d_fix_4_fu_556_ap_start_reg => grp_pointwise_conv2d_fix_4_fu_556_ap_start_reg,
      input_r_address0(0) => grp_up_sampling2d_fix16_fu_564_input_r_address0(11),
      output_r_address0(8) => grp_pointwise_conv2d_fix_2_fu_538_output_r_address0(13),
      output_r_address0(7 downto 0) => grp_pointwise_conv2d_fix_2_fu_538_output_r_address0(8 downto 1),
      output_r_ce0 => grp_pointwise_conv2d_fix_4_fu_556_output_r_ce0,
      \phi_mul_reg_149_reg[11]_0\(12 downto 2) => grp_pointwise_conv2d_fix_4_fu_556_input_r_address0(13 downto 3),
      \phi_mul_reg_149_reg[11]_0\(1 downto 0) => grp_pointwise_conv2d_fix_4_fu_556_input_r_address0(1 downto 0),
      q0(15 downto 0) => MemBank_A_q0(15 downto 0),
      ram_reg_0(2 downto 0) => grp_pointwise_conv2d_fix_fu_585_output_r_address0(13 downto 11),
      ram_reg_0_0 => MemBank_B_U_n_25,
      ram_reg_0_1 => grp_depthwise_conv2d_fix_2_fu_449_n_16,
      ram_reg_0_10 => grp_pointwise_conv2d_fix_3_fu_507_n_19,
      ram_reg_0_11 => grp_pointwise_conv2d_fix_3_fu_507_n_20,
      ram_reg_0_12(0) => grp_pointwise_conv2d_fix_3_fu_507_output_r_address0(13),
      ram_reg_0_13 => MemBank_B_U_n_38,
      ram_reg_0_14 => MemBank_B_U_n_39,
      ram_reg_0_2 => MemBank_B_U_n_37,
      ram_reg_0_3 => MemBank_B_U_n_24,
      ram_reg_0_4 => MemBank_B_U_n_23,
      ram_reg_0_5 => grp_depthwise_conv2d_fix_2_fu_449_n_17,
      ram_reg_0_6 => MemBank_B_U_n_43,
      ram_reg_0_7 => MemBank_B_U_n_42,
      ram_reg_0_8 => grp_depthwise_conv2d_fix_2_fu_449_n_18,
      ram_reg_0_9 => MemBank_B_U_n_44,
      \ram_reg_0_i_48__0\(0) => grp_pointwise_conv2d_fix_2_fu_538_input_r_address0(2),
      \ram_reg_0_i_48__0_0\(0) => grp_depthwise_conv2d_fix_fu_548_output_r_address0(2),
      ram_reg_1 => grp_pointwise_conv2d_fix_3_fu_507_n_17,
      ram_reg_1_0 => grp_pointwise_conv2d_fix_3_fu_507_n_18,
      ram_reg_2 => grp_pointwise_conv2d_fix_3_fu_507_n_15,
      ram_reg_2_0 => grp_pointwise_conv2d_fix_3_fu_507_n_16,
      ram_reg_2_1 => grp_pointwise_conv2d_fix_1_fu_497_n_5,
      ram_reg_3 => grp_pointwise_conv2d_fix_3_fu_507_n_13,
      ram_reg_3_0 => grp_pointwise_conv2d_fix_3_fu_507_n_14,
      ram_reg_4 => grp_pointwise_conv2d_fix_3_fu_507_n_11,
      ram_reg_4_0 => grp_pointwise_conv2d_fix_3_fu_507_n_12,
      ram_reg_5 => grp_pointwise_conv2d_fix_3_fu_507_n_9,
      ram_reg_5_0 => grp_pointwise_conv2d_fix_3_fu_507_n_10,
      ram_reg_6 => grp_pointwise_conv2d_fix_3_fu_507_n_7,
      ram_reg_6_0 => grp_pointwise_conv2d_fix_3_fu_507_n_8,
      ram_reg_7 => grp_pointwise_conv2d_fix_3_fu_507_n_5,
      ram_reg_7_0 => grp_pointwise_conv2d_fix_3_fu_507_n_6,
      ram_reg_7_1(0) => grp_pointwise_conv2d_fix_fu_585_output_r_ce0,
      trunc_ln42_fu_299_p1(15 downto 0) => trunc_ln42_fu_299_p1(15 downto 0)
    );
grp_pointwise_conv2d_fix_4_fu_556_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_pointwise_conv2d_fix_4_fu_556_n_57,
      Q => grp_pointwise_conv2d_fix_4_fu_556_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_pointwise_conv2d_fix_fu_585: entity work.design_1_network_0_0_pointwise_conv2d_fix
     port map (
      ADDRARDADDR(0) => grp_pointwise_conv2d_fix_fu_585_n_5,
      CO(0) => grp_pointwise_conv2d_fix_fu_585_n_55,
      D(1 downto 0) => ap_NS_fsm(8 downto 7),
      MemBank_A_address01 => MemBank_A_address01,
      Q(5) => \ap_CS_fsm_reg_n_5_[40]\,
      Q(4) => ap_CS_fsm_state34,
      Q(3) => ap_CS_fsm_state26,
      Q(2) => ap_CS_fsm_state8,
      Q(1) => ap_CS_fsm_state7,
      Q(0) => \ap_CS_fsm_reg_n_5_[1]\,
      \add_ln43_reg_402_reg[10]_0\ => grp_pointwise_conv2d_fix_fu_585_n_37,
      \add_ln43_reg_402_reg[13]_0\(2 downto 0) => grp_pointwise_conv2d_fix_fu_585_output_r_address0(13 downto 11),
      \ap_CS_fsm_reg[0]_0\(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[1]_0\ => grp_pointwise_conv2d_fix_fu_585_n_6,
      \ap_CS_fsm_reg[1]_1\ => grp_pointwise_conv2d_fix_fu_585_n_31,
      \ap_CS_fsm_reg[1]_2\ => grp_pointwise_conv2d_fix_fu_585_n_32,
      \ap_CS_fsm_reg[1]_3\ => grp_pointwise_conv2d_fix_fu_585_n_33,
      \ap_CS_fsm_reg[1]_4\ => grp_pointwise_conv2d_fix_fu_585_n_34,
      \ap_CS_fsm_reg[1]_5\(1) => grp_pointwise_conv2d_fix_fu_585_n_35,
      \ap_CS_fsm_reg[1]_5\(0) => grp_pointwise_conv2d_fix_fu_585_n_36,
      \ap_CS_fsm_reg[40]\ => grp_pointwise_conv2d_fix_fu_585_n_17,
      \ap_CS_fsm_reg[40]_0\ => grp_pointwise_conv2d_fix_fu_585_n_22,
      \ap_CS_fsm_reg[40]_1\ => grp_pointwise_conv2d_fix_fu_585_n_23,
      \ap_CS_fsm_reg[40]_2\ => grp_pointwise_conv2d_fix_fu_585_n_24,
      \ap_CS_fsm_reg[40]_3\ => grp_pointwise_conv2d_fix_fu_585_n_25,
      \ap_CS_fsm_reg[40]_4\ => grp_pointwise_conv2d_fix_fu_585_n_26,
      \ap_CS_fsm_reg[40]_5\ => grp_pointwise_conv2d_fix_fu_585_n_27,
      \ap_CS_fsm_reg[40]_6\ => grp_pointwise_conv2d_fix_fu_585_n_28,
      \ap_CS_fsm_reg[40]_7\ => grp_pointwise_conv2d_fix_fu_585_n_29,
      \ap_CS_fsm_reg[40]_8\ => grp_pointwise_conv2d_fix_fu_585_n_30,
      \ap_CS_fsm_reg[4]_0\ => grp_pointwise_conv2d_fix_fu_585_n_16,
      \ap_CS_fsm_reg[6]_0\ => grp_pointwise_conv2d_fix_fu_585_n_38,
      ap_clk => ap_clk,
      grp_pointwise_conv2d_fix_fu_585_ap_start_reg => grp_pointwise_conv2d_fix_fu_585_ap_start_reg,
      i_0_reg_398_reg(6 downto 3) => i_0_reg_398_reg(13 downto 10),
      i_0_reg_398_reg(2 downto 0) => i_0_reg_398_reg(2 downto 0),
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_r_address0(6 downto 0) => grp_pointwise_conv2d_fix_fu_585_input_r_address0(9 downto 3),
      output_r_address0(6 downto 3) => grp_up_sampling2d_fix16_fu_564_output_r_address0(13 downto 10),
      output_r_address0(2 downto 0) => grp_up_sampling2d_fix16_fu_564_output_r_address0(2 downto 0),
      output_r_ce0 => grp_pointwise_conv2d_fix_fu_585_output_r_ce0,
      q0(15 downto 0) => MemBank_A_q0(15 downto 0),
      ram_reg_0 => MemBank_B_U_n_23,
      ram_reg_0_0 => MemBank_B_U_n_24,
      ram_reg_0_1 => MemBank_B_U_n_26,
      ram_reg_0_10 => MemBank_A_U_n_9,
      ram_reg_0_11 => grp_depthwise_conv2d_fix_fu_548_n_34,
      ram_reg_0_12 => MemBank_A_U_n_13,
      ram_reg_0_13 => grp_padding2d_fix16_fu_431_n_6,
      ram_reg_0_14 => MemBank_A_U_n_16,
      ram_reg_0_15 => grp_padding2d_fix16_fu_431_n_19,
      ram_reg_0_16 => MemBank_A_U_n_17,
      ram_reg_0_17 => grp_pointwise_conv2d_fix_4_fu_556_n_8,
      ram_reg_0_18 => MemBank_B_U_n_25,
      ram_reg_0_2 => grp_depthwise_conv2d_fix_1_fu_473_n_5,
      ram_reg_0_3 => grp_depthwise_conv2d_fix_fu_548_n_7,
      ram_reg_0_4 => MemBank_A_U_n_8,
      ram_reg_0_5(1) => grp_up_sampling2d_fix16_fu_564_output_r_ce0,
      ram_reg_0_5(0) => grp_up_sampling2d_fix16_fu_564_input_r_ce0,
      ram_reg_0_6 => grp_depthwise_conv2d_fix_2_fu_449_n_41,
      ram_reg_0_7(9) => \i_1_reg_409_reg_n_5_[9]\,
      ram_reg_0_7(8) => \i_1_reg_409_reg_n_5_[8]\,
      ram_reg_0_7(7) => \i_1_reg_409_reg_n_5_[7]\,
      ram_reg_0_7(6) => \i_1_reg_409_reg_n_5_[6]\,
      ram_reg_0_7(5) => \i_1_reg_409_reg_n_5_[5]\,
      ram_reg_0_7(4) => \i_1_reg_409_reg_n_5_[4]\,
      ram_reg_0_7(3) => \i_1_reg_409_reg_n_5_[3]\,
      ram_reg_0_7(2) => \i_1_reg_409_reg_n_5_[2]\,
      ram_reg_0_7(1) => \i_1_reg_409_reg_n_5_[1]\,
      ram_reg_0_7(0) => \i_1_reg_409_reg_n_5_[0]\,
      ram_reg_0_8(9 downto 0) => grp_up_sampling2d_fix16_fu_564_input_r_address0(9 downto 0),
      ram_reg_0_9 => MemBank_B_U_n_22,
      trunc_ln42_fu_299_p1(15 downto 0) => trunc_ln42_fu_299_p1(15 downto 0)
    );
grp_pointwise_conv2d_fix_fu_585_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_pointwise_conv2d_fix_fu_585_n_38,
      Q => grp_pointwise_conv2d_fix_fu_585_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_up_sampling2d_fix16_fu_564: entity work.design_1_network_0_0_up_sampling2d_fix16
     port map (
      ADDRARDADDR(0) => grp_up_sampling2d_fix16_fu_564_n_5,
      D(3 downto 2) => ap_NS_fsm(34 downto 33),
      D(1 downto 0) => ap_NS_fsm(26 downto 25),
      MemBank_A_address01 => MemBank_A_address01,
      Q(6) => \ap_CS_fsm_reg_n_5_[40]\,
      Q(5) => ap_CS_fsm_state34,
      Q(4) => \ap_CS_fsm_reg_n_5_[32]\,
      Q(3) => ap_CS_fsm_state26,
      Q(2) => \ap_CS_fsm_reg_n_5_[24]\,
      Q(1) => ap_CS_fsm_state8,
      Q(0) => \ap_CS_fsm_reg_n_5_[1]\,
      \ap_CS_fsm_reg[0]_0\(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[1]_0\ => grp_up_sampling2d_fix16_fu_564_n_17,
      \ap_CS_fsm_reg[1]_1\ => grp_up_sampling2d_fix16_fu_564_n_25,
      \ap_CS_fsm_reg[1]_2\ => grp_up_sampling2d_fix16_fu_564_n_26,
      \ap_CS_fsm_reg[1]_3\ => grp_up_sampling2d_fix16_fu_564_n_27,
      \ap_CS_fsm_reg[1]_4\ => grp_up_sampling2d_fix16_fu_564_n_28,
      \ap_CS_fsm_reg[1]_5\ => grp_up_sampling2d_fix16_fu_564_n_29,
      \ap_CS_fsm_reg[1]_6\ => grp_up_sampling2d_fix16_fu_564_n_30,
      \ap_CS_fsm_reg[32]\ => grp_up_sampling2d_fix16_fu_564_n_31,
      \ap_CS_fsm_reg[4]_0\(1) => grp_up_sampling2d_fix16_fu_564_output_r_ce0,
      \ap_CS_fsm_reg[4]_0\(0) => grp_up_sampling2d_fix16_fu_564_input_r_ce0,
      ap_clk => ap_clk,
      grp_up_sampling2d_fix16_fu_564_ap_start_reg => grp_up_sampling2d_fix16_fu_564_ap_start_reg,
      i_0_reg_398_reg(6 downto 0) => i_0_reg_398_reg(9 downto 3),
      input_r_address0(10) => grp_up_sampling2d_fix16_fu_564_input_r_address0(11),
      input_r_address0(9 downto 0) => grp_up_sampling2d_fix16_fu_564_input_r_address0(9 downto 0),
      output_r_address0(6 downto 3) => grp_up_sampling2d_fix16_fu_564_output_r_address0(13 downto 10),
      output_r_address0(2 downto 0) => grp_up_sampling2d_fix16_fu_564_output_r_address0(2 downto 0),
      ram_reg_0 => grp_pointwise_conv2d_fix_fu_585_n_37,
      ram_reg_0_0 => grp_depthwise_conv2d_fix_2_fu_449_n_15,
      ram_reg_0_1(6 downto 0) => grp_pointwise_conv2d_fix_fu_585_input_r_address0(9 downto 3),
      ram_reg_0_2 => MemBank_A_U_n_8
    );
grp_up_sampling2d_fix16_fu_564_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_up_sampling2d_fix16_fu_564_n_31,
      Q => grp_up_sampling2d_fix16_fu_564_ap_start_reg,
      R => ap_rst_n_inv
    );
\i_0_reg_398[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00088808"
    )
        port map (
      I0 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I1 => \ap_CS_fsm_reg_n_5_[1]\,
      I2 => input_data_last_V_0_payload_A,
      I3 => input_data_last_V_0_sel,
      I4 => input_data_last_V_0_payload_B,
      O => sel
    );
\i_0_reg_398[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_0_reg_398_reg(0),
      O => \i_0_reg_398[0]_i_4_n_5\
    );
\i_0_reg_398_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_0_reg_398_reg[0]_i_3_n_12\,
      Q => i_0_reg_398_reg(0),
      R => clear
    );
\i_0_reg_398_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_0_reg_398_reg[0]_i_3_n_5\,
      CO(2) => \i_0_reg_398_reg[0]_i_3_n_6\,
      CO(1) => \i_0_reg_398_reg[0]_i_3_n_7\,
      CO(0) => \i_0_reg_398_reg[0]_i_3_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_0_reg_398_reg[0]_i_3_n_9\,
      O(2) => \i_0_reg_398_reg[0]_i_3_n_10\,
      O(1) => \i_0_reg_398_reg[0]_i_3_n_11\,
      O(0) => \i_0_reg_398_reg[0]_i_3_n_12\,
      S(3 downto 1) => i_0_reg_398_reg(3 downto 1),
      S(0) => \i_0_reg_398[0]_i_4_n_5\
    );
\i_0_reg_398_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_0_reg_398_reg[8]_i_1_n_10\,
      Q => i_0_reg_398_reg(10),
      R => clear
    );
\i_0_reg_398_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_0_reg_398_reg[8]_i_1_n_9\,
      Q => i_0_reg_398_reg(11),
      R => clear
    );
\i_0_reg_398_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_0_reg_398_reg[12]_i_1_n_12\,
      Q => i_0_reg_398_reg(12),
      R => clear
    );
\i_0_reg_398_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_398_reg[8]_i_1_n_5\,
      CO(3 downto 1) => \NLW_i_0_reg_398_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \i_0_reg_398_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_i_0_reg_398_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \i_0_reg_398_reg[12]_i_1_n_11\,
      O(0) => \i_0_reg_398_reg[12]_i_1_n_12\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => i_0_reg_398_reg(13 downto 12)
    );
\i_0_reg_398_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_0_reg_398_reg[12]_i_1_n_11\,
      Q => i_0_reg_398_reg(13),
      R => clear
    );
\i_0_reg_398_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_0_reg_398_reg[0]_i_3_n_11\,
      Q => i_0_reg_398_reg(1),
      R => clear
    );
\i_0_reg_398_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_0_reg_398_reg[0]_i_3_n_10\,
      Q => i_0_reg_398_reg(2),
      R => clear
    );
\i_0_reg_398_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_0_reg_398_reg[0]_i_3_n_9\,
      Q => i_0_reg_398_reg(3),
      R => clear
    );
\i_0_reg_398_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_0_reg_398_reg[4]_i_1_n_12\,
      Q => i_0_reg_398_reg(4),
      R => clear
    );
\i_0_reg_398_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_398_reg[0]_i_3_n_5\,
      CO(3) => \i_0_reg_398_reg[4]_i_1_n_5\,
      CO(2) => \i_0_reg_398_reg[4]_i_1_n_6\,
      CO(1) => \i_0_reg_398_reg[4]_i_1_n_7\,
      CO(0) => \i_0_reg_398_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_0_reg_398_reg[4]_i_1_n_9\,
      O(2) => \i_0_reg_398_reg[4]_i_1_n_10\,
      O(1) => \i_0_reg_398_reg[4]_i_1_n_11\,
      O(0) => \i_0_reg_398_reg[4]_i_1_n_12\,
      S(3 downto 0) => i_0_reg_398_reg(7 downto 4)
    );
\i_0_reg_398_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_0_reg_398_reg[4]_i_1_n_11\,
      Q => i_0_reg_398_reg(5),
      R => clear
    );
\i_0_reg_398_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_0_reg_398_reg[4]_i_1_n_10\,
      Q => i_0_reg_398_reg(6),
      R => clear
    );
\i_0_reg_398_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_0_reg_398_reg[4]_i_1_n_9\,
      Q => i_0_reg_398_reg(7),
      R => clear
    );
\i_0_reg_398_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_0_reg_398_reg[8]_i_1_n_12\,
      Q => i_0_reg_398_reg(8),
      R => clear
    );
\i_0_reg_398_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_398_reg[4]_i_1_n_5\,
      CO(3) => \i_0_reg_398_reg[8]_i_1_n_5\,
      CO(2) => \i_0_reg_398_reg[8]_i_1_n_6\,
      CO(1) => \i_0_reg_398_reg[8]_i_1_n_7\,
      CO(0) => \i_0_reg_398_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_0_reg_398_reg[8]_i_1_n_9\,
      O(2) => \i_0_reg_398_reg[8]_i_1_n_10\,
      O(1) => \i_0_reg_398_reg[8]_i_1_n_11\,
      O(0) => \i_0_reg_398_reg[8]_i_1_n_12\,
      S(3 downto 0) => i_0_reg_398_reg(11 downto 8)
    );
\i_0_reg_398_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_0_reg_398_reg[8]_i_1_n_11\,
      Q => i_0_reg_398_reg(9),
      R => clear
    );
\i_1_reg_409_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => i_3_reg_698(0),
      Q => \i_1_reg_409_reg_n_5_[0]\,
      R => i_1_reg_409
    );
\i_1_reg_409_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => i_3_reg_698(1),
      Q => \i_1_reg_409_reg_n_5_[1]\,
      R => i_1_reg_409
    );
\i_1_reg_409_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => i_3_reg_698(2),
      Q => \i_1_reg_409_reg_n_5_[2]\,
      R => i_1_reg_409
    );
\i_1_reg_409_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => i_3_reg_698(3),
      Q => \i_1_reg_409_reg_n_5_[3]\,
      R => i_1_reg_409
    );
\i_1_reg_409_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => i_3_reg_698(4),
      Q => \i_1_reg_409_reg_n_5_[4]\,
      R => i_1_reg_409
    );
\i_1_reg_409_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => i_3_reg_698(5),
      Q => \i_1_reg_409_reg_n_5_[5]\,
      R => i_1_reg_409
    );
\i_1_reg_409_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => i_3_reg_698(6),
      Q => \i_1_reg_409_reg_n_5_[6]\,
      R => i_1_reg_409
    );
\i_1_reg_409_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => i_3_reg_698(7),
      Q => \i_1_reg_409_reg_n_5_[7]\,
      R => i_1_reg_409
    );
\i_1_reg_409_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => i_3_reg_698(8),
      Q => \i_1_reg_409_reg_n_5_[8]\,
      R => i_1_reg_409
    );
\i_1_reg_409_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => i_3_reg_698(9),
      Q => \i_1_reg_409_reg_n_5_[9]\,
      R => i_1_reg_409
    );
\i_2_reg_420[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln160_fu_647_p2,
      I1 => \ap_CS_fsm_reg_n_5_[40]\,
      O => ap_NS_fsm186_out
    );
\i_2_reg_420[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[44]\,
      I1 => output_data_data_V_1_ack_in,
      O => ap_NS_fsm1
    );
\i_2_reg_420_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_4_reg_716(0),
      Q => i_2_reg_420(0),
      R => ap_NS_fsm186_out
    );
\i_2_reg_420_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_4_reg_716(1),
      Q => i_2_reg_420(1),
      R => ap_NS_fsm186_out
    );
\i_2_reg_420_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_4_reg_716(2),
      Q => i_2_reg_420(2),
      R => ap_NS_fsm186_out
    );
\i_2_reg_420_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_4_reg_716(3),
      Q => i_2_reg_420(3),
      R => ap_NS_fsm186_out
    );
\i_2_reg_420_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_4_reg_716(4),
      Q => i_2_reg_420(4),
      R => ap_NS_fsm186_out
    );
\i_2_reg_420_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_4_reg_716(5),
      Q => i_2_reg_420(5),
      R => ap_NS_fsm186_out
    );
\i_2_reg_420_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_4_reg_716(6),
      Q => i_2_reg_420(6),
      R => ap_NS_fsm186_out
    );
\i_2_reg_420_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_4_reg_716(7),
      Q => i_2_reg_420(7),
      R => ap_NS_fsm186_out
    );
\i_2_reg_420_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_4_reg_716(8),
      Q => i_2_reg_420(8),
      R => ap_NS_fsm186_out
    );
\i_2_reg_420_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_4_reg_716(9),
      Q => i_2_reg_420(9),
      R => ap_NS_fsm186_out
    );
\i_3_reg_698[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_1_reg_409_reg_n_5_[0]\,
      O => i_3_fu_653_p2(0)
    );
\i_3_reg_698[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_1_reg_409_reg_n_5_[0]\,
      I1 => \i_1_reg_409_reg_n_5_[1]\,
      O => i_3_fu_653_p2(1)
    );
\i_3_reg_698[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_1_reg_409_reg_n_5_[0]\,
      I1 => \i_1_reg_409_reg_n_5_[1]\,
      I2 => \i_1_reg_409_reg_n_5_[2]\,
      O => i_3_fu_653_p2(2)
    );
\i_3_reg_698[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_1_reg_409_reg_n_5_[1]\,
      I1 => \i_1_reg_409_reg_n_5_[0]\,
      I2 => \i_1_reg_409_reg_n_5_[2]\,
      I3 => \i_1_reg_409_reg_n_5_[3]\,
      O => i_3_fu_653_p2(3)
    );
\i_3_reg_698[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_1_reg_409_reg_n_5_[2]\,
      I1 => \i_1_reg_409_reg_n_5_[0]\,
      I2 => \i_1_reg_409_reg_n_5_[1]\,
      I3 => \i_1_reg_409_reg_n_5_[3]\,
      I4 => \i_1_reg_409_reg_n_5_[4]\,
      O => i_3_fu_653_p2(4)
    );
\i_3_reg_698[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_1_reg_409_reg_n_5_[3]\,
      I1 => \i_1_reg_409_reg_n_5_[1]\,
      I2 => \i_1_reg_409_reg_n_5_[0]\,
      I3 => \i_1_reg_409_reg_n_5_[2]\,
      I4 => \i_1_reg_409_reg_n_5_[4]\,
      I5 => \i_1_reg_409_reg_n_5_[5]\,
      O => i_3_fu_653_p2(5)
    );
\i_3_reg_698[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_3_reg_698[9]_i_2_n_5\,
      I1 => \i_1_reg_409_reg_n_5_[6]\,
      O => i_3_fu_653_p2(6)
    );
\i_3_reg_698[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_3_reg_698[9]_i_2_n_5\,
      I1 => \i_1_reg_409_reg_n_5_[6]\,
      I2 => \i_1_reg_409_reg_n_5_[7]\,
      O => i_3_fu_653_p2(7)
    );
\i_3_reg_698[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_1_reg_409_reg_n_5_[6]\,
      I1 => \i_3_reg_698[9]_i_2_n_5\,
      I2 => \i_1_reg_409_reg_n_5_[7]\,
      I3 => \i_1_reg_409_reg_n_5_[8]\,
      O => i_3_fu_653_p2(8)
    );
\i_3_reg_698[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_1_reg_409_reg_n_5_[7]\,
      I1 => \i_3_reg_698[9]_i_2_n_5\,
      I2 => \i_1_reg_409_reg_n_5_[6]\,
      I3 => \i_1_reg_409_reg_n_5_[8]\,
      I4 => \i_1_reg_409_reg_n_5_[9]\,
      O => i_3_fu_653_p2(9)
    );
\i_3_reg_698[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \i_1_reg_409_reg_n_5_[5]\,
      I1 => \i_1_reg_409_reg_n_5_[3]\,
      I2 => \i_1_reg_409_reg_n_5_[1]\,
      I3 => \i_1_reg_409_reg_n_5_[0]\,
      I4 => \i_1_reg_409_reg_n_5_[2]\,
      I5 => \i_1_reg_409_reg_n_5_[4]\,
      O => \i_3_reg_698[9]_i_2_n_5\
    );
\i_3_reg_698_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_5_[40]\,
      D => i_3_fu_653_p2(0),
      Q => i_3_reg_698(0),
      R => '0'
    );
\i_3_reg_698_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_5_[40]\,
      D => i_3_fu_653_p2(1),
      Q => i_3_reg_698(1),
      R => '0'
    );
\i_3_reg_698_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_5_[40]\,
      D => i_3_fu_653_p2(2),
      Q => i_3_reg_698(2),
      R => '0'
    );
\i_3_reg_698_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_5_[40]\,
      D => i_3_fu_653_p2(3),
      Q => i_3_reg_698(3),
      R => '0'
    );
\i_3_reg_698_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_5_[40]\,
      D => i_3_fu_653_p2(4),
      Q => i_3_reg_698(4),
      R => '0'
    );
\i_3_reg_698_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_5_[40]\,
      D => i_3_fu_653_p2(5),
      Q => i_3_reg_698(5),
      R => '0'
    );
\i_3_reg_698_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_5_[40]\,
      D => i_3_fu_653_p2(6),
      Q => i_3_reg_698(6),
      R => '0'
    );
\i_3_reg_698_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_5_[40]\,
      D => i_3_fu_653_p2(7),
      Q => i_3_reg_698(7),
      R => '0'
    );
\i_3_reg_698_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_5_[40]\,
      D => i_3_fu_653_p2(8),
      Q => i_3_reg_698(8),
      R => '0'
    );
\i_3_reg_698_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_5_[40]\,
      D => i_3_fu_653_p2(9),
      Q => i_3_reg_698(9),
      R => '0'
    );
\i_4_reg_716[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_2_reg_420(0),
      O => i_4_fu_670_p2(0)
    );
\i_4_reg_716[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_2_reg_420(0),
      I1 => i_2_reg_420(1),
      O => i_4_fu_670_p2(1)
    );
\i_4_reg_716[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_2_reg_420(0),
      I1 => i_2_reg_420(1),
      I2 => i_2_reg_420(2),
      O => i_4_fu_670_p2(2)
    );
\i_4_reg_716[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_2_reg_420(1),
      I1 => i_2_reg_420(0),
      I2 => i_2_reg_420(2),
      I3 => i_2_reg_420(3),
      O => i_4_fu_670_p2(3)
    );
\i_4_reg_716[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_2_reg_420(2),
      I1 => i_2_reg_420(0),
      I2 => i_2_reg_420(1),
      I3 => i_2_reg_420(3),
      I4 => i_2_reg_420(4),
      O => i_4_fu_670_p2(4)
    );
\i_4_reg_716[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => i_2_reg_420(3),
      I1 => i_2_reg_420(1),
      I2 => i_2_reg_420(0),
      I3 => i_2_reg_420(2),
      I4 => i_2_reg_420(4),
      I5 => i_2_reg_420(5),
      O => i_4_fu_670_p2(5)
    );
\i_4_reg_716[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_4_reg_716[9]_i_2_n_5\,
      I1 => i_2_reg_420(6),
      O => i_4_fu_670_p2(6)
    );
\i_4_reg_716[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_4_reg_716[9]_i_2_n_5\,
      I1 => i_2_reg_420(6),
      I2 => i_2_reg_420(7),
      O => i_4_fu_670_p2(7)
    );
\i_4_reg_716[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_2_reg_420(6),
      I1 => \i_4_reg_716[9]_i_2_n_5\,
      I2 => i_2_reg_420(7),
      I3 => i_2_reg_420(8),
      O => i_4_fu_670_p2(8)
    );
\i_4_reg_716[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_2_reg_420(7),
      I1 => \i_4_reg_716[9]_i_2_n_5\,
      I2 => i_2_reg_420(6),
      I3 => i_2_reg_420(8),
      I4 => i_2_reg_420(9),
      O => i_4_fu_670_p2(9)
    );
\i_4_reg_716[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => i_2_reg_420(5),
      I1 => i_2_reg_420(3),
      I2 => i_2_reg_420(1),
      I3 => i_2_reg_420(0),
      I4 => i_2_reg_420(2),
      I5 => i_2_reg_420(4),
      O => \i_4_reg_716[9]_i_2_n_5\
    );
\i_4_reg_716_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state43,
      D => i_4_fu_670_p2(0),
      Q => i_4_reg_716(0),
      R => '0'
    );
\i_4_reg_716_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state43,
      D => i_4_fu_670_p2(1),
      Q => i_4_reg_716(1),
      R => '0'
    );
\i_4_reg_716_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state43,
      D => i_4_fu_670_p2(2),
      Q => i_4_reg_716(2),
      R => '0'
    );
\i_4_reg_716_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state43,
      D => i_4_fu_670_p2(3),
      Q => i_4_reg_716(3),
      R => '0'
    );
\i_4_reg_716_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state43,
      D => i_4_fu_670_p2(4),
      Q => i_4_reg_716(4),
      R => '0'
    );
\i_4_reg_716_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state43,
      D => i_4_fu_670_p2(5),
      Q => i_4_reg_716(5),
      R => '0'
    );
\i_4_reg_716_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state43,
      D => i_4_fu_670_p2(6),
      Q => i_4_reg_716(6),
      R => '0'
    );
\i_4_reg_716_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state43,
      D => i_4_fu_670_p2(7),
      Q => i_4_reg_716(7),
      R => '0'
    );
\i_4_reg_716_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state43,
      D => i_4_fu_670_p2(8),
      Q => i_4_reg_716(8),
      R => '0'
    );
\i_4_reg_716_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state43,
      D => i_4_fu_670_p2(9),
      Q => i_4_reg_716(9),
      R => '0'
    );
\input_data_data_V_0_payload_A[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => input_data_data_V_0_sel_wr,
      I1 => \input_data_data_V_0_state_reg_n_5_[1]\,
      I2 => \input_data_data_V_0_state_reg_n_5_[0]\,
      O => input_data_data_V_0_load_A
    );
\input_data_data_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_data_data_V_0_load_A,
      D => input_data_TDATA(0),
      Q => input_data_data_V_0_payload_A(0),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_data_data_V_0_load_A,
      D => input_data_TDATA(10),
      Q => input_data_data_V_0_payload_A(10),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_data_data_V_0_load_A,
      D => input_data_TDATA(11),
      Q => input_data_data_V_0_payload_A(11),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_data_data_V_0_load_A,
      D => input_data_TDATA(12),
      Q => input_data_data_V_0_payload_A(12),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_data_data_V_0_load_A,
      D => input_data_TDATA(13),
      Q => input_data_data_V_0_payload_A(13),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_data_data_V_0_load_A,
      D => input_data_TDATA(14),
      Q => input_data_data_V_0_payload_A(14),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_data_data_V_0_load_A,
      D => input_data_TDATA(15),
      Q => input_data_data_V_0_payload_A(15),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_data_data_V_0_load_A,
      D => input_data_TDATA(1),
      Q => input_data_data_V_0_payload_A(1),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_data_data_V_0_load_A,
      D => input_data_TDATA(2),
      Q => input_data_data_V_0_payload_A(2),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_data_data_V_0_load_A,
      D => input_data_TDATA(3),
      Q => input_data_data_V_0_payload_A(3),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_data_data_V_0_load_A,
      D => input_data_TDATA(4),
      Q => input_data_data_V_0_payload_A(4),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_data_data_V_0_load_A,
      D => input_data_TDATA(5),
      Q => input_data_data_V_0_payload_A(5),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_data_data_V_0_load_A,
      D => input_data_TDATA(6),
      Q => input_data_data_V_0_payload_A(6),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_data_data_V_0_load_A,
      D => input_data_TDATA(7),
      Q => input_data_data_V_0_payload_A(7),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_data_data_V_0_load_A,
      D => input_data_TDATA(8),
      Q => input_data_data_V_0_payload_A(8),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_data_data_V_0_load_A,
      D => input_data_TDATA(9),
      Q => input_data_data_V_0_payload_A(9),
      R => '0'
    );
\input_data_data_V_0_payload_B[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => input_data_data_V_0_sel_wr,
      I1 => \input_data_data_V_0_state_reg_n_5_[1]\,
      I2 => \input_data_data_V_0_state_reg_n_5_[0]\,
      O => input_data_data_V_0_load_B
    );
\input_data_data_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_data_data_V_0_load_B,
      D => input_data_TDATA(0),
      Q => input_data_data_V_0_payload_B(0),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_data_data_V_0_load_B,
      D => input_data_TDATA(10),
      Q => input_data_data_V_0_payload_B(10),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_data_data_V_0_load_B,
      D => input_data_TDATA(11),
      Q => input_data_data_V_0_payload_B(11),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_data_data_V_0_load_B,
      D => input_data_TDATA(12),
      Q => input_data_data_V_0_payload_B(12),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_data_data_V_0_load_B,
      D => input_data_TDATA(13),
      Q => input_data_data_V_0_payload_B(13),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_data_data_V_0_load_B,
      D => input_data_TDATA(14),
      Q => input_data_data_V_0_payload_B(14),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_data_data_V_0_load_B,
      D => input_data_TDATA(15),
      Q => input_data_data_V_0_payload_B(15),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_data_data_V_0_load_B,
      D => input_data_TDATA(1),
      Q => input_data_data_V_0_payload_B(1),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_data_data_V_0_load_B,
      D => input_data_TDATA(2),
      Q => input_data_data_V_0_payload_B(2),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_data_data_V_0_load_B,
      D => input_data_TDATA(3),
      Q => input_data_data_V_0_payload_B(3),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_data_data_V_0_load_B,
      D => input_data_TDATA(4),
      Q => input_data_data_V_0_payload_B(4),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_data_data_V_0_load_B,
      D => input_data_TDATA(5),
      Q => input_data_data_V_0_payload_B(5),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_data_data_V_0_load_B,
      D => input_data_TDATA(6),
      Q => input_data_data_V_0_payload_B(6),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_data_data_V_0_load_B,
      D => input_data_TDATA(7),
      Q => input_data_data_V_0_payload_B(7),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_data_data_V_0_load_B,
      D => input_data_TDATA(8),
      Q => input_data_data_V_0_payload_B(8),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_data_data_V_0_load_B,
      D => input_data_TDATA(9),
      Q => input_data_data_V_0_payload_B(9),
      R => '0'
    );
input_data_data_V_0_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I1 => \ap_CS_fsm_reg_n_5_[1]\,
      I2 => input_data_data_V_0_sel,
      O => input_data_data_V_0_sel_rd_i_1_n_5
    );
input_data_data_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_data_V_0_sel_rd_i_1_n_5,
      Q => input_data_data_V_0_sel,
      R => ap_rst_n_inv
    );
input_data_data_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_data_TVALID,
      I1 => \input_data_data_V_0_state_reg_n_5_[1]\,
      I2 => input_data_data_V_0_sel_wr,
      O => input_data_data_V_0_sel_wr_i_1_n_5
    );
input_data_data_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_data_V_0_sel_wr_i_1_n_5,
      Q => input_data_data_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\input_data_data_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A820A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \input_data_data_V_0_state_reg_n_5_[1]\,
      I2 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I3 => \ap_CS_fsm_reg_n_5_[1]\,
      I4 => input_data_TVALID,
      O => \input_data_data_V_0_state[0]_i_1_n_5\
    );
\input_data_data_V_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3FB"
    )
        port map (
      I0 => \input_data_data_V_0_state_reg_n_5_[1]\,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => \ap_CS_fsm_reg_n_5_[1]\,
      I3 => input_data_TVALID,
      O => input_data_data_V_0_state(1)
    );
\input_data_data_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_data_V_0_state[0]_i_1_n_5\,
      Q => \input_data_data_V_0_state_reg_n_5_[0]\,
      R => '0'
    );
\input_data_data_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_data_V_0_state(1),
      Q => \input_data_data_V_0_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\input_data_dest_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => input_data_TDEST(0),
      I1 => input_data_dest_V_0_sel_wr,
      I2 => \^input_data_tready\,
      I3 => \input_data_dest_V_0_state_reg_n_5_[0]\,
      I4 => input_data_dest_V_0_payload_A,
      O => \input_data_dest_V_0_payload_A[0]_i_1_n_5\
    );
\input_data_dest_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_dest_V_0_payload_A[0]_i_1_n_5\,
      Q => input_data_dest_V_0_payload_A,
      R => '0'
    );
\input_data_dest_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => input_data_TDEST(0),
      I1 => input_data_dest_V_0_sel_wr,
      I2 => \^input_data_tready\,
      I3 => \input_data_dest_V_0_state_reg_n_5_[0]\,
      I4 => input_data_dest_V_0_payload_B,
      O => \input_data_dest_V_0_payload_B[0]_i_1_n_5\
    );
\input_data_dest_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_dest_V_0_payload_B[0]_i_1_n_5\,
      Q => input_data_dest_V_0_payload_B,
      R => '0'
    );
input_data_dest_V_0_sel_rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[1]\,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_dest_V_0_state_reg_n_5_[0]\,
      I3 => input_data_dest_V_0_sel,
      O => input_data_dest_V_0_sel_rd_i_1_n_5
    );
input_data_dest_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_dest_V_0_sel_rd_i_1_n_5,
      Q => input_data_dest_V_0_sel,
      R => ap_rst_n_inv
    );
input_data_dest_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_data_TVALID,
      I1 => \^input_data_tready\,
      I2 => input_data_dest_V_0_sel_wr,
      O => input_data_dest_V_0_sel_wr_i_1_n_5
    );
input_data_dest_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_dest_V_0_sel_wr_i_1_n_5,
      Q => input_data_dest_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\input_data_dest_V_0_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \ap_CS_fsm_reg_n_5_[1]\,
      I2 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I3 => input_data_TVALID,
      I4 => \^input_data_tready\,
      I5 => \input_data_dest_V_0_state_reg_n_5_[0]\,
      O => \input_data_dest_V_0_state[0]_i_1_n_5\
    );
\input_data_dest_V_0_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F88FFFF"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[1]\,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => input_data_TVALID,
      I3 => \^input_data_tready\,
      I4 => \input_data_dest_V_0_state_reg_n_5_[0]\,
      O => input_data_dest_V_0_state(1)
    );
\input_data_dest_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_dest_V_0_state[0]_i_1_n_5\,
      Q => \input_data_dest_V_0_state_reg_n_5_[0]\,
      R => '0'
    );
\input_data_dest_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_dest_V_0_state(1),
      Q => \^input_data_tready\,
      R => ap_rst_n_inv
    );
\input_data_id_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => input_data_TID(0),
      I1 => \input_data_id_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_id_V_0_state_reg_n_5_[1]\,
      I3 => input_data_id_V_0_sel_wr,
      I4 => input_data_id_V_0_payload_A,
      O => \input_data_id_V_0_payload_A[0]_i_1_n_5\
    );
\input_data_id_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_id_V_0_payload_A[0]_i_1_n_5\,
      Q => input_data_id_V_0_payload_A,
      R => '0'
    );
\input_data_id_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => input_data_TID(0),
      I1 => input_data_id_V_0_sel_wr,
      I2 => \input_data_id_V_0_state_reg_n_5_[0]\,
      I3 => \input_data_id_V_0_state_reg_n_5_[1]\,
      I4 => input_data_id_V_0_payload_B,
      O => \input_data_id_V_0_payload_B[0]_i_1_n_5\
    );
\input_data_id_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_id_V_0_payload_B[0]_i_1_n_5\,
      Q => input_data_id_V_0_payload_B,
      R => '0'
    );
input_data_id_V_0_sel_rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[1]\,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_id_V_0_state_reg_n_5_[0]\,
      I3 => input_data_id_V_0_sel,
      O => input_data_id_V_0_sel_rd_i_1_n_5
    );
input_data_id_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_id_V_0_sel_rd_i_1_n_5,
      Q => input_data_id_V_0_sel,
      R => ap_rst_n_inv
    );
input_data_id_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_data_TVALID,
      I1 => \input_data_id_V_0_state_reg_n_5_[1]\,
      I2 => input_data_id_V_0_sel_wr,
      O => input_data_id_V_0_sel_wr_i_1_n_5
    );
input_data_id_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_id_V_0_sel_wr_i_1_n_5,
      Q => input_data_id_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\input_data_id_V_0_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA002A00AA00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => \ap_CS_fsm_reg_n_5_[1]\,
      I3 => \input_data_id_V_0_state_reg_n_5_[0]\,
      I4 => \input_data_id_V_0_state_reg_n_5_[1]\,
      I5 => input_data_TVALID,
      O => \input_data_id_V_0_state[0]_i_1_n_5\
    );
\input_data_id_V_0_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8FFF8F"
    )
        port map (
      I0 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I1 => \ap_CS_fsm_reg_n_5_[1]\,
      I2 => \input_data_id_V_0_state_reg_n_5_[0]\,
      I3 => \input_data_id_V_0_state_reg_n_5_[1]\,
      I4 => input_data_TVALID,
      O => input_data_id_V_0_state(1)
    );
\input_data_id_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_id_V_0_state[0]_i_1_n_5\,
      Q => \input_data_id_V_0_state_reg_n_5_[0]\,
      R => '0'
    );
\input_data_id_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_id_V_0_state(1),
      Q => \input_data_id_V_0_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\input_data_keep_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => input_data_TKEEP(0),
      I1 => \input_data_keep_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_keep_V_0_state_reg_n_5_[1]\,
      I3 => input_data_keep_V_0_sel_wr,
      I4 => input_data_keep_V_0_payload_A(0),
      O => \input_data_keep_V_0_payload_A[0]_i_1_n_5\
    );
\input_data_keep_V_0_payload_A[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => input_data_TKEEP(1),
      I1 => \input_data_keep_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_keep_V_0_state_reg_n_5_[1]\,
      I3 => input_data_keep_V_0_sel_wr,
      I4 => input_data_keep_V_0_payload_A(1),
      O => \input_data_keep_V_0_payload_A[1]_i_1_n_5\
    );
\input_data_keep_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_keep_V_0_payload_A[0]_i_1_n_5\,
      Q => input_data_keep_V_0_payload_A(0),
      R => '0'
    );
\input_data_keep_V_0_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_keep_V_0_payload_A[1]_i_1_n_5\,
      Q => input_data_keep_V_0_payload_A(1),
      R => '0'
    );
\input_data_keep_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => input_data_TKEEP(0),
      I1 => input_data_keep_V_0_sel_wr,
      I2 => \input_data_keep_V_0_state_reg_n_5_[0]\,
      I3 => \input_data_keep_V_0_state_reg_n_5_[1]\,
      I4 => input_data_keep_V_0_payload_B(0),
      O => \input_data_keep_V_0_payload_B[0]_i_1_n_5\
    );
\input_data_keep_V_0_payload_B[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => input_data_TKEEP(1),
      I1 => input_data_keep_V_0_sel_wr,
      I2 => \input_data_keep_V_0_state_reg_n_5_[0]\,
      I3 => \input_data_keep_V_0_state_reg_n_5_[1]\,
      I4 => input_data_keep_V_0_payload_B(1),
      O => \input_data_keep_V_0_payload_B[1]_i_1_n_5\
    );
\input_data_keep_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_keep_V_0_payload_B[0]_i_1_n_5\,
      Q => input_data_keep_V_0_payload_B(0),
      R => '0'
    );
\input_data_keep_V_0_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_keep_V_0_payload_B[1]_i_1_n_5\,
      Q => input_data_keep_V_0_payload_B(1),
      R => '0'
    );
input_data_keep_V_0_sel_rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[1]\,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_keep_V_0_state_reg_n_5_[0]\,
      I3 => input_data_keep_V_0_sel,
      O => input_data_keep_V_0_sel_rd_i_1_n_5
    );
input_data_keep_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_keep_V_0_sel_rd_i_1_n_5,
      Q => input_data_keep_V_0_sel,
      R => ap_rst_n_inv
    );
input_data_keep_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_data_TVALID,
      I1 => \input_data_keep_V_0_state_reg_n_5_[1]\,
      I2 => input_data_keep_V_0_sel_wr,
      O => input_data_keep_V_0_sel_wr_i_1_n_5
    );
input_data_keep_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_keep_V_0_sel_wr_i_1_n_5,
      Q => input_data_keep_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\input_data_keep_V_0_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA002A00AA00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => \ap_CS_fsm_reg_n_5_[1]\,
      I3 => \input_data_keep_V_0_state_reg_n_5_[0]\,
      I4 => \input_data_keep_V_0_state_reg_n_5_[1]\,
      I5 => input_data_TVALID,
      O => \input_data_keep_V_0_state[0]_i_1_n_5\
    );
\input_data_keep_V_0_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8FFF8F"
    )
        port map (
      I0 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I1 => \ap_CS_fsm_reg_n_5_[1]\,
      I2 => \input_data_keep_V_0_state_reg_n_5_[0]\,
      I3 => \input_data_keep_V_0_state_reg_n_5_[1]\,
      I4 => input_data_TVALID,
      O => input_data_keep_V_0_state(1)
    );
\input_data_keep_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_keep_V_0_state[0]_i_1_n_5\,
      Q => \input_data_keep_V_0_state_reg_n_5_[0]\,
      R => '0'
    );
\input_data_keep_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_keep_V_0_state(1),
      Q => \input_data_keep_V_0_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\input_data_last_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => input_data_TLAST(0),
      I1 => \input_data_last_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_last_V_0_state_reg_n_5_[1]\,
      I3 => input_data_last_V_0_sel_wr,
      I4 => input_data_last_V_0_payload_A,
      O => \input_data_last_V_0_payload_A[0]_i_1_n_5\
    );
\input_data_last_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_last_V_0_payload_A[0]_i_1_n_5\,
      Q => input_data_last_V_0_payload_A,
      R => '0'
    );
\input_data_last_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => input_data_TLAST(0),
      I1 => input_data_last_V_0_sel_wr,
      I2 => \input_data_last_V_0_state_reg_n_5_[0]\,
      I3 => \input_data_last_V_0_state_reg_n_5_[1]\,
      I4 => input_data_last_V_0_payload_B,
      O => \input_data_last_V_0_payload_B[0]_i_1_n_5\
    );
\input_data_last_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_last_V_0_payload_B[0]_i_1_n_5\,
      Q => input_data_last_V_0_payload_B,
      R => '0'
    );
input_data_last_V_0_sel_rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[1]\,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_last_V_0_state_reg_n_5_[0]\,
      I3 => input_data_last_V_0_sel,
      O => input_data_last_V_0_sel_rd_i_1_n_5
    );
input_data_last_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_last_V_0_sel_rd_i_1_n_5,
      Q => input_data_last_V_0_sel,
      R => ap_rst_n_inv
    );
input_data_last_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_data_TVALID,
      I1 => \input_data_last_V_0_state_reg_n_5_[1]\,
      I2 => input_data_last_V_0_sel_wr,
      O => input_data_last_V_0_sel_wr_i_1_n_5
    );
input_data_last_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_last_V_0_sel_wr_i_1_n_5,
      Q => input_data_last_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\input_data_last_V_0_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA002A00AA00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => \ap_CS_fsm_reg_n_5_[1]\,
      I3 => \input_data_last_V_0_state_reg_n_5_[0]\,
      I4 => \input_data_last_V_0_state_reg_n_5_[1]\,
      I5 => input_data_TVALID,
      O => \input_data_last_V_0_state[0]_i_1_n_5\
    );
\input_data_last_V_0_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8FFF8F"
    )
        port map (
      I0 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I1 => \ap_CS_fsm_reg_n_5_[1]\,
      I2 => \input_data_last_V_0_state_reg_n_5_[0]\,
      I3 => \input_data_last_V_0_state_reg_n_5_[1]\,
      I4 => input_data_TVALID,
      O => input_data_last_V_0_state(1)
    );
\input_data_last_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_last_V_0_state[0]_i_1_n_5\,
      Q => \input_data_last_V_0_state_reg_n_5_[0]\,
      R => '0'
    );
\input_data_last_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_last_V_0_state(1),
      Q => \input_data_last_V_0_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\input_data_strb_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => input_data_TSTRB(0),
      I1 => \input_data_strb_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_strb_V_0_state_reg_n_5_[1]\,
      I3 => input_data_strb_V_0_sel_wr,
      I4 => input_data_strb_V_0_payload_A(0),
      O => \input_data_strb_V_0_payload_A[0]_i_1_n_5\
    );
\input_data_strb_V_0_payload_A[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => input_data_TSTRB(1),
      I1 => \input_data_strb_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_strb_V_0_state_reg_n_5_[1]\,
      I3 => input_data_strb_V_0_sel_wr,
      I4 => input_data_strb_V_0_payload_A(1),
      O => \input_data_strb_V_0_payload_A[1]_i_1_n_5\
    );
\input_data_strb_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_strb_V_0_payload_A[0]_i_1_n_5\,
      Q => input_data_strb_V_0_payload_A(0),
      R => '0'
    );
\input_data_strb_V_0_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_strb_V_0_payload_A[1]_i_1_n_5\,
      Q => input_data_strb_V_0_payload_A(1),
      R => '0'
    );
\input_data_strb_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => input_data_TSTRB(0),
      I1 => input_data_strb_V_0_sel_wr,
      I2 => \input_data_strb_V_0_state_reg_n_5_[0]\,
      I3 => \input_data_strb_V_0_state_reg_n_5_[1]\,
      I4 => input_data_strb_V_0_payload_B(0),
      O => \input_data_strb_V_0_payload_B[0]_i_1_n_5\
    );
\input_data_strb_V_0_payload_B[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => input_data_TSTRB(1),
      I1 => input_data_strb_V_0_sel_wr,
      I2 => \input_data_strb_V_0_state_reg_n_5_[0]\,
      I3 => \input_data_strb_V_0_state_reg_n_5_[1]\,
      I4 => input_data_strb_V_0_payload_B(1),
      O => \input_data_strb_V_0_payload_B[1]_i_1_n_5\
    );
\input_data_strb_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_strb_V_0_payload_B[0]_i_1_n_5\,
      Q => input_data_strb_V_0_payload_B(0),
      R => '0'
    );
\input_data_strb_V_0_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_strb_V_0_payload_B[1]_i_1_n_5\,
      Q => input_data_strb_V_0_payload_B(1),
      R => '0'
    );
input_data_strb_V_0_sel_rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[1]\,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_strb_V_0_state_reg_n_5_[0]\,
      I3 => input_data_strb_V_0_sel,
      O => input_data_strb_V_0_sel_rd_i_1_n_5
    );
input_data_strb_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_strb_V_0_sel_rd_i_1_n_5,
      Q => input_data_strb_V_0_sel,
      R => ap_rst_n_inv
    );
input_data_strb_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_data_TVALID,
      I1 => \input_data_strb_V_0_state_reg_n_5_[1]\,
      I2 => input_data_strb_V_0_sel_wr,
      O => input_data_strb_V_0_sel_wr_i_1_n_5
    );
input_data_strb_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_strb_V_0_sel_wr_i_1_n_5,
      Q => input_data_strb_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\input_data_strb_V_0_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA002A00AA00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => \ap_CS_fsm_reg_n_5_[1]\,
      I3 => \input_data_strb_V_0_state_reg_n_5_[0]\,
      I4 => \input_data_strb_V_0_state_reg_n_5_[1]\,
      I5 => input_data_TVALID,
      O => \input_data_strb_V_0_state[0]_i_1_n_5\
    );
\input_data_strb_V_0_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8FFF8F"
    )
        port map (
      I0 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I1 => \ap_CS_fsm_reg_n_5_[1]\,
      I2 => \input_data_strb_V_0_state_reg_n_5_[0]\,
      I3 => \input_data_strb_V_0_state_reg_n_5_[1]\,
      I4 => input_data_TVALID,
      O => input_data_strb_V_0_state(1)
    );
\input_data_strb_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_strb_V_0_state[0]_i_1_n_5\,
      Q => \input_data_strb_V_0_state_reg_n_5_[0]\,
      R => '0'
    );
\input_data_strb_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_strb_V_0_state(1),
      Q => \input_data_strb_V_0_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\input_data_user_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => input_data_TUSER(0),
      I1 => \input_data_user_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_user_V_0_state_reg_n_5_[1]\,
      I3 => input_data_user_V_0_sel_wr,
      I4 => input_data_user_V_0_payload_A,
      O => \input_data_user_V_0_payload_A[0]_i_1_n_5\
    );
\input_data_user_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_user_V_0_payload_A[0]_i_1_n_5\,
      Q => input_data_user_V_0_payload_A,
      R => '0'
    );
\input_data_user_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => input_data_TUSER(0),
      I1 => input_data_user_V_0_sel_wr,
      I2 => \input_data_user_V_0_state_reg_n_5_[0]\,
      I3 => \input_data_user_V_0_state_reg_n_5_[1]\,
      I4 => input_data_user_V_0_payload_B,
      O => \input_data_user_V_0_payload_B[0]_i_1_n_5\
    );
\input_data_user_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_user_V_0_payload_B[0]_i_1_n_5\,
      Q => input_data_user_V_0_payload_B,
      R => '0'
    );
input_data_user_V_0_sel_rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[1]\,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_user_V_0_state_reg_n_5_[0]\,
      I3 => input_data_user_V_0_sel,
      O => input_data_user_V_0_sel_rd_i_1_n_5
    );
input_data_user_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_user_V_0_sel_rd_i_1_n_5,
      Q => input_data_user_V_0_sel,
      R => ap_rst_n_inv
    );
input_data_user_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_data_TVALID,
      I1 => \input_data_user_V_0_state_reg_n_5_[1]\,
      I2 => input_data_user_V_0_sel_wr,
      O => input_data_user_V_0_sel_wr_i_1_n_5
    );
input_data_user_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_user_V_0_sel_wr_i_1_n_5,
      Q => input_data_user_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\input_data_user_V_0_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA002A00AA00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => \ap_CS_fsm_reg_n_5_[1]\,
      I3 => \input_data_user_V_0_state_reg_n_5_[0]\,
      I4 => \input_data_user_V_0_state_reg_n_5_[1]\,
      I5 => input_data_TVALID,
      O => \input_data_user_V_0_state[0]_i_1_n_5\
    );
\input_data_user_V_0_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8FFF8F"
    )
        port map (
      I0 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I1 => \ap_CS_fsm_reg_n_5_[1]\,
      I2 => \input_data_user_V_0_state_reg_n_5_[0]\,
      I3 => \input_data_user_V_0_state_reg_n_5_[1]\,
      I4 => input_data_TVALID,
      O => input_data_user_V_0_state(1)
    );
\input_data_user_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_user_V_0_state[0]_i_1_n_5\,
      Q => \input_data_user_V_0_state_reg_n_5_[0]\,
      R => '0'
    );
\input_data_user_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_user_V_0_state(1),
      Q => \input_data_user_V_0_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\mul_ln11_reg_728[6]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state20,
      O => \mul_ln11_reg_728[6]_i_12_n_5\
    );
\mul_ln11_reg_728[6]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state20,
      O => \mul_ln11_reg_728[6]_i_8_n_5\
    );
network_AXILiteS_s_axi_U: entity work.design_1_network_0_0_network_AXILiteS_s_axi
     port map (
      D(1 downto 0) => ap_NS_fsm(1 downto 0),
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_AXILiteS_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_AXILiteS_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_AXILiteS_WREADY,
      Q(2) => \ap_CS_fsm_reg_n_5_[45]\,
      Q(1) => \ap_CS_fsm_reg_n_5_[1]\,
      Q(0) => \ap_CS_fsm_reg_n_5_[0]\,
      \ap_CS_fsm_reg[1]\ => \input_data_data_V_0_state_reg_n_5_[0]\,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0(0) => ap_rst_n_inv,
      clear => clear,
      input_data_last_V_tm_fu_626_p1 => input_data_last_V_tm_fu_626_p1,
      int_ap_ready_i_5_0 => \output_data_keep_V_1_state_reg_n_5_[1]\,
      int_ap_ready_i_5_1 => \output_data_keep_V_1_state_reg_n_5_[0]\,
      int_ap_ready_i_5_2 => \output_data_strb_V_1_state_reg_n_5_[1]\,
      int_ap_ready_i_5_3 => \output_data_strb_V_1_state_reg_n_5_[0]\,
      int_ap_ready_i_5_4 => \output_data_user_V_1_state_reg_n_5_[1]\,
      int_ap_ready_i_5_5 => \output_data_user_V_1_state_reg_n_5_[0]\,
      int_ap_ready_i_5_6 => \output_data_last_V_1_state_reg_n_5_[1]\,
      int_ap_ready_i_5_7 => \output_data_last_V_1_state_reg_n_5_[0]\,
      int_ap_ready_reg_0 => \output_data_dest_V_1_state_reg_n_5_[1]\,
      int_ap_ready_reg_1 => \^output_data_tvalid\,
      int_ap_ready_reg_2 => \output_data_data_V_1_state_reg_n_5_[0]\,
      int_ap_ready_reg_3 => \output_data_id_V_1_state_reg_n_5_[1]\,
      int_ap_ready_reg_4 => \output_data_id_V_1_state_reg_n_5_[0]\,
      interrupt => interrupt,
      output_data_TREADY => output_data_TREADY,
      output_data_data_V_1_ack_in => output_data_data_V_1_ack_in,
      s_axi_AXILiteS_ARADDR(4 downto 0) => s_axi_AXILiteS_ARADDR(4 downto 0),
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(4 downto 0) => s_axi_AXILiteS_AWADDR(4 downto 0),
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BVALID => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_RDATA(4) => \^s_axi_axilites_rdata\(7),
      s_axi_AXILiteS_RDATA(3 downto 0) => \^s_axi_axilites_rdata\(3 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(2) => s_axi_AXILiteS_WDATA(7),
      s_axi_AXILiteS_WDATA(1 downto 0) => s_axi_AXILiteS_WDATA(1 downto 0),
      s_axi_AXILiteS_WSTRB(0) => s_axi_AXILiteS_WSTRB(0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID
    );
\output_data_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(0),
      I1 => output_data_data_V_1_payload_A(0),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(0)
    );
\output_data_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(10),
      I1 => output_data_data_V_1_payload_A(10),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(10)
    );
\output_data_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(11),
      I1 => output_data_data_V_1_payload_A(11),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(11)
    );
\output_data_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(12),
      I1 => output_data_data_V_1_payload_A(12),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(12)
    );
\output_data_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(13),
      I1 => output_data_data_V_1_payload_A(13),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(13)
    );
\output_data_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(14),
      I1 => output_data_data_V_1_payload_A(14),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(14)
    );
\output_data_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(15),
      I1 => output_data_data_V_1_payload_A(15),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(15)
    );
\output_data_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(1),
      I1 => output_data_data_V_1_payload_A(1),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(1)
    );
\output_data_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(2),
      I1 => output_data_data_V_1_payload_A(2),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(2)
    );
\output_data_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(3),
      I1 => output_data_data_V_1_payload_A(3),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(3)
    );
\output_data_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(4),
      I1 => output_data_data_V_1_payload_A(4),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(4)
    );
\output_data_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(5),
      I1 => output_data_data_V_1_payload_A(5),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(5)
    );
\output_data_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(6),
      I1 => output_data_data_V_1_payload_A(6),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(6)
    );
\output_data_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(7),
      I1 => output_data_data_V_1_payload_A(7),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(7)
    );
\output_data_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(8),
      I1 => output_data_data_V_1_payload_A(8),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(8)
    );
\output_data_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(9),
      I1 => output_data_data_V_1_payload_A(9),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(9)
    );
\output_data_TDEST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_dest_V_1_payload_B,
      I1 => output_data_dest_V_1_payload_A,
      I2 => output_data_dest_V_1_sel,
      O => output_data_TDEST(0)
    );
\output_data_TID[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_id_V_1_payload_B,
      I1 => output_data_id_V_1_payload_A,
      I2 => output_data_id_V_1_sel,
      O => output_data_TID(0)
    );
\output_data_TKEEP[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_keep_V_1_payload_B(0),
      I1 => output_data_keep_V_1_payload_A(0),
      I2 => output_data_keep_V_1_sel,
      O => output_data_TKEEP(0)
    );
\output_data_TKEEP[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_keep_V_1_payload_B(1),
      I1 => output_data_keep_V_1_payload_A(1),
      I2 => output_data_keep_V_1_sel,
      O => output_data_TKEEP(1)
    );
\output_data_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_last_V_1_payload_B,
      I1 => output_data_last_V_1_payload_A,
      I2 => output_data_last_V_1_sel,
      O => output_data_TLAST(0)
    );
\output_data_TSTRB[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_strb_V_1_payload_B(0),
      I1 => output_data_strb_V_1_payload_A(0),
      I2 => output_data_strb_V_1_sel,
      O => output_data_TSTRB(0)
    );
\output_data_TSTRB[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_strb_V_1_payload_B(1),
      I1 => output_data_strb_V_1_payload_A(1),
      I2 => output_data_strb_V_1_sel,
      O => output_data_TSTRB(1)
    );
\output_data_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_user_V_1_payload_B,
      I1 => output_data_user_V_1_payload_A,
      I2 => output_data_user_V_1_sel,
      O => output_data_TUSER(0)
    );
\output_data_data_V_1_payload_A[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \output_data_data_V_1_state_reg_n_5_[0]\,
      I1 => output_data_data_V_1_ack_in,
      I2 => output_data_data_V_1_sel_wr,
      O => output_data_data_V_1_load_A
    );
\output_data_data_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_A,
      D => MemBank_Out_q0(0),
      Q => output_data_data_V_1_payload_A(0),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_A,
      D => MemBank_Out_q0(10),
      Q => output_data_data_V_1_payload_A(10),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_A,
      D => MemBank_Out_q0(11),
      Q => output_data_data_V_1_payload_A(11),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_A,
      D => MemBank_Out_q0(12),
      Q => output_data_data_V_1_payload_A(12),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_A,
      D => MemBank_Out_q0(13),
      Q => output_data_data_V_1_payload_A(13),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_A,
      D => MemBank_Out_q0(14),
      Q => output_data_data_V_1_payload_A(14),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_A,
      D => MemBank_Out_q0(15),
      Q => output_data_data_V_1_payload_A(15),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_A,
      D => MemBank_Out_q0(1),
      Q => output_data_data_V_1_payload_A(1),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_A,
      D => MemBank_Out_q0(2),
      Q => output_data_data_V_1_payload_A(2),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_A,
      D => MemBank_Out_q0(3),
      Q => output_data_data_V_1_payload_A(3),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_A,
      D => MemBank_Out_q0(4),
      Q => output_data_data_V_1_payload_A(4),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_A,
      D => MemBank_Out_q0(5),
      Q => output_data_data_V_1_payload_A(5),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_A,
      D => MemBank_Out_q0(6),
      Q => output_data_data_V_1_payload_A(6),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_A,
      D => MemBank_Out_q0(7),
      Q => output_data_data_V_1_payload_A(7),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_A,
      D => MemBank_Out_q0(8),
      Q => output_data_data_V_1_payload_A(8),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_A,
      D => MemBank_Out_q0(9),
      Q => output_data_data_V_1_payload_A(9),
      R => '0'
    );
\output_data_data_V_1_payload_B[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => output_data_data_V_1_sel_wr,
      I1 => \output_data_data_V_1_state_reg_n_5_[0]\,
      I2 => output_data_data_V_1_ack_in,
      O => output_data_data_V_1_load_B
    );
\output_data_data_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(0),
      Q => output_data_data_V_1_payload_B(0),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(10),
      Q => output_data_data_V_1_payload_B(10),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(11),
      Q => output_data_data_V_1_payload_B(11),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(12),
      Q => output_data_data_V_1_payload_B(12),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(13),
      Q => output_data_data_V_1_payload_B(13),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(14),
      Q => output_data_data_V_1_payload_B(14),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(15),
      Q => output_data_data_V_1_payload_B(15),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(1),
      Q => output_data_data_V_1_payload_B(1),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(2),
      Q => output_data_data_V_1_payload_B(2),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(3),
      Q => output_data_data_V_1_payload_B(3),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(4),
      Q => output_data_data_V_1_payload_B(4),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(5),
      Q => output_data_data_V_1_payload_B(5),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(6),
      Q => output_data_data_V_1_payload_B(6),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(7),
      Q => output_data_data_V_1_payload_B(7),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(8),
      Q => output_data_data_V_1_payload_B(8),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(9),
      Q => output_data_data_V_1_payload_B(9),
      R => '0'
    );
output_data_data_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_data_TREADY,
      I1 => \output_data_data_V_1_state_reg_n_5_[0]\,
      I2 => output_data_data_V_1_sel,
      O => output_data_data_V_1_sel_rd_i_1_n_5
    );
output_data_data_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_data_V_1_sel_rd_i_1_n_5,
      Q => output_data_data_V_1_sel,
      R => ap_rst_n_inv
    );
output_data_data_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_data_data_V_1_ack_in,
      I1 => \ap_CS_fsm_reg_n_5_[43]\,
      I2 => output_data_data_V_1_sel_wr,
      O => output_data_data_V_1_sel_wr_i_1_n_5
    );
output_data_data_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_data_V_1_sel_wr_i_1_n_5,
      Q => output_data_data_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\output_data_data_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A088A888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \output_data_data_V_1_state_reg_n_5_[0]\,
      I2 => \ap_CS_fsm_reg_n_5_[43]\,
      I3 => output_data_data_V_1_ack_in,
      I4 => output_data_TREADY,
      O => \output_data_data_V_1_state[0]_i_1_n_5\
    );
\output_data_data_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF75"
    )
        port map (
      I0 => \output_data_data_V_1_state_reg_n_5_[0]\,
      I1 => \ap_CS_fsm_reg_n_5_[43]\,
      I2 => output_data_data_V_1_ack_in,
      I3 => output_data_TREADY,
      O => output_data_data_V_1_state(1)
    );
\output_data_data_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_data_V_1_state[0]_i_1_n_5\,
      Q => \output_data_data_V_1_state_reg_n_5_[0]\,
      R => '0'
    );
\output_data_data_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_data_V_1_state(1),
      Q => output_data_data_V_1_ack_in,
      R => ap_rst_n_inv
    );
\output_data_dest_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sig_buffer_dest_V_U_n_12,
      Q => output_data_dest_V_1_payload_A,
      R => '0'
    );
\output_data_dest_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sig_buffer_dest_V_U_n_13,
      Q => output_data_dest_V_1_payload_B,
      R => '0'
    );
output_data_dest_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_data_TREADY,
      I1 => \^output_data_tvalid\,
      I2 => output_data_dest_V_1_sel,
      O => output_data_dest_V_1_sel_rd_i_1_n_5
    );
output_data_dest_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_dest_V_1_sel_rd_i_1_n_5,
      Q => output_data_dest_V_1_sel,
      R => ap_rst_n_inv
    );
output_data_dest_V_1_sel_wr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \output_data_dest_V_1_state_reg_n_5_[1]\,
      I1 => \ap_CS_fsm_reg_n_5_[43]\,
      I2 => output_data_data_V_1_ack_in,
      I3 => output_data_dest_V_1_sel_wr,
      O => output_data_dest_V_1_sel_wr_i_1_n_5
    );
output_data_dest_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_dest_V_1_sel_wr_i_1_n_5,
      Q => output_data_dest_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\output_data_dest_V_1_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8202020A8A0A0A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \output_data_dest_V_1_state_reg_n_5_[1]\,
      I2 => \^output_data_tvalid\,
      I3 => \ap_CS_fsm_reg_n_5_[43]\,
      I4 => output_data_data_V_1_ack_in,
      I5 => output_data_TREADY,
      O => \output_data_dest_V_1_state[0]_i_1_n_5\
    );
\output_data_dest_V_1_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3BBB"
    )
        port map (
      I0 => \output_data_dest_V_1_state_reg_n_5_[1]\,
      I1 => \^output_data_tvalid\,
      I2 => \ap_CS_fsm_reg_n_5_[43]\,
      I3 => output_data_data_V_1_ack_in,
      I4 => output_data_TREADY,
      O => output_data_dest_V_1_state(1)
    );
\output_data_dest_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_dest_V_1_state[0]_i_1_n_5\,
      Q => \^output_data_tvalid\,
      R => '0'
    );
\output_data_dest_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_dest_V_1_state(1),
      Q => \output_data_dest_V_1_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\output_data_id_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sig_buffer_id_V_U_n_5,
      Q => output_data_id_V_1_payload_A,
      R => '0'
    );
\output_data_id_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sig_buffer_id_V_U_n_6,
      Q => output_data_id_V_1_payload_B,
      R => '0'
    );
output_data_id_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_data_TREADY,
      I1 => \output_data_id_V_1_state_reg_n_5_[0]\,
      I2 => output_data_id_V_1_sel,
      O => output_data_id_V_1_sel_rd_i_1_n_5
    );
output_data_id_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_id_V_1_sel_rd_i_1_n_5,
      Q => output_data_id_V_1_sel,
      R => ap_rst_n_inv
    );
output_data_id_V_1_sel_wr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \output_data_id_V_1_state_reg_n_5_[1]\,
      I1 => \ap_CS_fsm_reg_n_5_[43]\,
      I2 => output_data_data_V_1_ack_in,
      I3 => output_data_id_V_1_sel_wr,
      O => output_data_id_V_1_sel_wr_i_1_n_5
    );
output_data_id_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_id_V_1_sel_wr_i_1_n_5,
      Q => output_data_id_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\output_data_id_V_1_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8202020A8A0A0A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \output_data_id_V_1_state_reg_n_5_[1]\,
      I2 => \output_data_id_V_1_state_reg_n_5_[0]\,
      I3 => \ap_CS_fsm_reg_n_5_[43]\,
      I4 => output_data_data_V_1_ack_in,
      I5 => output_data_TREADY,
      O => \output_data_id_V_1_state[0]_i_1_n_5\
    );
\output_data_id_V_1_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3BBB"
    )
        port map (
      I0 => \output_data_id_V_1_state_reg_n_5_[1]\,
      I1 => \output_data_id_V_1_state_reg_n_5_[0]\,
      I2 => \ap_CS_fsm_reg_n_5_[43]\,
      I3 => output_data_data_V_1_ack_in,
      I4 => output_data_TREADY,
      O => output_data_id_V_1_state(1)
    );
\output_data_id_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_id_V_1_state[0]_i_1_n_5\,
      Q => \output_data_id_V_1_state_reg_n_5_[0]\,
      R => '0'
    );
\output_data_id_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_id_V_1_state(1),
      Q => \output_data_id_V_1_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\output_data_keep_V_1_payload_A[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \output_data_keep_V_1_state_reg_n_5_[0]\,
      I1 => \output_data_keep_V_1_state_reg_n_5_[1]\,
      I2 => output_data_keep_V_1_sel_wr,
      O => output_data_keep_V_1_load_A
    );
\output_data_keep_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_keep_V_1_load_A,
      D => sig_buffer_keep_V_q0(0),
      Q => output_data_keep_V_1_payload_A(0),
      R => '0'
    );
\output_data_keep_V_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_keep_V_1_load_A,
      D => sig_buffer_keep_V_q0(1),
      Q => output_data_keep_V_1_payload_A(1),
      R => '0'
    );
\output_data_keep_V_1_payload_B[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => output_data_keep_V_1_sel_wr,
      I1 => \output_data_keep_V_1_state_reg_n_5_[0]\,
      I2 => \output_data_keep_V_1_state_reg_n_5_[1]\,
      O => output_data_keep_V_1_load_B
    );
\output_data_keep_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_keep_V_1_load_B,
      D => sig_buffer_keep_V_q0(0),
      Q => output_data_keep_V_1_payload_B(0),
      R => '0'
    );
\output_data_keep_V_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_keep_V_1_load_B,
      D => sig_buffer_keep_V_q0(1),
      Q => output_data_keep_V_1_payload_B(1),
      R => '0'
    );
output_data_keep_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_data_TREADY,
      I1 => \output_data_keep_V_1_state_reg_n_5_[0]\,
      I2 => output_data_keep_V_1_sel,
      O => output_data_keep_V_1_sel_rd_i_1_n_5
    );
output_data_keep_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_keep_V_1_sel_rd_i_1_n_5,
      Q => output_data_keep_V_1_sel,
      R => ap_rst_n_inv
    );
output_data_keep_V_1_sel_wr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \output_data_keep_V_1_state_reg_n_5_[1]\,
      I1 => \ap_CS_fsm_reg_n_5_[43]\,
      I2 => output_data_data_V_1_ack_in,
      I3 => output_data_keep_V_1_sel_wr,
      O => output_data_keep_V_1_sel_wr_i_1_n_5
    );
output_data_keep_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_keep_V_1_sel_wr_i_1_n_5,
      Q => output_data_keep_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\output_data_keep_V_1_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8202020A8A0A0A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \output_data_keep_V_1_state_reg_n_5_[1]\,
      I2 => \output_data_keep_V_1_state_reg_n_5_[0]\,
      I3 => \ap_CS_fsm_reg_n_5_[43]\,
      I4 => output_data_data_V_1_ack_in,
      I5 => output_data_TREADY,
      O => \output_data_keep_V_1_state[0]_i_1_n_5\
    );
\output_data_keep_V_1_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3BBB"
    )
        port map (
      I0 => \output_data_keep_V_1_state_reg_n_5_[1]\,
      I1 => \output_data_keep_V_1_state_reg_n_5_[0]\,
      I2 => \ap_CS_fsm_reg_n_5_[43]\,
      I3 => output_data_data_V_1_ack_in,
      I4 => output_data_TREADY,
      O => output_data_keep_V_1_state(1)
    );
\output_data_keep_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_keep_V_1_state[0]_i_1_n_5\,
      Q => \output_data_keep_V_1_state_reg_n_5_[0]\,
      R => '0'
    );
\output_data_keep_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_keep_V_1_state(1),
      Q => \output_data_keep_V_1_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\output_data_last_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sig_buffer_last_V_U_n_10,
      Q => output_data_last_V_1_payload_A,
      R => '0'
    );
\output_data_last_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sig_buffer_last_V_U_n_11,
      Q => output_data_last_V_1_payload_B,
      R => '0'
    );
output_data_last_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \output_data_last_V_1_state_reg_n_5_[0]\,
      I1 => output_data_TREADY,
      I2 => output_data_last_V_1_sel,
      O => output_data_last_V_1_sel_rd_i_1_n_5
    );
output_data_last_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_last_V_1_sel_rd_i_1_n_5,
      Q => output_data_last_V_1_sel,
      R => ap_rst_n_inv
    );
output_data_last_V_1_sel_wr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \output_data_last_V_1_state_reg_n_5_[1]\,
      I1 => \ap_CS_fsm_reg_n_5_[43]\,
      I2 => output_data_data_V_1_ack_in,
      I3 => output_data_last_V_1_sel_wr,
      O => output_data_last_V_1_sel_wr_i_1_n_5
    );
output_data_last_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_last_V_1_sel_wr_i_1_n_5,
      Q => output_data_last_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\output_data_last_V_1_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8202020A8A0A0A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \output_data_last_V_1_state_reg_n_5_[1]\,
      I2 => \output_data_last_V_1_state_reg_n_5_[0]\,
      I3 => \ap_CS_fsm_reg_n_5_[43]\,
      I4 => output_data_data_V_1_ack_in,
      I5 => output_data_TREADY,
      O => \output_data_last_V_1_state[0]_i_1_n_5\
    );
\output_data_last_V_1_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3BBB"
    )
        port map (
      I0 => \output_data_last_V_1_state_reg_n_5_[1]\,
      I1 => \output_data_last_V_1_state_reg_n_5_[0]\,
      I2 => \ap_CS_fsm_reg_n_5_[43]\,
      I3 => output_data_data_V_1_ack_in,
      I4 => output_data_TREADY,
      O => output_data_last_V_1_state(1)
    );
\output_data_last_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_last_V_1_state[0]_i_1_n_5\,
      Q => \output_data_last_V_1_state_reg_n_5_[0]\,
      R => '0'
    );
\output_data_last_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_last_V_1_state(1),
      Q => \output_data_last_V_1_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\output_data_strb_V_1_payload_A[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \output_data_strb_V_1_state_reg_n_5_[0]\,
      I1 => \output_data_strb_V_1_state_reg_n_5_[1]\,
      I2 => output_data_strb_V_1_sel_wr,
      O => output_data_strb_V_1_load_A
    );
\output_data_strb_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_strb_V_1_load_A,
      D => sig_buffer_strb_V_q0(0),
      Q => output_data_strb_V_1_payload_A(0),
      R => '0'
    );
\output_data_strb_V_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_strb_V_1_load_A,
      D => sig_buffer_strb_V_q0(1),
      Q => output_data_strb_V_1_payload_A(1),
      R => '0'
    );
\output_data_strb_V_1_payload_B[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => output_data_strb_V_1_sel_wr,
      I1 => \output_data_strb_V_1_state_reg_n_5_[0]\,
      I2 => \output_data_strb_V_1_state_reg_n_5_[1]\,
      O => output_data_strb_V_1_load_B
    );
\output_data_strb_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_strb_V_1_load_B,
      D => sig_buffer_strb_V_q0(0),
      Q => output_data_strb_V_1_payload_B(0),
      R => '0'
    );
\output_data_strb_V_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_strb_V_1_load_B,
      D => sig_buffer_strb_V_q0(1),
      Q => output_data_strb_V_1_payload_B(1),
      R => '0'
    );
output_data_strb_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \output_data_strb_V_1_state_reg_n_5_[0]\,
      I1 => output_data_TREADY,
      I2 => output_data_strb_V_1_sel,
      O => output_data_strb_V_1_sel_rd_i_1_n_5
    );
output_data_strb_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_strb_V_1_sel_rd_i_1_n_5,
      Q => output_data_strb_V_1_sel,
      R => ap_rst_n_inv
    );
output_data_strb_V_1_sel_wr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \output_data_strb_V_1_state_reg_n_5_[1]\,
      I1 => \ap_CS_fsm_reg_n_5_[43]\,
      I2 => output_data_data_V_1_ack_in,
      I3 => output_data_strb_V_1_sel_wr,
      O => output_data_strb_V_1_sel_wr_i_1_n_5
    );
output_data_strb_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_strb_V_1_sel_wr_i_1_n_5,
      Q => output_data_strb_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\output_data_strb_V_1_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8202020A8A0A0A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \output_data_strb_V_1_state_reg_n_5_[1]\,
      I2 => \output_data_strb_V_1_state_reg_n_5_[0]\,
      I3 => \ap_CS_fsm_reg_n_5_[43]\,
      I4 => output_data_data_V_1_ack_in,
      I5 => output_data_TREADY,
      O => \output_data_strb_V_1_state[0]_i_1_n_5\
    );
\output_data_strb_V_1_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3BBB"
    )
        port map (
      I0 => \output_data_strb_V_1_state_reg_n_5_[1]\,
      I1 => \output_data_strb_V_1_state_reg_n_5_[0]\,
      I2 => \ap_CS_fsm_reg_n_5_[43]\,
      I3 => output_data_data_V_1_ack_in,
      I4 => output_data_TREADY,
      O => output_data_strb_V_1_state(1)
    );
\output_data_strb_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_strb_V_1_state[0]_i_1_n_5\,
      Q => \output_data_strb_V_1_state_reg_n_5_[0]\,
      R => '0'
    );
\output_data_strb_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_strb_V_1_state(1),
      Q => \output_data_strb_V_1_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\output_data_user_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sig_buffer_user_V_U_n_5,
      Q => output_data_user_V_1_payload_A,
      R => '0'
    );
\output_data_user_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sig_buffer_user_V_U_n_6,
      Q => output_data_user_V_1_payload_B,
      R => '0'
    );
output_data_user_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \output_data_user_V_1_state_reg_n_5_[0]\,
      I1 => output_data_TREADY,
      I2 => output_data_user_V_1_sel,
      O => output_data_user_V_1_sel_rd_i_1_n_5
    );
output_data_user_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_user_V_1_sel_rd_i_1_n_5,
      Q => output_data_user_V_1_sel,
      R => ap_rst_n_inv
    );
output_data_user_V_1_sel_wr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \output_data_user_V_1_state_reg_n_5_[1]\,
      I1 => \ap_CS_fsm_reg_n_5_[43]\,
      I2 => output_data_data_V_1_ack_in,
      I3 => output_data_user_V_1_sel_wr,
      O => output_data_user_V_1_sel_wr_i_1_n_5
    );
output_data_user_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_user_V_1_sel_wr_i_1_n_5,
      Q => output_data_user_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\output_data_user_V_1_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8202020A8A0A0A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \output_data_user_V_1_state_reg_n_5_[1]\,
      I2 => \output_data_user_V_1_state_reg_n_5_[0]\,
      I3 => \ap_CS_fsm_reg_n_5_[43]\,
      I4 => output_data_data_V_1_ack_in,
      I5 => output_data_TREADY,
      O => \output_data_user_V_1_state[0]_i_1_n_5\
    );
\output_data_user_V_1_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3BBB"
    )
        port map (
      I0 => \output_data_user_V_1_state_reg_n_5_[1]\,
      I1 => \output_data_user_V_1_state_reg_n_5_[0]\,
      I2 => \ap_CS_fsm_reg_n_5_[43]\,
      I3 => output_data_data_V_1_ack_in,
      I4 => output_data_TREADY,
      O => output_data_user_V_1_state(1)
    );
\output_data_user_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_user_V_1_state[0]_i_1_n_5\,
      Q => \output_data_user_V_1_state_reg_n_5_[0]\,
      R => '0'
    );
\output_data_user_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_user_V_1_state(1),
      Q => \output_data_user_V_1_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
sig_buffer_dest_V_U: entity work.design_1_network_0_0_network_sig_buffer_user_V
     port map (
      Q(1) => ap_CS_fsm_state43,
      Q(0) => \ap_CS_fsm_reg_n_5_[1]\,
      ap_clk => ap_clk,
      i_0_reg_398_reg(5 downto 4) => i_0_reg_398_reg(9 downto 8),
      i_0_reg_398_reg(3 downto 0) => i_0_reg_398_reg(3 downto 0),
      \i_0_reg_398_reg[8]\ => sig_buffer_dest_V_U_n_16,
      \i_0_reg_398_reg[9]\ => sig_buffer_dest_V_U_n_15,
      \i_2_reg_420_reg[8]\ => sig_buffer_dest_V_U_n_14,
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_data_dest_V_0_payload_A => input_data_dest_V_0_payload_A,
      input_data_dest_V_0_payload_B => input_data_dest_V_0_payload_B,
      input_data_dest_V_0_sel => input_data_dest_V_0_sel,
      output_data_dest_V_1_payload_A => output_data_dest_V_1_payload_A,
      output_data_dest_V_1_payload_B => output_data_dest_V_1_payload_B,
      \output_data_dest_V_1_payload_B_reg[0]\ => \output_data_dest_V_1_state_reg_n_5_[1]\,
      \output_data_dest_V_1_payload_B_reg[0]_0\ => \^output_data_tvalid\,
      output_data_dest_V_1_sel_wr => output_data_dest_V_1_sel_wr,
      \q0[0]_i_2__0\ => sig_buffer_last_V_U_n_12,
      \q0_reg[0]\ => sig_buffer_dest_V_U_n_12,
      \q0_reg[0]_0\ => sig_buffer_dest_V_U_n_13,
      \q0_reg[0]_1\ => \input_data_data_V_0_state_reg_n_5_[0]\,
      \q0_reg[0]_2\(3 downto 0) => sig_buffer_dest_V_address0(7 downto 4),
      ram_reg(5 downto 4) => i_2_reg_420(9 downto 8),
      ram_reg(3 downto 0) => i_2_reg_420(3 downto 0),
      sig_buffer_dest_V_address0(5 downto 4) => sig_buffer_dest_V_address0(9 downto 8),
      sig_buffer_dest_V_address0(3 downto 0) => sig_buffer_dest_V_address0(3 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
sig_buffer_id_V_U: entity work.design_1_network_0_0_network_sig_buffer_user_V_1
     port map (
      ap_clk => ap_clk,
      input_data_id_V_0_payload_A => input_data_id_V_0_payload_A,
      input_data_id_V_0_payload_B => input_data_id_V_0_payload_B,
      input_data_id_V_0_sel => input_data_id_V_0_sel,
      output_data_id_V_1_payload_A => output_data_id_V_1_payload_A,
      output_data_id_V_1_payload_B => output_data_id_V_1_payload_B,
      \output_data_id_V_1_payload_B_reg[0]\ => \output_data_id_V_1_state_reg_n_5_[0]\,
      \output_data_id_V_1_payload_B_reg[0]_0\ => \output_data_id_V_1_state_reg_n_5_[1]\,
      output_data_id_V_1_sel_wr => output_data_id_V_1_sel_wr,
      \q0[0]_i_2__1\ => sig_buffer_last_V_U_n_12,
      \q0_reg[0]\ => sig_buffer_id_V_U_n_5,
      \q0_reg[0]_0\ => sig_buffer_id_V_U_n_6,
      \q0_reg[0]_1\ => sig_buffer_dest_V_U_n_14,
      \q0_reg[0]_2\ => sig_buffer_dest_V_U_n_15,
      \q0_reg[0]_3\ => sig_buffer_dest_V_U_n_16,
      sig_buffer_dest_V_address0(9 downto 0) => sig_buffer_dest_V_address0(9 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
sig_buffer_keep_V_U: entity work.design_1_network_0_0_network_sig_buffer_keep_V
     port map (
      D(1 downto 0) => sig_buffer_keep_V_q0(1 downto 0),
      ap_clk => ap_clk,
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_data_keep_V_0_payload_A(1 downto 0) => input_data_keep_V_0_payload_A(1 downto 0),
      input_data_keep_V_0_payload_B(1 downto 0) => input_data_keep_V_0_payload_B(1 downto 0),
      input_data_keep_V_0_sel => input_data_keep_V_0_sel,
      sig_buffer_dest_V_address0(9 downto 0) => sig_buffer_dest_V_address0(9 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
sig_buffer_last_V_U: entity work.design_1_network_0_0_network_sig_buffer_user_V_2
     port map (
      Q(5 downto 0) => i_2_reg_420(9 downto 4),
      ap_clk => ap_clk,
      i_0_reg_398_reg(5 downto 0) => i_0_reg_398_reg(9 downto 4),
      \i_2_reg_420_reg[8]\ => sig_buffer_last_V_U_n_12,
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_data_last_V_0_payload_A => input_data_last_V_0_payload_A,
      input_data_last_V_0_payload_B => input_data_last_V_0_payload_B,
      input_data_last_V_0_sel => input_data_last_V_0_sel,
      input_data_last_V_tm_fu_626_p1 => input_data_last_V_tm_fu_626_p1,
      output_data_last_V_1_payload_A => output_data_last_V_1_payload_A,
      output_data_last_V_1_payload_B => output_data_last_V_1_payload_B,
      \output_data_last_V_1_payload_B_reg[0]\ => \output_data_last_V_1_state_reg_n_5_[0]\,
      \output_data_last_V_1_payload_B_reg[0]_0\ => \output_data_last_V_1_state_reg_n_5_[1]\,
      output_data_last_V_1_sel_wr => output_data_last_V_1_sel_wr,
      \q0_reg[0]\ => sig_buffer_last_V_U_n_10,
      \q0_reg[0]_0\ => sig_buffer_last_V_U_n_11,
      \q0_reg[0]_1\ => sig_buffer_dest_V_U_n_14,
      \q0_reg[0]_2\(5 downto 4) => sig_buffer_dest_V_address0(9 downto 8),
      \q0_reg[0]_2\(3 downto 0) => sig_buffer_dest_V_address0(3 downto 0),
      \q0_reg[0]_3\ => sig_buffer_dest_V_U_n_15,
      \q0_reg[0]_4\ => sig_buffer_dest_V_U_n_16,
      ram_reg(0) => ap_CS_fsm_state43,
      sig_buffer_dest_V_address0(3 downto 0) => sig_buffer_dest_V_address0(7 downto 4),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
sig_buffer_strb_V_U: entity work.design_1_network_0_0_network_sig_buffer_keep_V_3
     port map (
      D(1 downto 0) => sig_buffer_strb_V_q0(1 downto 0),
      ap_clk => ap_clk,
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_data_strb_V_0_payload_A(1 downto 0) => input_data_strb_V_0_payload_A(1 downto 0),
      input_data_strb_V_0_payload_B(1 downto 0) => input_data_strb_V_0_payload_B(1 downto 0),
      input_data_strb_V_0_sel => input_data_strb_V_0_sel,
      sig_buffer_dest_V_address0(9 downto 0) => sig_buffer_dest_V_address0(9 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
sig_buffer_user_V_U: entity work.design_1_network_0_0_network_sig_buffer_user_V_4
     port map (
      ap_clk => ap_clk,
      input_data_user_V_0_payload_A => input_data_user_V_0_payload_A,
      input_data_user_V_0_payload_B => input_data_user_V_0_payload_B,
      input_data_user_V_0_sel => input_data_user_V_0_sel,
      output_data_user_V_1_payload_A => output_data_user_V_1_payload_A,
      output_data_user_V_1_payload_B => output_data_user_V_1_payload_B,
      \output_data_user_V_1_payload_B_reg[0]\ => \output_data_user_V_1_state_reg_n_5_[0]\,
      \output_data_user_V_1_payload_B_reg[0]_0\ => \output_data_user_V_1_state_reg_n_5_[1]\,
      output_data_user_V_1_sel_wr => output_data_user_V_1_sel_wr,
      \q0[0]_i_2\ => sig_buffer_last_V_U_n_12,
      \q0_reg[0]\ => sig_buffer_user_V_U_n_5,
      \q0_reg[0]_0\ => sig_buffer_user_V_U_n_6,
      \q0_reg[0]_1\ => sig_buffer_dest_V_U_n_14,
      \q0_reg[0]_2\ => sig_buffer_dest_V_U_n_15,
      \q0_reg[0]_3\ => sig_buffer_dest_V_U_n_16,
      sig_buffer_dest_V_address0(9 downto 0) => sig_buffer_dest_V_address0(9 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
\zext_ln162_reg_703[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[40]\,
      I1 => icmp_ln160_fu_647_p2,
      O => zext_ln162_reg_703_reg0
    );
\zext_ln162_reg_703_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln162_reg_703_reg0,
      D => \i_1_reg_409_reg_n_5_[0]\,
      Q => zext_ln162_reg_703_reg(0),
      R => '0'
    );
\zext_ln162_reg_703_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln162_reg_703_reg0,
      D => \i_1_reg_409_reg_n_5_[1]\,
      Q => zext_ln162_reg_703_reg(1),
      R => '0'
    );
\zext_ln162_reg_703_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln162_reg_703_reg0,
      D => \i_1_reg_409_reg_n_5_[2]\,
      Q => zext_ln162_reg_703_reg(2),
      R => '0'
    );
\zext_ln162_reg_703_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln162_reg_703_reg0,
      D => \i_1_reg_409_reg_n_5_[3]\,
      Q => zext_ln162_reg_703_reg(3),
      R => '0'
    );
\zext_ln162_reg_703_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln162_reg_703_reg0,
      D => \i_1_reg_409_reg_n_5_[4]\,
      Q => zext_ln162_reg_703_reg(4),
      R => '0'
    );
\zext_ln162_reg_703_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln162_reg_703_reg0,
      D => \i_1_reg_409_reg_n_5_[5]\,
      Q => zext_ln162_reg_703_reg(5),
      R => '0'
    );
\zext_ln162_reg_703_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln162_reg_703_reg0,
      D => \i_1_reg_409_reg_n_5_[6]\,
      Q => zext_ln162_reg_703_reg(6),
      R => '0'
    );
\zext_ln162_reg_703_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln162_reg_703_reg0,
      D => \i_1_reg_409_reg_n_5_[7]\,
      Q => zext_ln162_reg_703_reg(7),
      R => '0'
    );
\zext_ln162_reg_703_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln162_reg_703_reg0,
      D => \i_1_reg_409_reg_n_5_[8]\,
      Q => zext_ln162_reg_703_reg(8),
      R => '0'
    );
\zext_ln162_reg_703_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln162_reg_703_reg0,
      D => \i_1_reg_409_reg_n_5_[9]\,
      Q => zext_ln162_reg_703_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_network_0_0 is
  port (
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    input_data_TVALID : in STD_LOGIC;
    input_data_TREADY : out STD_LOGIC;
    input_data_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_data_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_data_TKEEP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_TSTRB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_data_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_data_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    output_data_TVALID : out STD_LOGIC;
    output_data_TREADY : in STD_LOGIC;
    output_data_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_data_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_data_TKEEP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_TSTRB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_data_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_data_TID : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_network_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_network_0_0 : entity is "design_1_network_0_0,network,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_network_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of design_1_network_0_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_network_0_0 : entity is "network,Vivado 2019.1";
  attribute hls_module : string;
  attribute hls_module of design_1_network_0_0 : entity is "yes";
end design_1_network_0_0;

architecture STRUCTURE of design_1_network_0_0 is
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of inst : label is 5;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH : integer;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "46'b0000000000000000000000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "46'b0000000000000000000000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "46'b0000000000000000000000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of inst : label is "46'b0000000000000000000000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of inst : label is "46'b0000000000000000000000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of inst : label is "46'b0000000000000000000000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of inst : label is "46'b0000000000000000000000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of inst : label is "46'b0000000000000000000000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of inst : label is "46'b0000000000000000000000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of inst : label is "46'b0000000000000000000000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of inst : label is "46'b0000000000000000000000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "46'b0000000000000000000000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of inst : label is "46'b0000000000000000000000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of inst : label is "46'b0000000000000000000000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of inst : label is "46'b0000000000000000000000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of inst : label is "46'b0000000000000000000000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of inst : label is "46'b0000000000000000000000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of inst : label is "46'b0000000000000000000001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of inst : label is "46'b0000000000000000000010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of inst : label is "46'b0000000000000000000100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of inst : label is "46'b0000000000000000001000000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of inst : label is "46'b0000000000000000010000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "46'b0000000000000000000000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of inst : label is "46'b0000000000000000100000000000000000000000000000";
  attribute ap_ST_fsm_state31 : string;
  attribute ap_ST_fsm_state31 of inst : label is "46'b0000000000000001000000000000000000000000000000";
  attribute ap_ST_fsm_state32 : string;
  attribute ap_ST_fsm_state32 of inst : label is "46'b0000000000000010000000000000000000000000000000";
  attribute ap_ST_fsm_state33 : string;
  attribute ap_ST_fsm_state33 of inst : label is "46'b0000000000000100000000000000000000000000000000";
  attribute ap_ST_fsm_state34 : string;
  attribute ap_ST_fsm_state34 of inst : label is "46'b0000000000001000000000000000000000000000000000";
  attribute ap_ST_fsm_state35 : string;
  attribute ap_ST_fsm_state35 of inst : label is "46'b0000000000010000000000000000000000000000000000";
  attribute ap_ST_fsm_state36 : string;
  attribute ap_ST_fsm_state36 of inst : label is "46'b0000000000100000000000000000000000000000000000";
  attribute ap_ST_fsm_state37 : string;
  attribute ap_ST_fsm_state37 of inst : label is "46'b0000000001000000000000000000000000000000000000";
  attribute ap_ST_fsm_state38 : string;
  attribute ap_ST_fsm_state38 of inst : label is "46'b0000000010000000000000000000000000000000000000";
  attribute ap_ST_fsm_state39 : string;
  attribute ap_ST_fsm_state39 of inst : label is "46'b0000000100000000000000000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "46'b0000000000000000000000000000000000000000001000";
  attribute ap_ST_fsm_state40 : string;
  attribute ap_ST_fsm_state40 of inst : label is "46'b0000001000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state41 : string;
  attribute ap_ST_fsm_state41 of inst : label is "46'b0000010000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state42 : string;
  attribute ap_ST_fsm_state42 of inst : label is "46'b0000100000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state43 : string;
  attribute ap_ST_fsm_state43 of inst : label is "46'b0001000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state44 : string;
  attribute ap_ST_fsm_state44 of inst : label is "46'b0010000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state45 : string;
  attribute ap_ST_fsm_state45 of inst : label is "46'b0100000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state46 : string;
  attribute ap_ST_fsm_state46 of inst : label is "46'b1000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "46'b0000000000000000000000000000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "46'b0000000000000000000000000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "46'b0000000000000000000000000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "46'b0000000000000000000000000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "46'b0000000000000000000000000000000000000100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:input_data:output_data, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 125000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of input_data_TREADY : signal is "xilinx.com:interface:axis:1.0 input_data TREADY";
  attribute X_INTERFACE_INFO of input_data_TVALID : signal is "xilinx.com:interface:axis:1.0 input_data TVALID";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of output_data_TREADY : signal is "xilinx.com:interface:axis:1.0 output_data TREADY";
  attribute X_INTERFACE_INFO of output_data_TVALID : signal is "xilinx.com:interface:axis:1.0 output_data TVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_AXILiteS_RREADY : signal is "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 125000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID";
  attribute X_INTERFACE_INFO of input_data_TDATA : signal is "xilinx.com:interface:axis:1.0 input_data TDATA";
  attribute X_INTERFACE_INFO of input_data_TDEST : signal is "xilinx.com:interface:axis:1.0 input_data TDEST";
  attribute X_INTERFACE_INFO of input_data_TID : signal is "xilinx.com:interface:axis:1.0 input_data TID";
  attribute X_INTERFACE_PARAMETER of input_data_TID : signal is "XIL_INTERFACENAME input_data, TDATA_NUM_BYTES 2, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 125000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of input_data_TKEEP : signal is "xilinx.com:interface:axis:1.0 input_data TKEEP";
  attribute X_INTERFACE_INFO of input_data_TLAST : signal is "xilinx.com:interface:axis:1.0 input_data TLAST";
  attribute X_INTERFACE_INFO of input_data_TSTRB : signal is "xilinx.com:interface:axis:1.0 input_data TSTRB";
  attribute X_INTERFACE_INFO of input_data_TUSER : signal is "xilinx.com:interface:axis:1.0 input_data TUSER";
  attribute X_INTERFACE_INFO of output_data_TDATA : signal is "xilinx.com:interface:axis:1.0 output_data TDATA";
  attribute X_INTERFACE_INFO of output_data_TDEST : signal is "xilinx.com:interface:axis:1.0 output_data TDEST";
  attribute X_INTERFACE_INFO of output_data_TID : signal is "xilinx.com:interface:axis:1.0 output_data TID";
  attribute X_INTERFACE_PARAMETER of output_data_TID : signal is "XIL_INTERFACENAME output_data, TDATA_NUM_BYTES 2, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 125000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of output_data_TKEEP : signal is "xilinx.com:interface:axis:1.0 output_data TKEEP";
  attribute X_INTERFACE_INFO of output_data_TLAST : signal is "xilinx.com:interface:axis:1.0 output_data TLAST";
  attribute X_INTERFACE_INFO of output_data_TSTRB : signal is "xilinx.com:interface:axis:1.0 output_data TSTRB";
  attribute X_INTERFACE_INFO of output_data_TUSER : signal is "xilinx.com:interface:axis:1.0 output_data TUSER";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB";
begin
inst: entity work.design_1_network_0_0_network
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      input_data_TDATA(15 downto 0) => input_data_TDATA(15 downto 0),
      input_data_TDEST(0) => input_data_TDEST(0),
      input_data_TID(0) => input_data_TID(0),
      input_data_TKEEP(1 downto 0) => input_data_TKEEP(1 downto 0),
      input_data_TLAST(0) => input_data_TLAST(0),
      input_data_TREADY => input_data_TREADY,
      input_data_TSTRB(1 downto 0) => input_data_TSTRB(1 downto 0),
      input_data_TUSER(0) => input_data_TUSER(0),
      input_data_TVALID => input_data_TVALID,
      interrupt => interrupt,
      output_data_TDATA(15 downto 0) => output_data_TDATA(15 downto 0),
      output_data_TDEST(0) => output_data_TDEST(0),
      output_data_TID(0) => output_data_TID(0),
      output_data_TKEEP(1 downto 0) => output_data_TKEEP(1 downto 0),
      output_data_TLAST(0) => output_data_TLAST(0),
      output_data_TREADY => output_data_TREADY,
      output_data_TSTRB(1 downto 0) => output_data_TSTRB(1 downto 0),
      output_data_TUSER(0) => output_data_TUSER(0),
      output_data_TVALID => output_data_TVALID,
      s_axi_AXILiteS_ARADDR(4 downto 0) => s_axi_AXILiteS_ARADDR(4 downto 0),
      s_axi_AXILiteS_ARREADY => s_axi_AXILiteS_ARREADY,
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(4 downto 0) => s_axi_AXILiteS_AWADDR(4 downto 0),
      s_axi_AXILiteS_AWREADY => s_axi_AXILiteS_AWREADY,
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BRESP(1 downto 0) => s_axi_AXILiteS_BRESP(1 downto 0),
      s_axi_AXILiteS_BVALID => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_RDATA(31 downto 0) => s_axi_AXILiteS_RDATA(31 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RRESP(1 downto 0) => s_axi_AXILiteS_RRESP(1 downto 0),
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      s_axi_AXILiteS_WREADY => s_axi_AXILiteS_WREADY,
      s_axi_AXILiteS_WSTRB(3 downto 0) => s_axi_AXILiteS_WSTRB(3 downto 0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID
    );
end STRUCTURE;
