var modules =
[
    [ "Component : ACP ID Mapper Registers - ALT_ACPIDMAP", "group___a_l_t___a_c_p_i_d_m_a_p.html", "group___a_l_t___a_c_p_i_d_m_a_p" ],
    [ "Component : CAN Controller Module - ALT_CAN", "group___a_l_t___c_a_n.html", "group___a_l_t___c_a_n" ],
    [ "Component : Clock Manager Module - ALT_CLKMGR", "group___a_l_t___c_l_k_m_g_r.html", "group___a_l_t___c_l_k_m_g_r" ],
    [ "Component : DAP Module Address Space - ALT_DAP", "group___a_l_t___d_a_p.html", "group___a_l_t___d_a_p" ],
    [ "Component : nonsecure DMA Module Address Space - ALT_DMANONSECURE", "group___a_l_t___d_m_a_n_o_n_s_e_c_u_r_e.html", "group___a_l_t___d_m_a_n_o_n_s_e_c_u_r_e" ],
    [ "Component : secure DMA Module Address Space - ALT_DMASECURE", "group___a_l_t___d_m_a_s_e_c_u_r_e.html", "group___a_l_t___d_m_a_s_e_c_u_r_e" ],
    [ "Component : EMAC Module - ALT_EMAC", "group___a_l_t___e_m_a_c.html", "group___a_l_t___e_m_a_c" ],
    [ "Component : FPGA2HPS AXI Bridge Module - ALT_F2H", "group___a_l_t___f2_h.html", "group___a_l_t___f2_h" ],
    [ "Component : FPGA Manager Module - ALT_FPGAMGR", "group___a_l_t___f_p_g_a_m_g_r.html", "group___a_l_t___f_p_g_a_m_g_r" ],
    [ "Component : FPGA Manager Module Configuration Data - ALT_FPGAMGRDATA", "group___a_l_t___f_p_g_a_m_g_r_d_a_t_a.html", "group___a_l_t___f_p_g_a_m_g_r_d_a_t_a" ],
    [ "Component : GPIO Module - ALT_GPIO", "group___a_l_t___g_p_i_o.html", "group___a_l_t___g_p_i_o" ],
    [ "Component : HPS2FPGA AXI Bridge Module - ALT_H2F", "group___a_l_t___h2_f.html", "group___a_l_t___h2_f" ],
    [ "Component : I2C Module - ALT_I2C", "group___a_l_t___i2_c.html", "group___a_l_t___i2_c" ],
    [ "Component : L3 (NIC-301) GPV Registers - ALT_L3", "group___a_l_t___l3.html", "group___a_l_t___l3" ],
    [ "Component : L4 Watchdog Module - ALT_L4WD", "group___a_l_t___l4_w_d.html", "group___a_l_t___l4_w_d" ],
    [ "Component : FPGA Slaves Accessed Via Lightweight HPS2FPGA AXI Bridge - ALT_LWFPGASLVS", "group___a_l_t___l_w_f_p_g_a_s_l_v_s.html", null ],
    [ "Component : LWHPS2FPGA AXI Bridge Module - ALT_LWH2F", "group___a_l_t___l_w_h2_f.html", "group___a_l_t___l_w_h2_f" ],
    [ "Component : MPU L2 cache controller Module Address Space - ALT_MPUL2", "group___a_l_t___m_p_u_l2.html", "group___a_l_t___m_p_u_l2" ],
    [ "Component : MPU SCU Module Address Space - ALT_MPUSCU", "group___a_l_t___m_p_u_s_c_u.html", "group___a_l_t___m_p_u_s_c_u" ],
    [ "Component : NAND Flash Controller Module Registers (AXI Slave) - ALT_NAND", "group___a_l_t___n_a_n_d.html", "group___a_l_t___n_a_n_d" ],
    [ "Component : NAND Controller Module Data (AXI Slave) - ALT_NANDDATA", "group___a_l_t___n_a_n_d_d_a_t_a.html", null ],
    [ "Component : On-chip RAM Module - ALT_OCRAM", "group___a_l_t___o_c_r_a_m.html", null ],
    [ "Component : QSPI Flash Controller Module Registers - ALT_QSPI", "group___a_l_t___q_s_p_i.html", "group___a_l_t___q_s_p_i" ],
    [ "Component : QSPI Flash Module Data (AHB Slave) - ALT_QSPIDATA", "group___a_l_t___q_s_p_i_d_a_t_a.html", null ],
    [ "Component : Boot ROM Module - ALT_ROM", "group___a_l_t___r_o_m.html", null ],
    [ "Component : Reset Manager Module - ALT_RSTMGR", "group___a_l_t___r_s_t_m_g_r.html", "group___a_l_t___r_s_t_m_g_r" ],
    [ "Component : Scan Manager Module Registers - ALT_SCANMGR", "group___a_l_t___s_c_a_n_m_g_r.html", "group___a_l_t___s_c_a_n_m_g_r" ],
    [ "Component : SDMMC Module - ALT_SDMMC", "group___a_l_t___s_d_m_m_c.html", "group___a_l_t___s_d_m_m_c" ],
    [ "Component : SDRAM Controller - ALT_SDR", "group___a_l_t___s_d_r.html", "group___a_l_t___s_d_r" ],
    [ "Component : SPI Master Module - ALT_SPIM", "group___a_l_t___s_p_i_m.html", "group___a_l_t___s_p_i_m" ],
    [ "Component : SPI Slave Module - ALT_SPIS", "group___a_l_t___s_p_i_s.html", "group___a_l_t___s_p_i_s" ],
    [ "Component : STM Module Address Space - ALT_STM", "group___a_l_t___s_t_m.html", "group___a_l_t___s_t_m" ],
    [ "Component : System Manager Module - ALT_SYSMGR", "group___a_l_t___s_y_s_m_g_r.html", "group___a_l_t___s_y_s_m_g_r" ],
    [ "Component : Timer Module - ALT_TMR", "group___a_l_t___t_m_r.html", "group___a_l_t___t_m_r" ],
    [ "Component : UART Module - ALT_UART", "group___a_l_t___u_a_r_t.html", "group___a_l_t___u_a_r_t" ],
    [ "Component : USB OTG Controller Module Registers - ALT_USB", "group___a_l_t___u_s_b.html", "group___a_l_t___u_s_b" ],
    [ "Address Space : ALT_HPS", "group___a_l_t___h_p_s.html", "group___a_l_t___h_p_s" ],
    [ "SoCAL Utilities", "group___a_l_t___s_o_c_a_l___u_t_i_l.html", "group___a_l_t___s_o_c_a_l___u_t_i_l" ]
];