// Seed: 1644397631
module module_0 (
    output tri id_0,
    input tri1 id_1,
    output wire id_2,
    output supply1 id_3,
    output wire id_4
    , id_11,
    output uwire id_5,
    input wire id_6,
    output wor id_7,
    output supply0 id_8,
    input supply0 id_9
);
  assign id_2 = 1;
  wire id_12 = (id_11);
endmodule
module module_1 (
    input  tri1 id_0,
    output tri0 id_1,
    output tri  id_2
);
  wire id_4 = id_4, id_5, id_6, id_7;
  assign id_2 = id_0;
  module_0(
      id_1, id_0, id_1, id_2, id_2, id_2, id_0, id_1, id_2, id_0
  );
endmodule
