```verilog
assign z = (x'1 && ~y) || (~x & y);
endmodule
```