NDSearch.OnPrefixDataLoaded("add",["Function","Variable"],[["add",,[["uvm_callbacks#",,,,0,"File7:uvm_callback.svh:uvm_callbacks_.add","SystemVerilogClass:uvm_callbacks_:add"],["uvm_heartbeat",,,,0,"File7:uvm_heartbeat.svh:uvm_heartbeat.add","SystemVerilogClass:uvm_heartbeat:add"],["uvm_phase",,,,0,"File5:uvm_phase.svh:uvm_phase.add","SystemVerilogClass:uvm_phase:add"],["uvm_pool#",,,,0,"File8:uvm_pool.svh:uvm_pool_.add","SystemVerilogClass:uvm_pool_:add"],["uvm_reg_read_only_cbs",,,,0,"File18:uvm_reg_cbs.svh:uvm_reg_read_only_cbs.add","SystemVerilogClass:uvm_reg_read_only_cbs:add"],["uvm_reg_write_only_cbs",,,,0,"File18:uvm_reg_cbs.svh:uvm_reg_write_only_cbs.add","SystemVerilogClass:uvm_reg_write_only_cbs:add"]]],["add_by_name",,[["uvm_callbacks#",,,,0,"File7:uvm_callback.svh:uvm_callbacks_.add_by_name","SystemVerilogClass:uvm_callbacks_:add_by_name"]]],["add_callback",,[["uvm_event",,,,0,"File7:uvm_event.svh:uvm_event.add_callback","SystemVerilogClass:uvm_event:add_callback"]]],["add_coverage",,[["uvm_mem",,,,0,"File18:uvm_mem.svh:uvm_mem.add_coverage","SystemVerilogClass:uvm_mem:add_coverage"],["uvm_reg",,,,0,"File18:uvm_reg.svh:uvm_reg.add_coverage","SystemVerilogClass:uvm_reg:add_coverage"],["uvm_reg_block",,,,0,"File18:uvm_reg_block.svh:uvm_reg_block.add_coverage","SystemVerilogClass:uvm_reg_block:add_coverage"]]],["add_hdl_path",,[["uvm_mem",,,,0,"File18:uvm_mem.svh:uvm_mem.add_hdl_path","SystemVerilogClass:uvm_mem:add_hdl_path"],["uvm_reg",,,,0,"File18:uvm_reg.svh:uvm_reg.add_hdl_path","SystemVerilogClass:uvm_reg:add_hdl_path"],["uvm_reg_block",,,,0,"File18:uvm_reg_block.svh:uvm_reg_block.add_hdl_path","SystemVerilogClass:uvm_reg_block:add_hdl_path"],["uvm_reg_file",,,,0,"File18:uvm_reg_file.svh:uvm_reg_file.add_hdl_path","SystemVerilogClass:uvm_reg_file:add_hdl_path"]]],["add_hdl_path_slice",,[["uvm_mem",,,,0,"File18:uvm_mem.svh:uvm_mem.add_hdl_path_slice","SystemVerilogClass:uvm_mem:add_hdl_path_slice"],["uvm_reg",,,,0,"File18:uvm_reg.svh:uvm_reg.add_hdl_path_slice","SystemVerilogClass:uvm_reg:add_hdl_path_slice"]]],["add_mem",,[["uvm_reg_map",,,,0,"File18:uvm_reg_map.svh:uvm_reg_map.add_mem","SystemVerilogClass:uvm_reg_map:add_mem"]]],["add_path",,[["uvm_hdl_path_concat",,,,0,"File18:uvm_reg_model.svh:uvm_hdl_path_concat.add_path","SystemVerilogClass:uvm_hdl_path_concat:add_path"]]],["add_reg",,[["uvm_reg_map",,,,0,"File18:uvm_reg_map.svh:uvm_reg_map.add_reg","SystemVerilogClass:uvm_reg_map:add_reg"]]],["add_slice",,[["uvm_hdl_path_concat",,,,0,"File18:uvm_reg_model.svh:uvm_hdl_path_concat.add_slice","SystemVerilogClass:uvm_hdl_path_concat:add_slice"]]],["add_submap",,[["uvm_reg_map",,,,0,"File18:uvm_reg_map.svh:uvm_reg_map.add_submap","SystemVerilogClass:uvm_reg_map:add_submap"]]],["add_uvm_phases",,[["uvm_domain",,,,0,"File5:uvm_domain.svh:uvm_domain.add_uvm_phases","SystemVerilogClass:uvm_domain:add_uvm_phases"]]],["addr",,[["uvm_reg_bus_op",,,,1,"File18:uvm_reg_item.svh:uvm_reg_bus_op.addr","SystemVerilogClass:uvm_reg_bus_op:addr"]]]]);