Release 8.1i Xflow I.24
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp20ff896-6 -implement xflow.opt
flash_test14.ngc  

Using Flow File: C:/MyProject/flash_test_edk14/implementation/fpga.flw 
Using Option File(s): 
 C:/MyProject/flash_test_edk14/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp20ff896-6 -nt timestamp -bm flash_test14.bmm
C:/MyProject/flash_test_edk14/implementation/flash_test14.ngc -uc
flash_test14.ucf flash_test14.ngd 
#----------------------------------------------#
Release 8.1i - ngdbuild I.27
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp20ff896-6 -nt timestamp -bm flash_test14.bmm -uc
flash_test14.ucf C:/MyProject/flash_test_edk14/implementation/flash_test14.ngc
flash_test14.ngd 

Reading NGO file 'C:/MyProject/flash_test_edk14/implementation/flash_test14.ngc'
...
Loading design module
"C:/MyProject/flash_test_edk14/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/MyProject/flash_test_edk14/implementation/mb_opb_wrapper.ngc"...
Loading design module
"C:/MyProject/flash_test_edk14/implementation/debug_module_wrapper.ngc"...
Loading design module
"C:/MyProject/flash_test_edk14/implementation/ilmb_wrapper.ngc"...
Loading design module
"C:/MyProject/flash_test_edk14/implementation/dlmb_wrapper.ngc"...
Loading design module
"C:/MyProject/flash_test_edk14/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/MyProject/flash_test_edk14/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/MyProject/flash_test_edk14/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"C:/MyProject/flash_test_edk14/implementation/generic_external_memory_wrapper.ng
c"...
Loading design module
"C:/MyProject/flash_test_edk14/implementation/rs232_wrapper.ngc"...
Loading design module
"C:/MyProject/flash_test_edk14/implementation/opb_bram_if_cntlr_1_wrapper.ngc"..
.
Loading design module
"C:/MyProject/flash_test_edk14/implementation/opb_bram_if_cntlr_1_bram_wrapper.n
gc"...
Loading design module
"C:/MyProject/flash_test_edk14/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/MyProject/flash_test_edk14/implementation/util_bus_split_0_wrapper.ngc"...

Applying constraints in "flash_test14.ucf" to the design...

Checking timing specifications ...
INFO:XdmHelpers:851 - TNM "sys_clk_pin_n", used in period specification
   "TS_sys_clk_pin_n", was traced into DCM instance "dcm_0/dcm_0/DCM_INST". The
   following new TNM groups and period specifications were generated at the DCM
   output(s):
   CLKDV: TS_dcm_0_dcm_0_CLKDV_BUF=PERIOD dcm_0_dcm_0_CLKDV_BUF
TS_sys_clk_pin_n*2.000000 HIGH 50.000000%
INFO:XdmHelpers:851 - TNM "sys_clk_pin_p", used in period specification
   "TS_sys_clk_pin_p", was traced into DCM instance "dcm_0/dcm_0/DCM_INST". The
   following new TNM groups and period specifications were generated at the DCM
   output(s):
   CLKDV: TS_dcm_0_dcm_0_CLKDV_BUF_0=PERIOD dcm_0_dcm_0_CLKDV_BUF_0
TS_sys_clk_pin_p*2.000000 HIGH 50.000000%

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:452 - logical net
   'microblaze_0/microblaze_0/Data_Flow_I/word_r1_r2_unalignment' has no driver
WARNING:NgdBuild:452 - logical net
   'microblaze_0/microblaze_0/Data_Flow_I/word_r1_imm_unalignment' has no driver
WARNING:NgdBuild:452 - logical net
   'microblaze_0/microblaze_0/Data_Flow_I/halfword_unalignment' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Writing NGD file "flash_test14.ngd" ...

Writing NGDBUILD log file "flash_test14.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o flash_test14_map.ncd -pr b flash_test14.ngd flash_test14.pcf 
#----------------------------------------------#
Release 8.1i - Map I.27
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Using target part "2vp20ff896-6".
Mapping design into LUTs...
Writing file flash_test14_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "flash_test14_map.ncd"...

Design Summary:
Number of errors:      0
Number of warnings:    3
Logic Utilization:
  Number of Slice Flip Flops:         991 out of  18,560    5%
  Number of 4 input LUTs:           1,368 out of  18,560    7%
Logic Distribution:
  Number of occupied Slices:        1,102 out of   9,280   11%
  Number of Slices containing only related logic:   1,102 out of   1,102  100%
  Number of Slices containing unrelated logic:          0 out of   1,102    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          1,761 out of  18,560    9%
  Number used as logic:             1,368
  Number used as a route-thru:          7
  Number used for Dual Port RAMs:     256
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     130

  Number of bonded IOBs:               56 out of     556   10%
    IOB Flip Flops:                    79
    IOB Master Pads:                    1
    IOB Slave Pads:                     1
  Number of PPC405s:                   0 out of       2    0%
  Number of Block RAMs:                24 out of      88   27%
  Number of MULT18X18s:                 3 out of      88    3%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of BSCANs:                     1 out of       1  100%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

   Number of RPM macros:            3
Total equivalent gate count for design:  1,651,631
Additional JTAG gate count for IOBs:  2,688
Peak Memory Usage:  205 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "flash_test14_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high flash_test14_map.ncd flash_test14.ncd flash_test14.pcf 
#----------------------------------------------#
Release 8.1i - par I.27
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.



Constraints file: flash_test14.pcf.
Loading device for application Rf_Device from file '2vp20.nph' in environment c:\Xilinx81.
   "flash_test14" is an NCD, version 3.1, device xc2vp20, package ff896, speed -6

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)


Device speed data version:  "PRODUCTION 1.92 2005-11-04".


Device Utilization Summary:

   Number of BSCANs                    1 out of 1     100%
   Number of BUFGMUXs                  3 out of 16     18%
   Number of DCMs                      1 out of 8      12%
   Number of External DIFFMs           1 out of 276     1%
      Number of LOCed DIFFMs           1 out of 1     100%

   Number of External DIFFSs           1 out of 276     1%
      Number of LOCed DIFFSs           1 out of 1     100%

   Number of External IOBs            54 out of 556     9%
      Number of LOCed IOBs            49 out of 54     90%

   Number of MULT18X18s                3 out of 88      3%
   Number of RAMB16s                  24 out of 88     27%
   Number of SLICEs                 1102 out of 9280   11%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 6 secs 
Finished initial Timing Analysis.  REAL time: 6 secs 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98c109) REAL time: 8 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 8 secs 

Phase 3.2
..........
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 14 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 14 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 14 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 14 secs 

Phase 7.8
....................................................................
........
...................................
...........
...........
..
Phase 7.8 (Checksum:d5c1fd) REAL time: 22 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 22 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 26 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 26 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 27 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 27 secs 

Writing design to file flash_test14.ncd


Total REAL time to Placer completion: 29 secs 
Total CPU time to Placer completion: 28 secs 

Starting Router

Phase 1: 10846 unrouted;       REAL time: 36 secs 

Phase 2: 9725 unrouted;       REAL time: 37 secs 

Phase 3: 2224 unrouted;       REAL time: 39 secs 

Phase 4: 2224 unrouted; (0)      REAL time: 40 secs 

Phase 5: 2224 unrouted; (0)      REAL time: 40 secs 

Phase 6: 2224 unrouted; (0)      REAL time: 40 secs 

Phase 7: 0 unrouted; (0)      REAL time: 44 secs 

Phase 8: 0 unrouted; (0)      REAL time: 46 secs 


Total REAL time to Router completion: 48 secs 
Total CPU time to Router completion: 46 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk |     BUFGMUX2S| No   |  817 |  0.298     |  1.439      |
+---------------------+--------------+------+------+------------+-------------+
|           DBG_CLK_s |     BUFGMUX7S| No   |  122 |  0.247     |  1.393      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module/bscan_u |              |      |      |            |             |
|               pdate |         Local|      |    1 |  0.000     |  0.412      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic  | Absolute   |Number of  
                                            |            |            | Levels | Slack      |errors     
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLKDV_BUF_0 = PERIOD TIMEG | 13.468ns   | 12.755ns   | 8      | 0.713ns    | 0         
  RP "dcm_0_dcm_0_CLKDV_BUF_0"         TS_s |            |            |        |            |           
  ys_clk_pin_p * 2 HIGH 50%                 |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin_p = PERIOD TIMEGRP "sys_cl | N/A        | N/A        | N/A    | N/A        | N/A       
  k_pin_p" 6.734 ns HIGH 50%                |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin_n = PERIOD TIMEGRP "sys_cl | N/A        | N/A        | N/A    | N/A        | N/A       
  k_pin_n" 6.734 ns HIGH 50%                |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLKDV_BUF = PERIOD TIMEGRP | N/A        | N/A        | N/A    | N/A        | N/A       
   "dcm_0_dcm_0_CLKDV_BUF"         TS_sys_c |            |            |        |            |           
  lk_pin_n * 2 HIGH 50%                     |            |            |        |            |           
------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 56 secs 
Total CPU time to PAR completion: 52 secs 

Peak Memory Usage:  259 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file flash_test14.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml flash_test14.twx flash_test14.ncd flash_test14.pcf 
#----------------------------------------------#
Release 8.1i - Trace I.27
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp20.nph' in environment
c:\Xilinx81.
   "flash_test14" is an NCD, version 3.1, device xc2vp20, package ff896, speed
-6
--------------------------------------------------------------------------------
Release 8.1i Trace I.27
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml flash_test14.twx flash_test14.ncd flash_test14.pcf


Design file:              flash_test14.ncd
Physical constraint file: flash_test14.pcf
Device,speed:             xc2vp20,-6 (PRODUCTION 1.92 2005-11-04)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 160266 paths, 0 nets, and 9895 connections

Design statistics:
   Minimum period:  12.755ns (Maximum frequency:  78.401MHz)


Analysis completed Tue May 22 10:12:55 2007
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 1
Total time: 8 secs 


