// Seed: 1397098775
module module_0 #(
    parameter id_1 = 32'd23,
    parameter id_3 = 32'd67,
    parameter id_6 = 32'd35
) (
    output supply1 id_0,
    input wire _id_1
);
  wire _id_3;
  assign id_3#(1, -1) = id_3;
  logic [7:0] id_4;
  wire [id_3 : id_1] id_5;
  assign id_5 = id_1;
  logic [(  id_1  ) : -1] _id_6;
  assign id_4[id_6] = id_4;
endmodule
module module_1 #(
    parameter id_12 = 32'd7,
    parameter id_9  = 32'd74
) (
    input uwire id_0,
    input wand id_1,
    input uwire id_2,
    output wand id_3
    , _id_12,
    output tri id_4,
    input tri1 id_5,
    input wand id_6,
    output supply1 id_7,
    input tri0 id_8,
    input tri1 _id_9,
    output wor id_10
);
  initial begin : LABEL_0
    id_13();
  end
  logic [7:0][-1 : id_12  #  (  .  id_9  (  1  )  )] id_14;
  assign id_4 = id_9;
  wire id_15, id_16;
  always @(-1 + 1 or negedge -1) release id_12;
  module_0 modCall_1 (
      id_7,
      id_12
  );
endmodule
