/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 240 176)
	(text "RAM_to_CPU" (rect 5 0 84 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 139 24 156)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "RAM2[7..0]" (rect 0 0 66 19)(font "Intel Clear" (font_size 8)))
		(text "RAM2[7..0]" (rect 21 27 87 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "RAM4[7..0]" (rect 0 0 66 19)(font "Intel Clear" (font_size 8)))
		(text "RAM4[7..0]" (rect 21 43 87 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "RAM5[7..0]" (rect 0 0 66 19)(font "Intel Clear" (font_size 8)))
		(text "RAM5[7..0]" (rect 21 59 87 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "star" (rect 0 0 22 19)(font "Intel Clear" (font_size 8)))
		(text "star" (rect 21 75 43 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "clear" (rect 0 0 28 19)(font "Intel Clear" (font_size 8)))
		(text "clear" (rect 21 91 49 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 0 112)
		(input)
		(text "clk" (rect 0 0 16 19)(font "Intel Clear" (font_size 8)))
		(text "clk" (rect 21 107 37 126)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112))
	)
	(port
		(pt 0 128)
		(input)
		(text "rst" (rect 0 0 15 19)(font "Intel Clear" (font_size 8)))
		(text "rst" (rect 21 123 36 142)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 224 32)
		(output)
		(text "RAM2_OUT[7..0]" (rect 0 0 100 19)(font "Intel Clear" (font_size 8)))
		(text "RAM2_OUT[7..0]" (rect 103 27 203 46)(font "Intel Clear" (font_size 8)))
		(line (pt 224 32)(pt 208 32)(line_width 3))
	)
	(port
		(pt 224 48)
		(output)
		(text "RAM4_OUT[7..0]" (rect 0 0 100 19)(font "Intel Clear" (font_size 8)))
		(text "RAM4_OUT[7..0]" (rect 103 43 203 62)(font "Intel Clear" (font_size 8)))
		(line (pt 224 48)(pt 208 48)(line_width 3))
	)
	(port
		(pt 224 64)
		(output)
		(text "RAM5_OUT[7..0]" (rect 0 0 100 19)(font "Intel Clear" (font_size 8)))
		(text "RAM5_OUT[7..0]" (rect 103 59 203 78)(font "Intel Clear" (font_size 8)))
		(line (pt 224 64)(pt 208 64)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 208 144))
	)
)
