// Seed: 1055258112
module module_0;
  reg id_1;
  initial id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output reg id_9;
  module_0 modCall_1 ();
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = 1'h0;
  wor id_10;
  initial begin : LABEL_0
    id_9 <= id_6 == id_7;
  end
  parameter id_11 = 1;
  assign id_10 = -1;
endmodule
