#ifndef __AX81_2X12G12S_H_
#define __AX81_2X12G12S_H_

#define AX81_2X12G12S_AP_MAX 1024

#define AX81_2X12G12S_ETHPORT_DEFAULT_ATTR  \
	{ETH_ATTR_ENABLE,1518,PORT_FULL_DUPLEX_E,PORT_SPEED_1000_E,	\
	 ETH_ATTR_DISABLE,ETH_ATTR_DISABLE,ETH_ATTR_ON,ETH_ATTR_ON,	\
	 ETH_ATTR_ON,ETH_ATTR_OFF,COMBO_PHY_MEDIA_PREFER_COPPER} 
#if 0
board_port_t ax71_2x12g12s_board_port_arr[] =
{
	{ASIC, -1, -1, AX71_2X12G12S_ETHPORT_DEFAULT_ATTR}, 
	{ASIC, -1, -1, AX71_2X12G12S_ETHPORT_DEFAULT_ATTR}, 
	{ASIC, -1, -1, AX71_2X12G12S_ETHPORT_DEFAULT_ATTR}, 
	{ASIC, -1, -1, AX71_2X12G12S_ETHPORT_DEFAULT_ATTR}, 
	{ASIC, -1, -1, AX71_2X12G12S_ETHPORT_DEFAULT_ATTR}, 
	{ASIC, -1, -1, AX71_2X12G12S_ETHPORT_DEFAULT_ATTR}, 
	{ASIC, -1, -1, AX71_2X12G12S_ETHPORT_DEFAULT_ATTR}, 
	{ASIC, -1, -1, AX71_2X12G12S_ETHPORT_DEFAULT_ATTR}, 
	{ASIC, -1, -1, AX71_2X12G12S_ETHPORT_DEFAULT_ATTR}, 
	{ASIC, -1, -1, AX71_2X12G12S_ETHPORT_DEFAULT_ATTR}, 
	{ASIC, -1, -1, AX71_2X12G12S_ETHPORT_DEFAULT_ATTR}, 
	{ASIC, -1, -1, AX71_2X12G12S_ETHPORT_DEFAULT_ATTR}, 
	{ASIC, -1, -1, AX71_2X12G12S_ETHPORT_DEFAULT_ATTR}, 
	{ASIC, -1, -1, AX71_2X12G12S_ETHPORT_DEFAULT_ATTR}, 
	{ASIC, -1, -1, AX71_2X12G12S_ETHPORT_DEFAULT_ATTR}, 
	{ASIC, -1, -1, AX71_2X12G12S_ETHPORT_DEFAULT_ATTR}, 
	{ASIC, -1, -1, AX71_2X12G12S_ETHPORT_DEFAULT_ATTR}, 
	{ASIC, -1, -1, AX71_2X12G12S_ETHPORT_DEFAULT_ATTR}, 
	{ASIC, -1, -1, AX71_2X12G12S_ETHPORT_DEFAULT_ATTR}, 
	{ASIC, -1, -1, AX71_2X12G12S_ETHPORT_DEFAULT_ATTR}, 
	{ASIC, -1, -1, AX71_2X12G12S_ETHPORT_DEFAULT_ATTR}, 
	{ASIC, -1, -1, AX71_2X12G12S_ETHPORT_DEFAULT_ATTR}, 
	{ASIC, -1, -1, AX71_2X12G12S_ETHPORT_DEFAULT_ATTR}, 
	{ASIC, -1, -1, AX71_2X12G12S_ETHPORT_DEFAULT_ATTR}, 
	{ASIC, -1, -1, AX71_2X12G12S_ETHPORT_DEFAULT_ATTR}, 
	{ASIC, -1, -1, AX71_2X12G12S_ETHPORT_DEFAULT_ATTR}, 
}

#endif
#endif
