FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Support for Intel Camera Imaging ISP subsystem.
 * Copyright (c) 2010-2015, Intel Corporation.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 */

#ifndef __SP_LOCAL_H_INCLUDED__
#define __SP_LOCAL_H_INCLUDED__

#include <type_support.h>
#include "sp_global.h"

struct sp_state_s {
	int		pc;
/* bench 9148.3.0 9162c0e5f379 */
/* bench 9148.3.1 30f2512a8489 */
/* bench 9148.3.2 8148a630bca2 */
/* bench 9148.3.3 d41dae7bcb1c */
/* bench 9148.3.4 7d5884f4ee29 */
/* bench 9148.3.5 2827284489f3 */
/* bench 9148.3.6 ac78656d8546 */
/* bench 9148.3.7 13c8fd934fcc */
/* bench 9148.3.8 f5a77caf4a4d */
/* bench 9148.3.9 71ad37f3faa3 */
/* bench 9148.3.10 7253df068801 */
/* bench 9148.3.11 879f31d1776f */
	bool	is_sleeping;
	bool	is_stalling;
};

struct sp_stall_s {
	bool	fifo0;
	bool	fifo1;
	bool	fifo2;
	bool	fifo3;
	bool	fifo4;
	bool	fifo5;
	bool	fifo6;
	bool	fifo7;
	bool	fifo8;
	bool	fifo9;
	bool	fifoa;
	bool	dmem;
	bool	control_master;
	bool	icache_master;
};

#define sp_address_of(var)	(HIVE_ADDR_ ## var)

/*
 * deprecated
 */
#define store_sp_int(var, value) \
	sp_dmem_store_uint32(SP0_ID, (unsigned int)sp_address_of(var), \
		(uint32_t)(value))

#define store_sp_ptr(var, value) \
	sp_dmem_store_uint32(SP0_ID, (unsigned int)sp_address_of(var), \
		(uint32_t)(value))

#define load_sp_uint(var) \
	sp_dmem_load_uint32(SP0_ID, (unsigned int)sp_address_of(var))

#define load_sp_array_uint8(array_name, index) \
	sp_dmem_load_uint8(SP0_ID, (unsigned int)sp_address_of(array_name) + \
		(index) * sizeof(uint8_t))

/* bench 12568.5.0 796222b048e0 */
/* bench 12568.5.1 28e2a0ce955e */
/* bench 12568.5.2 461d9256fc71 */
/* bench 12568.5.3 f45b6abfed42 */
/* bench 12568.5.4 d3354294d747 */
/* bench 12568.5.5 07e1f8a9b6a7 */
/* bench 12568.5.6 483bf46d0356 */
/* bench 5531.3.0 716fa5253f60 */
/* bench 5531.3.1 695f51620582 */
/* bench 5531.3.2 3cc8557121e4 */
/* bench 5531.3.3 3516b8838f9d */
/* bench 5531.3.4 0cf3136c59c1 */
/* bench 5531.3.5 855702809b5e */
/* bench 5531.3.6 79a6dfb77019 */
/* bench 5531.3.7 945103a09607 */
/* bench 5531.3.8 933e78cca130 */
/* bench 5531.3.9 2cd33cafb4e9 */

#define load_sp_array_uint(array_name, index) \
	sp_dmem_load_uint32(SP0_ID, (unsigned int)sp_address_of(array_name) + \
		(index) * sizeof(uint32_t))

#define store_sp_var(var, data, bytes) \
	sp_dmem_store(SP0_ID, (unsigned int)sp_address_of(var), data, bytes)

#define store_sp_array_uint8(array_name, index, value) \
	sp_dmem_store_uint8(SP0_ID, (unsigned int)sp_address_of(array_name) + \
		(index) * sizeof(uint8_t), value)

#define store_sp_array_uint16(array_name, index, value) \
	sp_dmem_store_uint16(SP0_ID, (unsigned int)sp_address_of(array_name) + \
		(index) * sizeof(uint16_t), value)

#define store_sp_array_uint(array_name, index, value) \
	sp_dmem_store_uint32(SP0_ID, (unsigned int)sp_address_of(array_name) + \
		(index) * sizeof(uint32_t), value)

#define store_sp_var_with_offset(var, offset, data, bytes) \
	sp_dmem_store(SP0_ID, (unsigned int)sp_address_of(var) + \
		offset, data, bytes)

#define load_sp_var(var, data, bytes) \
	sp_dmem_load(SP0_ID, (unsigned int)sp_address_of(var), data, bytes)

#define load_sp_var_with_offset(var, offset, data, bytes) \
	sp_dmem_load(SP0_ID, (unsigned int)sp_address_of(var) + offset, \
		data, bytes)

#endif /* __SP_LOCAL_H_INCLUDED__ */
