[{"DBLP title": "Human-Centric Computing.", "DBLP authors": ["Jan M. Rabaey"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2956529", "OA papers": [{"PaperId": "https://openalex.org/W2998007621", "PaperTitle": "Human-Centric Computing", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, Berkeley": 0.5, "Imec": 0.5}, "Authors": ["Jan M. Rabaey"]}]}, {"DBLP title": "A 2.56-Gb/s Serial Wireline Transceiver That Supports an Auxiliary Channel in 65-nm CMOS.", "DBLP authors": ["Xiaoran Wang", "Tianwei Liu", "Shita Guo", "Mitchell A. Thornton", "Ping Gui"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2931478", "OA papers": [{"PaperId": "https://openalex.org/W2968546559", "PaperTitle": "A 2.56-Gb/s Serial Wireline Transceiver That Supports an Auxiliary Channel in 65-nm CMOS", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Southern Methodist University": 5.0}, "Authors": ["Xiaoran Wang", "Tianwei Liu", "Shita Guo", "Mitchell A. Thornton", "Ping Gui"]}]}, {"DBLP title": "A 10-Gb/s Eye-Opening Monitor Circuit for Receiver Equalizer Adaptations in 65-nm CMOS.", "DBLP authors": ["Yu-Chuan Lin", "Hen-Wai Tsao"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2935305", "OA papers": [{"PaperId": "https://openalex.org/W2971805353", "PaperTitle": "A 10-Gb/s Eye-Opening Monitor Circuit for Receiver Equalizer Adaptations in 65-nm CMOS", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Yu-Chuan Lin", "Hen-Wai Tsao"]}]}, {"DBLP title": "OPU: An FPGA-Based Overlay Processor for Convolutional Neural Networks.", "DBLP authors": ["Yunxuan Yu", "Chen Wu", "Tiandong Zhao", "Kun Wang", "Lei He"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2939726", "OA papers": [{"PaperId": "https://openalex.org/W2979455536", "PaperTitle": "OPU: An FPGA-Based Overlay Processor for Convolutional Neural Networks", "Year": 2020, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"University of California, Los Angeles": 5.0}, "Authors": ["Yunxuan Yu", "Chen Wu", "Tiandong Zhao", "Kun Wang", "Lei He"]}]}, {"DBLP title": "Vesti: Energy-Efficient In-Memory Computing Accelerator for Deep Neural Networks.", "DBLP authors": ["Shihui Yin", "Zhewei Jiang", "Minkyu Kim", "Tushar Gupta", "Mingoo Seok", "Jae-Sun Seo"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2940649", "OA papers": [{"PaperId": "https://openalex.org/W2981124343", "PaperTitle": "Vesti: Energy-Efficient In-Memory Computing Accelerator for Deep Neural Networks", "Year": 2020, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Arizona State University": 3.0, "Columbia University": 1.0, "City University of Seattle": 1.0, "Synopsys (United States)": 1.0}, "Authors": ["Shihui Yin", "Zhewei Jiang", "Min-Kyu Kim", "Tushar Gupta", "Mingoo Seok", "Jae-sun Seo"]}]}, {"DBLP title": "A Training-Efficient Hybrid-Structured Deep Neural Network With Reconfigurable Memristive Synapses.", "DBLP authors": ["Kangjun Bai", "Qiyuan An", "Lingjia Liu", "Yang Yi"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2942267", "OA papers": [{"PaperId": "https://openalex.org/W2979610412", "PaperTitle": "A Training-Efficient Hybrid-Structured Deep Neural Network With Reconfigurable Memristive Synapses", "Year": 2020, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Virginia Tech": 4.0}, "Authors": ["Kangjun Bai", "Qiyuan An", "Lingjia Liu", "Yang Yi"]}]}, {"DBLP title": "Mapping Spiking Neural Networks to Neuromorphic Hardware.", "DBLP authors": ["Adarsha Balaji", "Francky Catthoor", "Anup Das", "Yuefeng Wu", "Khanh Huynh", "Francesco Dell'Anna", "Giacomo Indiveri", "Jeffrey L. Krichmar", "Nikil D. Dutt", "Siebren Schaafsma"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2951493", "OA papers": [{"PaperId": "https://openalex.org/W2989683650", "PaperTitle": "Mapping Spiking Neural Networks to Neuromorphic Hardware", "Year": 2020, "CitationCount": 66, "EstimatedCitation": 66, "Affiliations": {"Drexel University": 2.0, "Imec": 1.0, "Imec the Netherlands": 4.0, "University of Zurich": 1.0, "University of California, Irvine": 2.0}, "Authors": ["Adarsha Balaji", "Francky Catthoor", "Anup Das", "Yuefeng Wu", "Khanh An Huynh", "Francesco Dell'Anna", "Giacomo Indiveri", "Jeffrey L. Krichmar", "Nikil Dutt", "Siebren Schaafsma"]}]}, {"DBLP title": "An Energy-Efficient Deep Convolutional Neural Network Inference Processor With Enhanced Output Stationary Dataflow in 65-nm CMOS.", "DBLP authors": ["Jaehyeong Sim", "Somin Lee", "Lee-Sup Kim"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2935251", "OA papers": [{"PaperId": "https://openalex.org/W2971734772", "PaperTitle": "An Energy-Efficient Deep Convolutional Neural Network Inference Processor With Enhanced Output Stationary Dataflow in 65-nm CMOS", "Year": 2020, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0}, "Authors": ["Jaehyeong Sim", "Somin Lee", "Lee-Sup Kim"]}]}, {"DBLP title": "A Low-Cost and High-Throughput FPGA Implementation of the Retinex Algorithm for Real-Time Video Enhancement.", "DBLP authors": ["Jin Woo Park", "Hyokeun Lee", "Boyeal Kim", "Dong-Goo Kang", "Seung Oh Jin", "Hyun Kim", "Hyuk-Jae Lee"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2936260", "OA papers": [{"PaperId": "https://openalex.org/W2972489070", "PaperTitle": "A Low-Cost and High-Throughput FPGA Implementation of the Retinex Algorithm for Real-Time Video Enhancement", "Year": 2020, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Seoul National University": 3.0, "Korea Electrotechnology Research Institute": 2.0, "Seoul National University of Science and Technology": 1.0}, "Authors": ["Jinwoo Park", "Hyo-Keun Lee", "Boyeal Kim", "Dong-goo Kang", "Seung Won Jin", "Hyun Jung Kim"]}]}, {"DBLP title": "AddNet: Deep Neural Networks Using FPGA-Optimized Multipliers.", "DBLP authors": ["Julian Faraone", "Martin Kumm", "Martin Hardieck", "Peter Zipf", "Xueyuan Liu", "David Boland", "Philip H. W. Leong"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2939429", "OA papers": [{"PaperId": "https://openalex.org/W2976047473", "PaperTitle": "AddNet: Deep Neural Networks Using FPGA-Optimized Multipliers", "Year": 2020, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"University of Sydney": 4.0, "Fulda University of Applied Sciences": 1.0, "University of Kassel": 2.0}, "Authors": ["Julian Faraone", "Martin Kumm", "Martin Hardieck", "Peter Zipf", "Xue-Yuan Liu", "David Boland", "Philip H. W. Leong"]}]}, {"DBLP title": "An FPGA-Based 1-GHz, 128 \u00d7 128 Cross-Correlator for Aperture Synthesis Imaging.", "DBLP authors": ["Muhammad Asif", "Xiangzhou Guo", "Anyong Hu", "Jungang Miao"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2937990", "OA papers": [{"PaperId": "https://openalex.org/W2972793126", "PaperTitle": "An FPGA-Based 1-GHz, $128\\times128$ Cross-Correlator for Aperture Synthesis Imaging", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Beihang University": 4.0}, "Authors": ["Muhammad Asif", "Xiangzhou Guo", "Anyong Hu", "Jungang Miao"]}]}, {"DBLP title": "Enabling Dynamic Communication for Runtime Circuit Relocation.", "DBLP authors": ["Adewale Adetomi", "Godwin Enemali", "Tughrul Arslan"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2934927", "OA papers": [{"PaperId": "https://openalex.org/W2971334915", "PaperTitle": "Enabling Dynamic Communication for Runtime Circuit Relocation", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Edinburgh": 3.0}, "Authors": ["Adewale Adetomi", "Godwin Enemali", "Tughrul Arslan"]}]}, {"DBLP title": "Selection of Primary Output Vectors to Observe Under Multicycle Tests.", "DBLP authors": ["Irith Pomeranz"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2941883", "OA papers": [{"PaperId": "https://openalex.org/W2978532862", "PaperTitle": "Selection of Primary Output Vectors to Observe Under Multicycle Tests", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Test Pattern Generation and Critical Path Selection in the Presence of Statistical Delays.", "DBLP authors": ["Pavan Kumar Javvaji", "Spyros Tragoudas"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2941426", "OA papers": [{"PaperId": "https://openalex.org/W2979885967", "PaperTitle": "Test Pattern Generation and Critical Path Selection in the Presence of Statistical Delays", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Southern Illinois University Carbondale": 2.0}, "Authors": ["Pavan Kumar Javvaji", "Spyros Tragoudas"]}]}, {"DBLP title": "A High-Throughput Subspace Pursuit Processor for ECG Recovery in Compressed Sensing Using Square-Root-Free MGS QR Decomposition.", "DBLP authors": ["Yizhong Liu", "Tian Song", "Yiqi Zhuang"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2936867", "OA papers": [{"PaperId": "https://openalex.org/W2974891937", "PaperTitle": "A High-Throughput Subspace Pursuit Processor for ECG Recovery in Compressed Sensing Using Square-Root-Free MGS QR Decomposition", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Xidian University": 2.0, "Tokushima University": 1.0}, "Authors": ["Yizhong Liu", "Tian Song", "Yiqi Zhuang"]}]}, {"DBLP title": "A Novel Time-Shared and LUT-Less Pipelined Architecture for LMS Adaptive Filter.", "DBLP authors": ["Ranendra Kumar Sarma", "Mohd. Tasleem Khan", "Rafi Ahamed Shaik", "Jinti Hazarika"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2935399", "OA papers": [{"PaperId": "https://openalex.org/W2971373870", "PaperTitle": "A Novel Time-Shared and LUT-Less Pipelined Architecture for LMS Adaptive Filter", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Intel (India)": 1.0, "Taiwan Semiconductor Manufacturing Company (Taiwan)": 1.0, "Indian Institute of Technology Guwahati": 2.0}, "Authors": ["Ranendra Kumar Sarma", "Mohd Shahnawaz Khan", "Shaik Rafi Ahamed", "Jinti Hazarika"]}]}, {"DBLP title": "ASP-SIFT: Using Analog Signal Processing Architecture to Accelerate Keypoint Detection of SIFT Algorithm.", "DBLP authors": ["Zichen Fan", "Zheyu Liu", "Zheng Qu", "Fei Qiao", "Qi Wei", "Xinjun Liu", "Yinan Sun", "Shuzheng Xu", "Huazhong Yang"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2936818", "OA papers": [{"PaperId": "https://openalex.org/W2973070870", "PaperTitle": "ASP-SIFT: Using Analog Signal Processing Architecture to Accelerate Keypoint Detection of SIFT Algorithm", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Tsinghua University": 9.0}, "Authors": ["Fan Zichen", "Zheyu Liu", "Zheng Qu", "Fei Qiao", "Qi Wei", "Xin-Jun Liu", "Yinan Sun", "Shuzheng Xu", "Huazhong Yang"]}]}, {"DBLP title": "A Low-Power Reconfigurable Narrowband/Wideband LNA for Cognitive Radio-Wireless Sensor Network.", "DBLP authors": ["A. R. Aravinth Kumar", "Ashudeb Dutta", "Bibhu Datta Sahoo"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2939708", "OA papers": [{"PaperId": "https://openalex.org/W2976970479", "PaperTitle": "A Low-Power Reconfigurable Narrowband/Wideband LNA for Cognitive Radio-Wireless Sensor Network", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Indian Institute of Technology Hyderabad": 2.0, "Indian Institute of Technology Kharagpur": 1.0}, "Authors": ["Ashok Kumar", "Ashudeb Dutta", "Bibhu Prasad Sahoo"]}]}, {"DBLP title": "A Compact 0.3-V Class AB Bulk-Driven OTA.", "DBLP authors": ["Tomasz Kulej", "Fabian Khateb"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2937206", "OA papers": [{"PaperId": "https://openalex.org/W2972654023", "PaperTitle": "A Compact 0.3-V Class AB Bulk-Driven OTA", "Year": 2020, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"Cz\u0119stochowa University of Technology": 1.0, "Brno University of Technology": 0.5, "Czech Technical University in Prague": 0.5}, "Authors": ["Tomasz Kulej", "Fabian Khateb"]}]}, {"DBLP title": "Behavioral Modeling of Tunable I/O Drivers With Preemphasis Including Power Supply Noise.", "DBLP authors": ["Huan Yu", "Tim Michalka", "Mourad Larbi", "Madhavan Swaminathan"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2936815", "OA papers": [{"PaperId": "https://openalex.org/W2972221160", "PaperTitle": "Behavioral Modeling of Tunable I/O Drivers With Preemphasis Including Power Supply Noise", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Georgia Institute of Technology": 3.0, "Qualcomm (United States)": 1.0}, "Authors": ["Huan Yu", "Tim Michalka", "Mourad Larbi", "Madhavan Swaminathan"]}]}, {"DBLP title": "A Highly Efficient Conditional Feedthrough Pulsed Flip-Flop for High-Speed Applications.", "DBLP authors": ["Dashan Pan", "Chao Ma", "Lanqi Cheng", "Hao Min"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2934899", "OA papers": [{"PaperId": "https://openalex.org/W2970815442", "PaperTitle": "A Highly Efficient Conditional Feedthrough Pulsed Flip-Flop for High-Speed Applications", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Fudan University": 2.0, "Shanghai Innovative Research Center of Traditional Chinese Medicine": 2.0}, "Authors": ["Dashan Pan", "Chao Ma", "Lanqi Cheng", "Hao Min"]}]}, {"DBLP title": "TS Cache: A Fast Cache With Timing-Speculation Mechanism Under Low Supply Voltages.", "DBLP authors": ["Shan Shen", "Tianxiang Shao", "Xiaojing Shang", "Yichen Guo", "Ming Ling", "Jun Yang", "Longxing Shi"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2935227", "OA papers": [{"PaperId": "https://openalex.org/W2972279655", "PaperTitle": "TS Cache: A Fast Cache With Timing-Speculation Mechanism Under Low Supply Voltages", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Southeast University": 7.0}, "Authors": ["Shan Shen", "Tianxiang Shao", "Xiaojing Shang", "Yichen Guo", "Ming Ling", "Jun Yang", "Longxing Shi"]}]}, {"DBLP title": "Secure STT-MRAM Bit-Cell Design Resilient to Differential Power Analysis Attacks.", "DBLP authors": ["Samir Ben Dodo", "Rajendra Bishnoi", "Mehdi Baradaran Tahoori"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2940449", "OA papers": [{"PaperId": "https://openalex.org/W2977712546", "PaperTitle": "Secure STT-MRAM Bit-Cell Design Resilient to Differential Power Analysis Attacks", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Samir Ben Dodo", "Rajendra Bishnoi", "Mehdi B. Tahoori"]}]}, {"DBLP title": "DART: A Framework for Determining Approximation Levels in an Approximable Memory Hierarchy.", "DBLP authors": ["Roohollah Yarmand", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2935832", "OA papers": [{"PaperId": "https://openalex.org/W2971663163", "PaperTitle": "DART: A Framework for Determining Approximation Levels in an Approximable Memory Hierarchy", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Tehran": 2.5, "Institute for Research in Fundamental Sciences": 0.5, "University of Southern California": 1.0}, "Authors": ["Roohollah Yarmand", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"]}]}, {"DBLP title": "Vital-Sign Processing Receiver With Clutter Elimination Using Servo Feedback Loop for UWB Pulse Radar System.", "DBLP authors": ["Chia-Hung Chang", "Wei-Hsien Chen"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2940035", "OA papers": [{"PaperId": "https://openalex.org/W2975753554", "PaperTitle": "Vital-Sign Processing Receiver With Clutter Elimination Using Servo Feedback Loop for UWB Pulse Radar System", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Feng Chia University": 1.0, "National Yang Ming Chiao Tung University": 1.0}, "Authors": ["Chia-Hung Chang", "Wei-Hsien Chen"]}]}, {"DBLP title": "A Semiparallel Full-Adder in IMPLY Logic.", "DBLP authors": ["Shokat Ganjeheizadeh Rohani", "Nima Taherinejad", "David Radakovits"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2936873", "OA papers": [{"PaperId": "https://openalex.org/W2972614379", "PaperTitle": "A Semiparallel Full-Adder in IMPLY Logic", "Year": 2020, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"TU Wien": 3.0}, "Authors": ["Shokat Ganjeheizadeh Rohani", "Nima TaheriNejad", "David Radakovits"]}]}, {"DBLP title": "The Mesochronous Dual-Clock FIFO Buffer.", "DBLP authors": ["Dimitrios Konstantinou", "Anastasios Psarras", "Chrysostomos Nicopoulos", "Giorgos Dimitrakopoulos"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2946348", "OA papers": [{"PaperId": "https://openalex.org/W2981928219", "PaperTitle": "The Mesochronous Dual-Clock FIFO Buffer", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Democritus University of Thrace": 3.0, "University of Cyprus": 1.0}, "Authors": ["Dimitrios Konstantinou", "Anastasios Psarras", "Chrysostomos Nicopoulos", "Giorgos Dimitrakopoulos"]}]}, {"DBLP title": "Memory Optimization for Energy-Efficient Differentially Private Deep Learning.", "DBLP authors": ["Jonathon Edstrom", "Hritom Das", "Yiwen Xu", "Na Gong"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2946128", "OA papers": [{"PaperId": "https://openalex.org/W2982814561", "PaperTitle": "Memory Optimization for Energy-Efficient Differentially Private Deep Learning", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"North Dakota State University": 3.0, "University of South Alabama": 1.0}, "Authors": ["Jonathon Edstrom", "Hritom Das", "Yiwen Xu", "Na Gong"]}]}, {"DBLP title": "Improving the Accuracy and Hardware Efficiency of Neural Networks Using Approximate Multipliers.", "DBLP authors": ["Mohammad Saeed Ansari", "Vojtech Mrazek", "Bruce F. Cockburn", "Luk\u00e1s Sekanina", "Zdenek Vas\u00edcek", "Jie Han"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2940943", "OA papers": [{"PaperId": "https://openalex.org/W2980235527", "PaperTitle": "Improving the Accuracy and Hardware Efficiency of Neural Networks Using Approximate Multipliers", "Year": 2020, "CitationCount": 61, "EstimatedCitation": 61, "Affiliations": {"University of Alberta": 3.0, "Brno University of Technology": 3.0}, "Authors": ["Mohammad Ansari", "Vojtech Mrazek", "Bruce F. Cockburn", "Lukas Sekanina", "Zdenek Vasicek", "Jie Han"]}]}, {"DBLP title": "Low-Complexity Distributed-Arithmetic-Based Pipelined Architecture for an LSTM Network.", "DBLP authors": ["Krishna Praveen Yalamarthy", "Saurabh Dhall", "Mohd. Tasleem Khan", "Rafi Ahamed Shaik"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2941921", "OA papers": [{"PaperId": "https://openalex.org/W2979624870", "PaperTitle": "Low-Complexity Distributed-Arithmetic-Based Pipelined Architecture for an LSTM Network", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Georgia Institute of Technology": 1.0, "Samsung (India)": 1.0, "Taiwan Semiconductor Manufacturing Company (Taiwan)": 1.0, "Indian Institute of Technology Guwahati": 1.0}, "Authors": ["Krishna Praveen Yalamarthy", "Saurabh Dhall", "Mohd Shahnawaz Khan", "Shaik Rafi Ahamed"]}]}, {"DBLP title": "Interconnect-Based PUF With Signature Uniqueness Enhancement.", "DBLP authors": ["Liting Yu", "Xiaoxiao Wang", "Fahim Rahman", "Mark M. Tehranipoor"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2943686", "OA papers": [{"PaperId": "https://openalex.org/W2989384769", "PaperTitle": "Interconnect-Based PUF With Signature Uniqueness Enhancement", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Beihang University": 2.0, "University of Florida": 2.0}, "Authors": ["Liting Yu", "Xiaoxiao Wang", "Fahim Rahman", "Mark Tehranipoor"]}]}, {"DBLP title": "Design and Implementation of Encryption/Decryption Architectures for BFV Homomorphic Encryption Scheme.", "DBLP authors": ["Ahmet Can Mert", "Erdin\u00e7 \u00d6zt\u00fcrk", "Erkay Savas"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2943127", "OA papers": [{"PaperId": "https://openalex.org/W2979557494", "PaperTitle": "Design and Implementation of Encryption/Decryption Architectures for BFV Homomorphic Encryption Scheme", "Year": 2020, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Sabanc\u0131 University": 3.0}, "Authors": ["Ahmet Can Mert", "Erdin\u00e7 \u00d6zt\u00fcrk", "Erkay Savas"]}]}, {"DBLP title": "EMFORCED: EM-Based Fingerprinting Framework for Remarked and Cloned Counterfeit IC Detection Using Machine Learning Classification.", "DBLP authors": ["Andrew Stern", "Ulbert Botero", "Fahim Rahman", "Domenic Forte", "Mark M. Tehranipoor"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2949733", "OA papers": [{"PaperId": "https://openalex.org/W2989517624", "PaperTitle": "EMFORCED: EM-Based Fingerprinting Framework for Remarked and Cloned Counterfeit IC Detection Using Machine Learning Classification", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Florida": 5.0}, "Authors": ["Andrew M. Stern", "Ulbert J. Botero", "Fahim Rahman", "Domenic Forte", "Mark Tehranipoor"]}]}, {"DBLP title": "Static Power Side-Channel Analysis - An Investigation of Measurement Factors.", "DBLP authors": ["Thorben Moos", "Amir Moradi", "Bastian Richter"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2948141", "OA papers": [{"PaperId": "https://openalex.org/W2988480003", "PaperTitle": "Static Power Side-Channel Analysis\u2014An Investigation of Measurement Factors", "Year": 2020, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Ruhr University Bochum": 3.0}, "Authors": ["Thorben Moos", "Amir Moradi", "Bastian Richter"]}]}, {"DBLP title": "A Sub-1-V 100-mA OCL-LDO Regulator With Process-Temperature-Aware Design for Transient Sustainability.", "DBLP authors": ["Dong Wang", "Pak Kwong Chan"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2940489", "OA papers": [{"PaperId": "https://openalex.org/W2978581619", "PaperTitle": "A Sub-1-V 100-mA OCL-LDO Regulator With Process-Temperature-Aware Design for Transient Sustainability", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Nanyang Technological University": 2.0}, "Authors": ["Ben Zhong Tang", "Pak H. Chan"]}]}, {"DBLP title": "A 600-mA, Fast-Transient Low-Dropout Regulator With Pseudo-ESR Technique in 0.18- m CMOS Process.", "DBLP authors": ["Kan Li", "Xiao Xiao", "Xiangliang Jin", "Yuanjin Zheng"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2947534", "OA papers": [{"PaperId": "https://openalex.org/W2984352869", "PaperTitle": "A 600-mA, Fast-Transient Low-Dropout Regulator With Pseudo-ESR Technique in 0.18-$\\mu$ m CMOS Process", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Nanyang Technological University": 2.0, "Xiangtan University": 1.0, "Hunan Normal University": 1.0}, "Authors": ["Kan Li", "Xiao Xiao", "Xiangliang Jin", "Yuanjin Zheng"]}]}, {"DBLP title": "Distributed Pass Gates in Power Delivery Systems With Digital Low-Dropout Regulators.", "DBLP authors": ["Albert Ciprut", "Eby G. Friedman"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2941967", "OA papers": [{"PaperId": "https://openalex.org/W2980368362", "PaperTitle": "Distributed Pass Gates in Power Delivery Systems With Digital Low-Dropout Regulators", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Rochester": 2.0}, "Authors": ["Albert Ciprut", "Eby G. Friedman"]}]}, {"DBLP title": "Fast Analytic Electromigration Analysis for General Multisegment Interconnect Wires.", "DBLP authors": ["Liang Chen", "Sheldon X.-D. Tan", "Zeyu Sun", "Shaoyi Peng", "Min Tang", "Junfa Mao"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2940197", "OA papers": [{"PaperId": "https://openalex.org/W2975937460", "PaperTitle": "Fast Analytic Electromigration Analysis for General Multisegment Interconnect Wires", "Year": 2020, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Shanghai Jiao Tong University": 3.0, "University of California, Riverside": 3.0}, "Authors": ["Liang Chen", "Sheldon X.-D. Tan", "Zeyu Sun", "Shaoyi Peng", "Min Tang", "Jun-Fa Mao"]}]}, {"DBLP title": "Aging-Aware Instruction-Level Statistical Dynamic Timing Analysis for Embedded Processors.", "DBLP authors": ["Iraj Moghaddasi", "Mostafa E. Salehi", "Mehdi Kargahi"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2947757", "OA papers": [{"PaperId": "https://openalex.org/W2985539467", "PaperTitle": "Aging-Aware Instruction-Level Statistical Dynamic Timing Analysis for Embedded Processors", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Tehran": 3.0}, "Authors": ["Iraj Moghaddasi", "Mostafa E. Salehi", "Mehdi Kargahi"]}]}, {"DBLP title": "Achieving Energy Efficiency for Near-Threshold Circuits Through Postfabrication Calibration and Adaptation.", "DBLP authors": ["Mohammad Saber Golanbari", "Saman Kiamehr", "Fabian Oboril", "Anteneh Gebregiorgis", "Mehdi Baradaran Tahoori"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2945026", "OA papers": [{"PaperId": "https://openalex.org/W2998704098", "PaperTitle": "Achieving Energy Efficiency for Near-Threshold Circuits Through Postfabrication Calibration and Adaptation", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Karlsruhe Institute of Technology": 5.0}, "Authors": ["Mohammad Saber Golanbari", "Saman Kiamehr", "Fabian Oboril", "Anteneh Gebregiorgis", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Exploring Warp Criticality in Near-Threshold GPGPU Applications Using a Dynamic Choke Point Analysis.", "DBLP authors": ["Sourav Sanyal", "Prabal Basu", "Aatreyi Bal", "Sanghamitra Roy", "Koushik Chakraborty"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2943450", "OA papers": [{"PaperId": "https://openalex.org/W2979507628", "PaperTitle": "Exploring Warp Criticality in Near-Threshold GPGPU Applications Using a Dynamic Choke Point Analysis", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Utah State University": 5.0}, "Authors": ["S. Sanyal", "Prabal Basu", "Aatreyi Bal", "Sanghamitra Roy", "Koushik Chakraborty"]}]}, {"DBLP title": "Algorithm and Architecture of an Efficient MIMO Detector With Cross-Level Parallel Tree-Search.", "DBLP authors": ["Guanghui He", "Xiaoyu Zhang", "Zhuojun Liang"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2947495", "OA papers": [{"PaperId": "https://openalex.org/W2982293047", "PaperTitle": "Algorithm and Architecture of an Efficient MIMO Detector With Cross-Level Parallel Tree-Search", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Shanghai Jiao Tong University": 3.0}, "Authors": ["Guanghui He", "Xiaoyu Zhang", "Zhuojun Liang"]}]}, {"DBLP title": "High-Throughput Low-Power Area-Efficient Outphasing Modulator Based on Unrolled and Pipelined Radix-2 CORDIC.", "DBLP authors": ["Diwei Li", "Dixian Zhao"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2946199", "OA papers": [{"PaperId": "https://openalex.org/W2982054655", "PaperTitle": "High-Throughput Low-Power Area-Efficient Outphasing Modulator Based on Unrolled and Pipelined Radix-2 CORDIC", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Southeast University": 2.0}, "Authors": ["Diwei Li", "Dixian Zhao"]}]}, {"DBLP title": "High-Resolution All-Digital Transmit Beamformer for High-Frequency and Wearable Ultrasound Imaging Systems.", "DBLP authors": ["Duo Sheng", "Jun-Wei Lin", "Yi-Hsiang Wang", "Chih-Chung Huang"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2950707", "OA papers": [{"PaperId": "https://openalex.org/W2987483276", "PaperTitle": "High-Resolution All-Digital Transmit Beamformer for High-Frequency and Wearable Ultrasound Imaging Systems", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Fu Jen Catholic University": 3.0, "National Cheng Kung University": 1.0}, "Authors": ["Duo Sheng", "Jun Lin", "Yi-Hsiang Wang", "Chih-Chung Huang"]}]}, {"DBLP title": "Conflux - An Asynchronous Two-to-One Multiplexor for Time-Division Multiplexing and Clockless, Tokenless Readout.", "DBLP authors": ["James R. Hoff"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2942820", "OA papers": [{"PaperId": "https://openalex.org/W2975503764", "PaperTitle": "Conflux\u2014An Asynchronous Two-to-One Multiplexor for Time-Division Multiplexing and Clockless, Tokenless Readout", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Fermilab": 1.0}, "Authors": ["James Hoff"]}]}, {"DBLP title": "architect: Arbitrary-Precision Hardware With Digit Elision for Efficient Iterative Compute.", "DBLP authors": ["He Li", "James J. Davis", "John Wickerson", "George A. Constantinides"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2945257", "OA papers": [{"PaperId": "https://openalex.org/W2981478831", "PaperTitle": "architect: Arbitrary-Precision Hardware With Digit Elision for Efficient Iterative Compute", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Imperial College London": 4.0}, "Authors": ["He Li", "James Davis", "John Wickerson", "George A. Constantinides"]}]}, {"DBLP title": "Ara: A 1-GHz+ Scalable and Energy-Efficient RISC-V Vector Processor With Multiprecision Floating-Point Support in 22-nm FD-SOI.", "DBLP authors": ["Matheus A. Cavalcante", "Fabian Schuiki", "Florian Zaruba", "Michael Schaffner", "Luca Benini"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2950087", "OA papers": [{"PaperId": "https://openalex.org/W2994193159", "PaperTitle": "Ara: A 1-GHz+ Scalable and Energy-Efficient RISC-V Vector Processor With Multiprecision Floating-Point Support in 22-nm FD-SOI", "Year": 2020, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"ETH Zurich": 3.5, "Google (United States)": 1.0, "University of Bologna": 0.5}, "Authors": ["Matheus de Ara\u00fajo Cavalcante", "Fabian Schuiki", "Florian Zaruba", "Michael Schaffner", "Luca Benini"]}]}, {"DBLP title": "Extra Clocking of LFSR Seeds for Improved Path Delay Fault Coverage.", "DBLP authors": ["Irith Pomeranz"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2947340", "OA papers": [{"PaperId": "https://openalex.org/W2984131905", "PaperTitle": "Extra Clocking of LFSR Seeds for Improved Path Delay Fault Coverage", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Maintaining Scalability of Test Generation Using Multicore Shared Memory Systems.", "DBLP authors": ["Stavros Hadjitheophanous", "Stelios N. Neophytou", "Maria K. Michael"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2947183", "OA papers": [{"PaperId": "https://openalex.org/W2982335319", "PaperTitle": "Maintaining Scalability of Test Generation Using Multicore Shared Memory Systems", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Cyprus": 2.0, "University of Nicosia": 1.0}, "Authors": ["Stavros Hadjitheophanous", "Stelios Neophytou", "Maria K. Michael"]}]}, {"DBLP title": "A Flexible and Efficient Real-Time ORB-Based Full-HD Image Feature Extraction Accelerator.", "DBLP authors": ["Rongdi Sun", "Jiuchao Qian", "Jos\u00e9 Romero Hung", "Zheng Gong", "Ruihang Miao", "Wuyang Xue", "Peilin Liu"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2945982", "OA papers": [{"PaperId": "https://openalex.org/W2998714877", "PaperTitle": "A Flexible and Efficient Real-Time ORB-Based Full-HD Image Feature Extraction Accelerator", "Year": 2020, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Shanghai Jiao Tong University": 7.0}, "Authors": ["Rongdi Sun", "Jiuchao Qian", "Romero Hung Jose", "Zheng Gong", "Ruihang Miao", "Wuyang Xue", "Peilin Liu"]}]}, {"DBLP title": "A Low-Power, High-Speed Readout for Pixel Detectors Based on an Arbitration Tree.", "DBLP authors": ["Farah Fahim", "Siddhartha Joshi", "Seda Ogrenci Memik", "Hooman Mohseni"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2953871", "OA papers": [{"PaperId": "https://openalex.org/W3001779469", "PaperTitle": "A Low-Power, High-Speed Readout for Pixel Detectors Based on an Arbitration Tree", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Fermilab": 1.0, "Northwestern University": 3.0}, "Authors": ["Farah Fahim", "Siddhartha Joshi", "Gokhan Memik", "Hooman Mohseni"]}]}, {"DBLP title": "Logic IP for Low-Cost IC Design in Advanced CMOS Nodes.", "DBLP authors": ["Mehmet Meric Isgenc", "Mayler G. A. Martins", "V. Mohammed Zackriya", "Samuel N. Pagliarini", "Lawrence T. Pileggi"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2942825", "OA papers": [{"PaperId": "https://openalex.org/W2984857641", "PaperTitle": "Logic IP for Low-Cost IC Design in Advanced CMOS Nodes", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Carnegie Mellon University": 5.0}, "Authors": ["Mehmet Meric Isgenc", "Mayler G. A. Martins", "V. Mohammed Zackriya", "Samuel Pagliarini", "Larry Pileggi"]}]}, {"DBLP title": "Asymptotically Linear Analysis and Gate Probability Allocation Schemes in Probabilistic Circuits.", "DBLP authors": ["Li Tan", "Zhongcai Li", "Gang Su", "Desheng Wang"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2945083", "OA papers": [{"PaperId": "https://openalex.org/W2980968635", "PaperTitle": "Asymptotically Linear Analysis and Gate Probability Allocation Schemes in Probabilistic Circuits", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Huazhong University of Science and Technology": 3.0, "Changsha University": 1.0}, "Authors": ["Li Hai Tan", "Zhongcai Li", "Gang Su", "Desheng Wang"]}]}, {"DBLP title": "Multiple Sharing 7T1R Nonvolatile SRAM With an Improved Read/Write Margin and Reliable Restore Yield.", "DBLP authors": ["Zhiting Lin", "Yong Wang", "Chunyu Peng", "Xiulong Wu", "Xuan Li", "Junning Chen"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2953005", "OA papers": [{"PaperId": "https://openalex.org/W3008387290", "PaperTitle": "Multiple Sharing 7T1R Nonvolatile SRAM With an Improved Read/Write Margin and Reliable Restore Yield", "Year": 2020, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Anhui University": 6.0}, "Authors": ["Zhiting Lin", "Yong Wang", "Chunyu Peng", "Xiulong Wu", "Xuan Li", "Junning Chen"]}]}, {"DBLP title": "SRAM Stability Analysis and Performance-Reliability Tradeoff for Different Cache Configurations.", "DBLP authors": ["Rui Zhang", "Taizhi Liu", "Kexin Yang", "Chang-Chih Chen", "Linda Milor"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2956923", "OA papers": [{"PaperId": "https://openalex.org/W3001416760", "PaperTitle": "SRAM Stability Analysis and Performance\u2013Reliability Tradeoff for Different Cache Configurations", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Georgia Institute of Technology": 5.0}, "Authors": ["Rui Zhang", "Taizhi Liu", "Kexin Yang", "Chang-Chih Chen", "Linda Milor"]}]}, {"DBLP title": "Fault-Aware Dependability Enhancement Techniques for Flash Memories.", "DBLP authors": ["Shyue-Kung Lu", "Shu-Chi Yu", "Chun-Lung Hsu", "Chi-Tien Sun", "Masaki Hashizume", "Hiroyuki Yotsuyanagi"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2957830", "OA papers": [{"PaperId": "https://openalex.org/W2997673448", "PaperTitle": "Fault-Aware Dependability Enhancement Techniques for Flash Memories", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Taiwan University of Science and Technology": 1.0, "Global Unichip (Taiwan)": 1.0, "Industrial Technology Research Institute": 2.0, "Tokushima University": 2.0}, "Authors": ["Shyue-Kung Lu", "Shuchi Yu", "Chun-Lung Hsu", "Chi-Tien Sun", "Masaki Hashizume", "Hiroyuki Yotsuyanagi"]}]}, {"DBLP title": "Gain-Cell Embedded DRAMs: Modeling and Design Space.", "DBLP authors": ["Andrea Bonetti", "Roman Golman", "Robert Giterman", "Adam Teman", "Andreas Burg"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2955933", "OA papers": [{"PaperId": "https://openalex.org/W2999380330", "PaperTitle": "Gain-Cell Embedded DRAMs: Modeling and Design Space", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.0, "Bar-Ilan University": 3.0}, "Authors": ["Andrea Bonetti", "Roman Golman", "Robert Giterman", "Adam Teman", "Andreas Burg"]}]}, {"DBLP title": "REMAP+: An Efficient Banking Architecture for Multiple Writes of Algorithmic Memory.", "DBLP authors": ["Bo-Cheng Lai", "Bo-Ya Chen", "Bo-En Chen", "Yi-Da Hsin"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2957455", "OA papers": [{"PaperId": "https://openalex.org/W2998268228", "PaperTitle": "REMAP+: An Efficient Banking Architecture for Multiple Writes of Algorithmic Memory", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0}, "Authors": ["Bo-Cheng Lai", "Boya Chen", "Bo-En Chen", "Yi-Da Hsin"]}]}, {"DBLP title": "TSV-OCT: A Scalable Online Multiple-TSV Defects Localization for Real-Time 3-D-IC Systems.", "DBLP authors": ["Khanh N. Dang", "Akram Ben Ahmed", "Abderazek Ben Abdallah", "Xuan-Tu Tran"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2948878", "OA papers": [{"PaperId": "https://openalex.org/W2987894383", "PaperTitle": "TSV-OCT: A Scalable Online Multiple-TSV Defects Localization for Real-Time 3-D-IC Systems", "Year": 2020, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"VNU Key Laboratory for Smart Integrated Systems (SISLAB), VNU University of Engineering and Technology, Vietnam National University, Hanoi, Vietnam": 2.0, "Keio University": 1.0, "University of Aizu": 1.0}, "Authors": ["Khanh Dang", "Akram Ben Ahmed", "Abderazek Ben Abdallah", "Xuan-Tu Tran"]}]}, {"DBLP title": "Inter-Tier Process-Variation-Aware Monolithic 3-D NoC Design Space Exploration.", "DBLP authors": ["Shouvik Musavvir", "Anwesha Chatterjee", "Ryan Gary Kim", "Dae Hyun Kim", "Partha Pratim Pande"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2954770", "OA papers": [{"PaperId": "https://openalex.org/W2996301013", "PaperTitle": "Inter-Tier Process-Variation-Aware Monolithic 3-D NoC Design Space Exploration", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Washington State University": 4.0, "Colorado State University": 1.0}, "Authors": ["Shouvik Musavvir", "Anwesha Chatterjee", "Ryan Gary Kim", "Dae Won Kim", "Partha Pratim Pande"]}]}, {"DBLP title": "A 3.15-mW +16.0-dBm IIP3 22-dB CG Inductively Source Degenerated Balun-LNA Mixer With Integrated Transformer-Based Gate Inductor and IM2 Injection Technique.", "DBLP authors": ["Nandini Vitee", "Harikrishnan Ramiah", "Pui-In Mak", "Jun Yin", "Rui Paulo Martins"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2950961", "OA papers": [{"PaperId": "https://openalex.org/W2989797116", "PaperTitle": "A 3.15-mW +16.0-dBm IIP3 22-dB CG Inductively Source Degenerated Balun-LNA Mixer With Integrated Transformer-Based Gate Inductor and IM2 Injection Technique", "Year": 2020, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Nandini Vitee", "Harikrishnan Ramiah", "Pui-In Mak", "Jun Yin", "Rui P. Martins"]}]}, {"DBLP title": "A Fast Settling Fractional-N DPLL With Loop-Order Switching.", "DBLP authors": ["Pallavi Paliwal", "Vivek Yadav", "Zeeshan Ali", "Shalabh Gupta"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2956100", "OA papers": [{"PaperId": "https://openalex.org/W2996590588", "PaperTitle": "A Fast Settling Fractional-$N$ DPLL With Loop-Order Switching", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Indian Institute of Technology Bombay": 4.0}, "Authors": ["Pallavi Paliwal", "Vivek R. Yadav", "Zeeshan Ali", "Shalabh Gupta"]}]}, {"DBLP title": "Design Method for Online Totally Self-Checking Comparators Implementable on FPGAs.", "DBLP authors": ["Yusuke Kanno", "Tadanobu Toba", "Kotaro Shimamura", "Nobuyasu Kanekawa"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2946180", "OA papers": [{"PaperId": "https://openalex.org/W2999109646", "PaperTitle": "Design Method for Online Totally Self-Checking Comparators Implementable on FPGAs", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Hitachi (Japan)": 4.0}, "Authors": ["Yusuke Kanno", "Tadanobu Toba", "Kotaro Shimamura", "Nobuyasu Kanekawa"]}]}, {"DBLP title": "Single-Layer Delay-Driven GNR Nontree Routing Under Resource Constraint for Yield Improvement.", "DBLP authors": ["Jin-Tai Yan"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2941981", "OA papers": [{"PaperId": "https://openalex.org/W2980253839", "PaperTitle": "Single-Layer Delay-Driven GNR Nontree Routing Under Resource Constraint for Yield Improvement", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Tainan National University of the Arts": 1.0}, "Authors": ["Jin-Tai Yan"]}]}, {"DBLP title": "Incremental Fault Analysis: Relaxing the Fault Model of Differential Fault Attacks.", "DBLP authors": ["Trevor E. Pogue", "Nicola Nicolici"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2947202", "OA papers": [{"PaperId": "https://openalex.org/W2982698051", "PaperTitle": "Incremental Fault Analysis: Relaxing the Fault Model of Differential Fault Attacks", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"McMaster University": 2.0}, "Authors": ["Trevor E. Pogue", "Nicola Nicolici"]}]}, {"DBLP title": "Optimization of Small-Delay Defects Test Quality by Clock Speed Selection and Proper Masking Based on the Weighted Slack Percentage.", "DBLP authors": ["Omar Al-Terkawi Hasib", "Yvon Savaria", "Claude Thibeault"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2949037", "OA papers": [{"PaperId": "https://openalex.org/W2999953543", "PaperTitle": "Optimization of Small-Delay Defects Test Quality by Clock Speed Selection and Proper Masking Based on the Weighted Slack Percentage", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Polytechnique Montr\u00e9al": 2.0, "\u00c9cole de Technologie Sup\u00e9rieure": 1.0}, "Authors": ["Omar Al-Terkawi Hasib", "Yvon Savaria", "Claude Thibeault"]}]}, {"DBLP title": "Automated Design of Reconfigurable Microarchitectures for Accelerators Under Wide-Voltage Scaling.", "DBLP authors": ["Saurabh Jain", "Longyang Lin", "Massimo Alioto"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2950959", "OA papers": [{"PaperId": "https://openalex.org/W2986101828", "PaperTitle": "Automated Design of Reconfigurable Microarchitectures for Accelerators Under Wide-Voltage Scaling", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National University of Singapore": 3.0}, "Authors": ["Saurabh Jain", "Longyang Lin", "Massimo Alioto"]}]}, {"DBLP title": "MERIT: Tensor Transform for Memory-Efficient Vision Processing on Parallel Architectures.", "DBLP authors": ["Yu-Sheng Lin", "Wei-Chao Chen", "Shao-Yi Chien"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2953171", "OA papers": [{"PaperId": "https://openalex.org/W3008772580", "PaperTitle": "MERIT: Tensor Transform for Memory-Efficient Vision Processing on Parallel Architectures", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Taiwan University": 2.0, "Skywatch Inc., Taipei, Taiwan": 1.0}, "Authors": ["Yu-Sheng Lin", "Weichao Chen", "Shao-Yi Chien"]}]}, {"DBLP title": "GPU-Based Redundancy Analysis Using Concurrent Evaluation.", "DBLP authors": ["Tae Hyun Kim", "Hayoung Lee", "Sungho Kang"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2954549", "OA papers": [{"PaperId": "https://openalex.org/W2995036598", "PaperTitle": "GPU-Based Redundancy Analysis Using Concurrent Evaluation", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Yonsei University": 3.0}, "Authors": ["Tae Yong Kim", "Hayoung Lee", "Sungho Kang"]}]}, {"DBLP title": "A 7.8-Gb/s 2.9-pJ/b Single-Ended Receiver With 20-Tap DFE for Highly Reflective Channels.", "DBLP authors": ["Jaeyoung Seo", "Jaehyun Ko", "Kyunghyun Lim", "Sooeun Lee", "Jae-Yoon Sim", "Hong-June Park", "Byungsub Kim"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2955389", "OA papers": [{"PaperId": "https://openalex.org/W2996584845", "PaperTitle": "A 7.8-Gb/s 2.9-pJ/b Single-Ended Receiver With 20-Tap DFE for Highly Reflective Channels", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Jaeyoung Seo", "Jaehyun Ko", "Kyunghyun Lim", "Sooeun Lee", "Jae-Yoon Sim", "Hong-June Park", "Byungsub Kim"]}]}, {"DBLP title": "Efficient Mixed-Signal Neurocomputing Via Successive Integration and Rescaling.", "DBLP authors": ["Mohammad Bavandpour", "Shubham Sahay", "Mohammad Reza Mahmoodi", "Dmitri B. Strukov"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2946516", "OA papers": [{"PaperId": "https://openalex.org/W2983160443", "PaperTitle": "Efficient Mixed-Signal Neurocomputing Via Successive Integration and Rescaling", "Year": 2020, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of California, Santa Barbara": 4.0}, "Authors": ["Mohammad Bavandpour", "Shubham Sahay", "Mohammad Reza Mahmoodi", "Dmitri B. Strukov"]}]}, {"DBLP title": "A Low-Complexity Hybrid Readout Circuit for Lidar Receiver.", "DBLP authors": ["Mao Ye", "Xiaoxiao Zheng", "Yao Li", "Yiqiang Zhao"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2947159", "OA papers": [{"PaperId": "https://openalex.org/W2982385262", "PaperTitle": "A Low-Complexity Hybrid Readout Circuit for Lidar Receiver", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tianjin University": 4.0}, "Authors": ["Mao Ye", "Xiaoxiao Zheng", "Yao Li", "Yiqiang Q. Zhao"]}]}, {"DBLP title": "A Low Duty Cycle Burst-Mode Telemeter Signal Generation Technique for VHF Insect Tracking and Its CMOS Implementation.", "DBLP authors": ["Meera Kumari", "S. M. Rezaul Hasan"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2947696", "OA papers": [{"PaperId": "https://openalex.org/W2982400347", "PaperTitle": "A Low Duty Cycle Burst-Mode Telemeter Signal Generation Technique for VHF Insect Tracking and Its CMOS Implementation", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Massey University": 2.0}, "Authors": ["Meera Kumari", "S. M. Rezaul Hasan"]}]}, {"DBLP title": "POLAR: A Pipelined/Overlapped FPGA-Based LSTM Accelerator.", "DBLP authors": ["Erfan Bank-Tavakoli", "Seyed Abolfazl Ghasemzadeh", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2947639", "OA papers": [{"PaperId": "https://openalex.org/W2984242728", "PaperTitle": "POLAR: A Pipelined/Overlapped FPGA-Based LSTM Accelerator", "Year": 2020, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Tehran": 4.0, "University of Southern California": 1.0}, "Authors": ["Erfan Bank-Tavakoli", "Seyed ali Ghasemzadeh", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"]}]}, {"DBLP title": "Area- and Power-Efficient Staircase Encoder Implementation for High-Throughput Fiber-Optical Communications.", "DBLP authors": ["Shizhong Li", "Kamal El-Sankary", "Alireza Karami", "Dmitri V. Truhachev"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2950129", "OA papers": [{"PaperId": "https://openalex.org/W2984937238", "PaperTitle": "Area- and Power-Efficient Staircase Encoder Implementation for High-Throughput Fiber-Optical Communications", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Dalhousie University": 4.0}, "Authors": ["Shizhong Li", "Kamal El-Sankary", "Alireza Karami", "Dmitri Truhachev"]}]}, {"DBLP title": "Novel Write-Enhanced and Highly Reliable RHPD-12T SRAM Cells for Space Applications.", "DBLP authors": ["Qiang Zhao", "Chunyu Peng", "Junning Chen", "Zhiting Lin", "Xiulong Wu"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2955865", "OA papers": [{"PaperId": "https://openalex.org/W3000390348", "PaperTitle": "Novel Write-Enhanced and Highly Reliable RHPD-12T SRAM Cells for Space Applications", "Year": 2020, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {}, "Authors": ["Qiang Zhao", "Chunyu Peng", "Junning Chen", "Zhiting Lin", "Xiulong Wu"]}]}, {"DBLP title": "Stride 2 1-D, 2-D, and 3-D Winograd for Convolutional Neural Networks.", "DBLP authors": ["Juan Yepez", "Seok-Bum Ko"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2961602", "OA papers": [{"PaperId": "https://openalex.org/W3000160544", "PaperTitle": "Stride 2 1-D, 2-D, and 3-D Winograd for Convolutional Neural Networks", "Year": 2020, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"University of Saskatchewan": 2.0}, "Authors": ["Juan Yepez", "Seok-Bum Ko"]}]}, {"DBLP title": "GH CORDIC-Based Architecture for Computing $N$ th Root of Single-Precision Floating-Point Number.", "DBLP authors": ["Yuxuan Wang", "Yuanyong Luo", "Zhongfeng Wang", "Qinghong Shen", "Hongbing Pan"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2959847", "OA papers": [{"PaperId": "https://openalex.org/W2998582613", "PaperTitle": "GH CORDIC-Based Architecture for Computing $N$ th Root of Single-Precision Floating-Point Number", "Year": 2020, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Nanjing University": 5.0}, "Authors": ["Yuxuan Wang", "Yuanyong Luo", "Zhongfeng Wang", "Qinghong Shen", "Hongbing Pan"]}]}, {"DBLP title": "On Fast and Exact Computation of Error Metrics in Approximate LSB Adders.", "DBLP authors": ["Avishek Sinha Roy", "Rajdeep Biswas", "Anindya Sundar Dhar"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2967149", "OA papers": [{"PaperId": "https://openalex.org/W3006577035", "PaperTitle": "On Fast and Exact Computation of Error Metrics in Approximate LSB Adders", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Indian Institute of Technology Kharagpur": 3.0}, "Authors": ["Avishek Roy", "Rajdeep Biswas", "Anindya Sundar Dhar"]}]}, {"DBLP title": "Optimizing FPGA Logic Circuitry for Variable Voltage Supplies.", "DBLP authors": ["Ibrahim Ahmed", "Linda L. Shen", "Vaughn Betz"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2962501", "OA papers": [{"PaperId": "https://openalex.org/W3000168951", "PaperTitle": "Optimizing FPGA Logic Circuitry for Variable Voltage Supplies", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Toronto": 3.0}, "Authors": ["Ibrahim Ahmed", "Linda L. Shen", "Vaughn Betz"]}]}, {"DBLP title": "High-Precision PLL Delay Matrix With Overclocking and Double Data Rate for Accurate FPGA Time-to-Digital Converters.", "DBLP authors": ["Poki Chen", "Jian-Ting Lan", "Ruei-Ting Wang", "Nguyen My Qui", "John Carl Joel S. Marquez", "Seiji Kajihara", "Yousuke Miyake"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2962606", "OA papers": [{"PaperId": "https://openalex.org/W2999737046", "PaperTitle": "High-Precision PLL Delay Matrix With Overclocking and Double Data Rate for Accurate FPGA Time-to-Digital Converters", "Year": 2020, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"National Taiwan University of Science and Technology": 4.0, "Himax (Taiwan)": 1.0, "Kyushu Institute of Technology": 2.0}, "Authors": ["Poki Chen", "Jian-Ting Lan", "Ruei-Ting Wang", "Nguyen Thanh Qui", "John Carl Joel S. Marquez", "Seiji Kajihara", "Yousuke Miyake"]}]}, {"DBLP title": "Optimal Runtime Algorithm to Improve Fault Tolerance of Bus-Based Reconfigurable Designs.", "DBLP authors": ["Oscar Garnica", "Juan Lanchares", "Jos\u00e9 Ignacio Hidalgo"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2961782", "OA papers": [{"PaperId": "https://openalex.org/W3001399880", "PaperTitle": "Optimal Runtime Algorithm to Improve Fault Tolerance of Bus-Based Reconfigurable Designs", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Universidad Complutense de Madrid": 3.0}, "Authors": ["Oscar Garnica", "Juan Lanchares", "J. Ignacio Hidalgo"]}]}, {"DBLP title": "A 75-Gb/s/mm2 and Energy-Efficient LDPC Decoder Based on a Reduced Complexity Second Minimum Approximation Min-Sum Algorithm.", "DBLP authors": ["Henry Lopez Davila", "Hsun-Wei Chan", "Kang-Lun Chiu", "Pei-Yun Tsai", "Shyh-Jye Jou"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2955925", "OA papers": [{"PaperId": "https://openalex.org/W2995533740", "PaperTitle": "A 75-Gb/s/mm<sup>2</sup> and Energy-Efficient LDPC Decoder Based on a Reduced Complexity Second Minimum Approximation Min-Sum Algorithm", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0, "National Central University": 1.0}, "Authors": ["Henry Lopez", "Hsun-Wei Chan", "Kang-Lun Chiu", "Pei-Yun Tsai", "Shyh-Jye Jou"]}]}, {"DBLP title": "Practical Implementation of Multichannel Filtered-x Least Mean Square Algorithm Based on the Multiple-Parallel-Branch With Folding Architecture for Large-Scale Active Noise Control.", "DBLP authors": ["Dong-Yuan Shi", "Woon-Seng Gan", "Jianjun He", "Bhan Lam"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2956524", "OA papers": [{"PaperId": "https://openalex.org/W2995490567", "PaperTitle": "Practical Implementation of Multichannel Filtered-x Least Mean Square Algorithm Based on the Multiple-Parallel-Branch With Folding Architecture for Large-Scale Active Noise Control", "Year": 2020, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Nanyang Technological University": 3.0, "Maxim Integrated (United States)": 1.0}, "Authors": ["Dongyuan Shi", "Woon-Seng Gan", "Jian-Jun He", "Bhan Lam"]}]}, {"DBLP title": "SAT-Hard Cyclic Logic Obfuscation for Protecting the IP in the Manufacturing Supply Chain.", "DBLP authors": ["Shervin Roshanisefat", "Hadi Mardani Kamali", "Houman Homayoun", "Avesta Sasan"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2968552", "OA papers": [{"PaperId": "https://openalex.org/W3002973505", "PaperTitle": "SAT-Hard Cyclic Logic Obfuscation for Protecting the IP in the Manufacturing Supply Chain", "Year": 2020, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"George Mason University": 3.0, "University of California, Davis": 1.0}, "Authors": ["Shervin Roshanisefat", "Hadi Mardani Kamali", "Houman Homayoun", "Avesta Sasan"]}]}, {"DBLP title": "HarTBleed: Using Hardware Trojans for Data Leakage Exploits.", "DBLP authors": ["Asmit De", "Mohammad Nasim Imtiaz Khan", "Karthikeyan Nagarajan", "Swaroop Ghosh"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2961358", "OA papers": [{"PaperId": "https://openalex.org/W2999149195", "PaperTitle": "HarTBleed: Using Hardware Trojans for Data Leakage Exploits", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Pennsylvania State University": 4.0}, "Authors": ["Asmit De", "Mohammad Monirujjaman Khan", "Karthikeyan Nagarajan", "Swaroop Ghosh"]}]}, {"DBLP title": "Approximate Memory Compression.", "DBLP authors": ["Ashish Ranjan", "Arnab Raha", "Vijay Raghunathan", "Anand Raghunathan"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2970041", "OA papers": [{"PaperId": "https://openalex.org/W3007797378", "PaperTitle": "Approximate Memory Compression", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Purdue University West Lafayette": 4.0}, "Authors": ["Ashish Ranjan", "Arnab Raha", "Vijay Raghunathan", "Anand Raghunathan"]}]}, {"DBLP title": "Low-Cost Stochastic Number Generators for Stochastic Computing.", "DBLP authors": ["Sayed Ahmad Salehi"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2963678", "OA papers": [{"PaperId": "https://openalex.org/W3001688831", "PaperTitle": "Low-Cost Stochastic Number Generators for Stochastic Computing", "Year": 2020, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Kentucky": 1.0}, "Authors": ["Sayed Ahmad Salehi"]}]}, {"DBLP title": "A Methodology to Capture Fine-Grained Internal Visibility During Multisession Silicon Debug.", "DBLP authors": ["Binod Kumar", "Jay Adhaduk", "Kanad Basu", "Masahiro Fujita", "Virendra Singh"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2958989", "OA papers": [{"PaperId": "https://openalex.org/W2999951849", "PaperTitle": "A Methodology to Capture Fine-Grained Internal Visibility During Multisession Silicon Debug", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Indian Institute of Technology Bombay": 3.0, "The University of Texas at Dallas": 1.0, "The University of Tokyo": 1.0}, "Authors": ["Binod Kumar", "Jay Adhaduk", "Kanad Basu", "Masahiro Fujita", "Virendra Singh"]}]}, {"DBLP title": "Formal Modeling of Network-on-Chip Using CFSM and its Application in Detecting Deadlock.", "DBLP authors": ["Surajit Das", "Chandan Karfa", "Santosh Biswas"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2959618", "OA papers": [{"PaperId": "https://openalex.org/W3000132418", "PaperTitle": "Formal Modeling of Network-on-Chip Using CFSM and its Application in Detecting Deadlock", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Indian Institute of Technology Guwahati": 3.0}, "Authors": ["Surajit Das", "Chandan Karfa", "Santosh Biswas"]}]}, {"DBLP title": "DAD-FF: Hardening Designs by Delay-Adjustable D-Flip-Flop for Soft-Error-Rate Reduction.", "DBLP authors": ["Dave Y.-W. Lin", "Charles H.-P. Wen"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2962080", "OA papers": [{"PaperId": "https://openalex.org/W2999045053", "PaperTitle": "DAD-FF: Hardening Designs by Delay-Adjustable D-Flip-Flop for Soft-Error-Rate Reduction", "Year": 2020, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0}, "Authors": ["Dave Y.-W. Lin", "Charles H.-P. Wen"]}]}, {"DBLP title": "Voltage Reference With Linear-Temperature-Dependent Power Consumption.", "DBLP authors": ["Haoyu Zhuang", "Xiaoxian Liu", "Hao Wang"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2963566", "OA papers": [{"PaperId": "https://openalex.org/W2999857069", "PaperTitle": "Voltage Reference With Linear-Temperature-Dependent Power Consumption", "Year": 2020, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Xidian University": 2.0, "Fujian University of Technology": 1.0}, "Authors": ["Zhangming Zhu", "Xiaoxian Liu", "Hao Wang"]}]}, {"DBLP title": "Flux-Controlled Memristor Emulator and Its Experimental Results.", "DBLP authors": ["Niranjan Raj", "Rajeev Kumar Ranjan", "Fabian Khateb"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2966292", "OA papers": [{"PaperId": "https://openalex.org/W3004075849", "PaperTitle": "Flux-Controlled Memristor Emulator and Its Experimental Results", "Year": 2020, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Indian Institute of Technology Dhanbad": 2.0, "Department of Microelectronics; Brno University of Technology; Brno Czech Republic": 1.0}, "Authors": ["Niranjan Raj", "Rajeev Ranjan", "Fabian Khateb"]}]}, {"DBLP title": "Design Space Exploration for Chiplet-Assembly-Based Processors.", "DBLP authors": ["Saptadeep Pal", "Daniel Petrisko", "Rakesh Kumar", "Puneet Gupta"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2968904", "OA papers": [{"PaperId": "https://openalex.org/W3006667757", "PaperTitle": "Design Space Exploration for Chiplet-Assembly-Based Processors", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of California, Los Angeles": 2.0, "University of Illinois Urbana-Champaign": 2.0}, "Authors": ["Saptadeep Pal", "Daniel Petrisko", "Rakesh Kumar", "Puneet Gupta"]}]}, {"DBLP title": "Background Calibration of Bit Weights in Pipelined-SAR ADCs Using Paired Comparators.", "DBLP authors": ["Jie Sun", "Minglei Zhang", "Lei Qiu", "Jianhui Wu", "Weiqiang Liu"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2961149", "OA papers": [{"PaperId": "https://openalex.org/W3000203975", "PaperTitle": "Background Calibration of Bit Weights in Pipelined-SAR ADCs Using Paired Comparators", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Nanjing University of Aeronautics and Astronautics": 2.0, "City University of Macau": 1.0, "Tongji University": 1.0, "Southeast University": 1.0}, "Authors": ["Jie Sun", "Minglei Zhang", "Shenfang Yuan", "Jianhui Wu", "Weiqiang Liu"]}]}, {"DBLP title": "pMOS Pass Gate Local Bitline SRAM Architecture With Virtual $V_{\\mathrm{SS}}$ for Near-Threshold Operation.", "DBLP authors": ["Juhyun Park", "Tae Woo Oh", "Seong-Ook Jung"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2963704", "OA papers": [{"PaperId": "https://openalex.org/W3001585100", "PaperTitle": "pMOS Pass Gate Local Bitline SRAM Architecture With Virtual $V_{\\mathrm{SS}}$ for Near-Threshold Operation", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Yonsei University": 3.0}, "Authors": ["Juhyun Park", "Tae Kwang Oh", "Seong-Ook Jung"]}]}, {"DBLP title": "ER-TCAM: A Soft-Error-Resilient SRAM-Based Ternary Content-Addressable Memory for FPGAs.", "DBLP authors": ["Inayat Ullah", "Joon-Sung Yang", "Jaeyong Chung"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2968365", "OA papers": [{"PaperId": "https://openalex.org/W3007580178", "PaperTitle": "ER-TCAM: A Soft-Error-Resilient SRAM-Based Ternary Content-Addressable Memory for FPGAs", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Incheon National University": 2.0, "Yonsei University": 1.0}, "Authors": ["Inayat Ullah", "Joon-Sung Yang", "Jaeyong Chung"]}]}, {"DBLP title": "Radiation-Hardened 0.3-0.9-V Voltage-Scalable 14T SRAM and Peripheral Circuit in 28-nm Technology for Space Applications.", "DBLP authors": ["Yuanyuan Han", "Xu Cheng", "Jun Han", "Xiaoyang Zeng"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2961736", "OA papers": [{"PaperId": "https://openalex.org/W3000628595", "PaperTitle": "Radiation-Hardened 0.3\u20130.9-V Voltage-Scalable 14T SRAM and Peripheral Circuit in 28-nm Technology for Space Applications", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Fudan University": 4.0}, "Authors": ["Yuanyuan Han", "Xu Cheng", "Jun Han", "Xiaoyang Zeng"]}]}, {"DBLP title": "All-Digital Cost-Efficient CMOS Digital-to-Time Converter Using Binary-Weighted Pulse Expansion.", "DBLP authors": ["Chun-Chi Chen", "Chorng-Sii Hwang", "Kai-Hsiang Chang"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2952657", "OA papers": [{"PaperId": "https://openalex.org/W2989574488", "PaperTitle": "All-Digital Cost-Efficient CMOS Digital-to-Time Converter Using Binary-Weighted Pulse Expansion", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Department of Electronic Engineering, National Kaohsiung University of Science and Technology, Kaohsiung City, Taiwan": 2.0, "National Yunlin University of Science and Technology": 1.0}, "Authors": ["Chun-Chi Chen", "Chorng-Sii Hwang", "Kai-Hsiang Chang"]}]}, {"DBLP title": "A 22-Gb/s 0.95-pJ/b Energy-Efficient Voltage-Mode Transmitter With Time-Based Feedforward Equalization in a 28-nm CMOS.", "DBLP authors": ["Chan-Ho Kye", "Han-Gon Ko", "Jinhyung Lee", "Deog-Kyoon Jeong"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2965565", "OA papers": [{"PaperId": "https://openalex.org/W3003959468", "PaperTitle": "A 22-Gb/s 0.95-pJ/b Energy-Efficient Voltage-Mode Transmitter With Time-Based Feedforward Equalization in a 28-nm CMOS", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Seoul National University": 3.0, "SK hynix Semicond. Inc., Icheon, South Korea": 1.0}, "Authors": ["Deog-Kyoon Jeong", "Han-Gon Ko", "Jintae Lee", "Deog-Kyoon Jeong"]}]}, {"DBLP title": "A 6-Gb/s Wireline Receiver With Intrapair Skew Compensation and Three-Tap Decision-Feedback Equalizer in 28-nm CMOS.", "DBLP authors": ["Hyochang Kim", "Changsik Yoo"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2971558", "OA papers": [{"PaperId": "https://openalex.org/W3005861670", "PaperTitle": "A 6-Gb/s Wireline Receiver With Intrapair Skew Compensation and Three-Tap Decision-Feedback Equalizer in 28-nm CMOS", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Hanyang University": 2.0}, "Authors": ["Hyo-Chang Kim", "Changsik Yoo"]}]}, {"DBLP title": "Efficient Architectures for Multigigabit CCSDS LDPC Encoders.", "DBLP authors": ["Dimitris Theodoropoulos", "Nektarios Kranitis", "Antonis Tsigkanos", "Antonis M. Paschalis"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2975050", "OA papers": [{"PaperId": "https://openalex.org/W3009803599", "PaperTitle": "Efficient Architectures for Multigigabit CCSDS LDPC Encoders", "Year": 2020, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"National and Kapodistrian University of Athens": 3.0, "University of Peloponnese": 1.0}, "Authors": ["Dimitris Theodoropoulos", "N. Kranitis", "Antonis Tsigkanos", "Antonios Paschalis"]}]}, {"DBLP title": "Multidevice Collaborative Power Management Through Decentralized Knowledge Sharing.", "DBLP authors": ["Zhongyuan Tian", "Jiang Xu", "Haoran Li", "Rafael Kioji Vivas Maeda"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2970762", "OA papers": [{"PaperId": "https://openalex.org/W3006732124", "PaperTitle": "Multidevice Collaborative Power Management Through Decentralized Knowledge Sharing", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Hong Kong University of Science and Technology": 3.0, "Alibaba Group (China)": 1.0}, "Authors": ["Zhongyuan Tian", "Jiang Xu", "Hao Li", "Rafael K. V. Maeda"]}]}, {"DBLP title": "A High-Performance LDO Regulator Enabling Low-Power SoC With Voltage Scaling Approaches.", "DBLP authors": ["Chung-Hsun Huang", "Wei-Chen Liao"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2972904", "OA papers": [{"PaperId": "https://openalex.org/W3010850463", "PaperTitle": "A High-Performance LDO Regulator Enabling Low-Power SoC With Voltage Scaling Approaches", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National Chung Cheng University": 2.0}, "Authors": ["Chung-Hsun Huang", "Weichen Liao"]}]}, {"DBLP title": "Chip-Specific Power Delivery and Consumption Co-Management for Process-Variation-Aware Manycore Systems Using Reinforcement Learning.", "DBLP authors": ["Haoran Li", "Zhongyuan Tian", "Jiang Xu", "Rafael K. V. Maeda", "Zhehui Wang", "Zhifei Wang"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2966866", "OA papers": [{"PaperId": "https://openalex.org/W3004342491", "PaperTitle": "Chip-Specific Power Delivery and Consumption Co-Management for Process-Variation-Aware Manycore Systems Using Reinforcement Learning", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Alibaba Group (China)": 1.0, "Hong Kong University of Science and Technology": 5.0}, "Authors": ["Hao Li", "Zhongyuan Tian", "Jiang Xu", "Rafael K. V. Maeda", "Zhehui Wang", "Zhifei Wang"]}]}, {"DBLP title": "A 1-V 4-mW Differential-Folded Mixer With Common-Gate Transconductor Using Multiple Feedback Achieving 18.4-dB Conversion Gain, +12.5-dBm IIP3, and 8.5-dB NF.", "DBLP authors": ["Nandini Vitee", "Harikrishnan Ramiah", "Pui-In Mak", "Jun Yin", "Rui Paulo Martins"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2969679", "OA papers": [{"PaperId": "https://openalex.org/W3007617333", "PaperTitle": "A 1-V 4-mW Differential-Folded Mixer With Common-Gate Transconductor Using Multiple Feedback Achieving 18.4-dB Conversion Gain, +12.5-dBm IIP3, and 8.5-dB NF", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Malaya": 2.0, "University of Macau": 3.0}, "Authors": ["Nandini Vitee", "Harikrishnan Ramiah", "Pui-In Mak", "Jun Yin", "Rui P. Martins"]}]}, {"DBLP title": "All-Digital Bandwidth Mismatch Calibration of TI-ADCs Based on Optimally Induced Minimization.", "DBLP authors": ["Yang Azevedo Tavares", "Kang-Yoon Lee", "Minjae Lee"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2974549", "OA papers": [{"PaperId": "https://openalex.org/W3010243090", "PaperTitle": "All-Digital Bandwidth Mismatch Calibration of TI-ADCs Based on Optimally Induced Minimization", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Gwangju Institute of Science and Technology": 2.0, "Sungkyunkwan University": 1.0}, "Authors": ["Yang Azevedo Tavares", "Kang-Yoon Lee", "MinJae Lee"]}]}, {"DBLP title": "A 9-Bit 70-MS/s Two-Stage SAR ADC With Passive Residue Transfer.", "DBLP authors": ["Alireza Mosalmani", "Mehdi Khoee", "Omid Shoaei"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2974573", "OA papers": [{"PaperId": "https://openalex.org/W3010061512", "PaperTitle": "A 9-Bit 70-MS/s Two-Stage SAR ADC With Passive Residue Transfer", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Tehran": 3.0}, "Authors": ["Alireza Mosalmani", "Mahtab Alizadeh khoee", "Omid Shoaei"]}]}, {"DBLP title": "Analysis of Passive Charge Sharing-Based Segmented SAR ADCs.", "DBLP authors": ["Aili Wang", "C.-J. Richard Shi"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2979500", "OA papers": [{"PaperId": "https://openalex.org/W3014454434", "PaperTitle": "Analysis of Passive Charge Sharing-Based Segmented SAR ADCs", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Washington": 0.75, "Seattle University": 0.75, "Zhejiang University": 0.25, "University of Illinois Urbana-Champaign": 0.25}, "Authors": ["Aili Wang", "C.-J. Richard Shi"]}]}, {"DBLP title": "Design Exploration of Energy-Efficient Accuracy-Configurable Dadda Multipliers With Improved Lifetime Based on Voltage Overscaling.", "DBLP authors": ["Hassan Afzali-Kusha", "Marzieh Vaeztourshizi", "Mehdi Kamal", "Massoud Pedram"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2978874", "OA papers": [{"PaperId": "https://openalex.org/W3013273771", "PaperTitle": "Design Exploration of Energy-Efficient Accuracy-Configurable Dadda Multipliers With Improved Lifetime Based on Voltage Overscaling", "Year": 2020, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Southern California": 3.0, "University of Tehran": 1.0}, "Authors": ["Hassan Afzali-Kusha", "Marzieh Vaeztourshizi", "Mehdi Kamal", "Massoud Pedram"]}]}, {"DBLP title": "An Efficient Parallel DA-Based Fixed-Width Design for Approximate Inner-Product Computation.", "DBLP authors": ["Basant Kumar Mohanty", "Pramod Kumar Meher"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2972772", "OA papers": [{"PaperId": "https://openalex.org/W3012557065", "PaperTitle": "An Efficient Parallel DA-Based Fixed-Width Design for Approximate Inner-Product Computation", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Narsee Monjee Institute of Management Studies": 1.0, "Jain University": 1.0}, "Authors": ["Basant Kumar Mohanty", "Pramod Kumar Meher"]}]}, {"DBLP title": "Design of Approximate Booth Squarer for Error-Tolerant Computing.", "DBLP authors": ["Karri Manikantta Reddy", "M. H. Vasantha", "Nithin Y. B. Kumar", "Devesh Dwivedi"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2976131", "OA papers": [{"PaperId": "https://openalex.org/W3009570900", "PaperTitle": "Design of Approximate Booth Squarer for Error-Tolerant Computing", "Year": 2020, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"National Institute of Technology Goa": 4.0}, "Authors": ["K. Rajender Reddy", "M H Vasantha", "Y. V. Pavan Kumar", "Devesh Dwivedi"]}]}, {"DBLP title": "Design and Analysis of Collective Pulse Oscillators.", "DBLP authors": ["Prashansa Mukim", "Aditya Dalakoti", "David McCarthy", "Carrie Segal", "Merritt Miller", "James F. Buckwalter", "Forrest Brewer"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2959532", "OA papers": [{"PaperId": "https://openalex.org/W2997855818", "PaperTitle": "Design and Analysis of Collective Pulse Oscillators", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, Santa Barbara": 7.0}, "Authors": ["Prashansa Mukim", "Aditya Dalakoti", "David Thomas McCarthy", "Carrie Segal", "M. Miller", "James F. Buckwalter", "Forrest Brewer"]}]}, {"DBLP title": "Virtual-Tile-Based Flip-Flop Alignment Methodology for Clock Network Power Optimization.", "DBLP authors": ["Taehyun Kwon", "Muhammad Imran", "David Z. Pan", "Joon-Sung Yang"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2966912", "OA papers": [{"PaperId": "https://openalex.org/W3008158728", "PaperTitle": "Virtual-Tile-Based Flip-Flop Alignment Methodology for Clock Network Power Optimization", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Sungkyunkwan University": 2.0, "The University of Texas at Austin": 1.0, "Yonsei University": 1.0}, "Authors": ["Taehyun Kwon", "Muhammad Imran", "David Z. Pan", "Joon-Sung Yang"]}]}, {"DBLP title": "Programmable Daisychaining of Microelectrodes to Secure Bioassay IP in MEDA Biochips.", "DBLP authors": ["Tung-Che Liang", "Krishnendu Chakrabarty", "Ramesh Karri"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2967029", "OA papers": [{"PaperId": "https://openalex.org/W3006152095", "PaperTitle": "Programmable Daisychaining of Microelectrodes to Secure Bioassay IP in MEDA Biochips", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Duke University": 2.0, "New York University": 1.0}, "Authors": ["Tung-Che Liang", "Krishnendu Chakrabarty", "Ramesh Karri"]}]}, {"DBLP title": "Low-Complexity Interval Passing Algorithm and VLSI Architecture for Binary Compressed Sensing.", "DBLP authors": ["Shantharam Kalipatnapu", "Indrajit Chakrabarti"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2967477", "OA papers": [{"PaperId": "https://openalex.org/W3005255970", "PaperTitle": "Low-Complexity Interval Passing Algorithm and VLSI Architecture for Binary Compressed Sensing", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Kharagpur": 2.0}, "Authors": ["Shantharam Kalipatnapu", "Indrajit Chakrabarti"]}]}, {"DBLP title": "Analysis and Design of Current Mode Class-D Power Amplifiers With Finite Feeding Inductors.", "DBLP authors": ["Marco Silva Pereira", "M\u00e1rio Assun\u00e7\u00e3o", "Jo\u00e3o Caldinhas Vaz"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2971955", "OA papers": [{"PaperId": "https://openalex.org/W3008643147", "PaperTitle": "Analysis and Design of Current Mode Class-D Power Amplifiers With Finite Feeding Inductors", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Instituto de Telecomunica\u00e7\u00f5es": 2.0, "Escola Superior N\u00e1utica Infante Dom Henrique": 1.0}, "Authors": ["Marco Silva-Pereira", "Mario Assuncao", "Joao Caldinhas Vaz"]}]}, {"DBLP title": "PVHArray: An Energy-Efficient Reconfigurable Cryptographic Logic Array With Intelligent Mapping.", "DBLP authors": ["Yiran Du", "Wei Li", "Zibin Dai", "Longmei Nan"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2972392", "OA papers": [{"PaperId": "https://openalex.org/W3010650658", "PaperTitle": "PVHArray: An Energy-Efficient Reconfigurable Cryptographic Logic Array With Intelligent Mapping", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Zhejiang Science and Technology Information Institute": 4.0}, "Authors": ["Yi-Ran Du", "Wei Li", "Zibin Dai", "Longmei Nan"]}]}, {"DBLP title": "In-Memory Computing With Double Word Lines and Three Read Ports for Four Operands.", "DBLP authors": ["Zhiting Lin", "Honglan Zhan", "Xuan Li", "Chunyu Peng", "Wenjuan Lu", "Xiulong Wu", "Junning Chen"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2976099", "OA papers": [{"PaperId": "https://openalex.org/W3011368285", "PaperTitle": "In-Memory Computing With Double Word Lines and Three Read Ports for Four Operands", "Year": 2020, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Anhui University": 7.0}, "Authors": ["Zhiting Lin", "Honglan Zhan", "Xuan Li", "Chunyu Peng", "Wenjuan Lu", "Xiulong Wu", "Junning Chen"]}]}, {"DBLP title": "Analysis and Design of Unified Architectures for Zero-Attraction-Based Sparse Adaptive Filters.", "DBLP authors": ["Dwaipayan Ray", "Nithin V. George", "Pramod Kumar Meher"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2965018", "OA papers": [{"PaperId": "https://openalex.org/W3000855959", "PaperTitle": "Analysis and Design of Unified Architectures for Zero-Attraction-Based Sparse Adaptive Filters", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Indian Institute of Technology Gandhinagar": 2.0, "Jain University": 1.0}, "Authors": ["Dwaipayan Ray", "Nithin V. George", "Pramod Kumar Meher"]}]}, {"DBLP title": "An Efficient Hardware Implementation of Multialphabet Adaptive Arithmetic Encoder Based on Generalized Virtual Sliding Window.", "DBLP authors": ["Boyang Chen", "Kai Liu", "Evgeny Belyaev"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2966306", "OA papers": [{"PaperId": "https://openalex.org/W3004875449", "PaperTitle": "An Efficient Hardware Implementation of Multialphabet Adaptive Arithmetic Encoder Based on Generalized Virtual Sliding Window", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Xidian University": 2.0, "ITMO University": 1.0}, "Authors": ["Tong Earn Tay", "Kai Liu", "Evgeny Belyaev"]}]}, {"DBLP title": "Ultrawideband Power-Switchable Transmitter With 17.7-dBm Output Power for See-Through-Wall Radar.", "DBLP authors": ["Maliang Liu", "Jinhai Xiao", "Peng Luo", "Zhangming Zhu", "Yintang Yang"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2972687", "OA papers": [{"PaperId": "https://openalex.org/W3008847823", "PaperTitle": "Ultrawideband Power-Switchable Transmitter With 17.7-dBm Output Power for See-Through-Wall Radar", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Xidian University": 5.0}, "Authors": ["Maliang Liu", "Xiao Jinhai", "Peng Luo", "Zhangming Zhu", "Yintang Yang"]}]}, {"DBLP title": "An Algorithmic-Based Fault Detection Technique for the 1-D Discrete Cosine Transform.", "DBLP authors": ["Luis Alberto Aranda", "Alfonso S\u00e1nchez-Maci\u00e1n", "Juan Antonio Maestro"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2969094", "OA papers": [{"PaperId": "https://openalex.org/W3005682104", "PaperTitle": "An Algorithmic-Based Fault Detection Technique for the 1-D Discrete Cosine Transform", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Nebrija University": 3.0}, "Authors": ["Luis Alberto Aranda", "Alfonso Sanchez-Macian", "Juan Antonio Maestro"]}]}, {"DBLP title": "Bias-Dependent Variation in FinFET SRAM.", "DBLP authors": ["Randy W. Mann", "Meixiong Zhao", "Oh Sung Kwon", "Xi Cao", "Sanjay Parihar", "Muhammed Ahosan Ul Karim", "Jack M. Higman", "Joseph Versaggi", "Rick Carter"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2974202", "OA papers": [{"PaperId": "https://openalex.org/W3007556306", "PaperTitle": "Bias-Dependent Variation in FinFET SRAM", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"GlobalFoundries (United States)": 9.0}, "Authors": ["Randy W. Mann", "Meixiong Zhao", "O Sung Kwon", "Xi Cao", "Sanjay Parihar", "M. A. Karim", "Jack M. Higman", "Joseph Versaggi", "Rick Carter"]}]}, {"DBLP title": "A 0.506-pJ 16-kb 8T SRAM With Vertical Read Wordlines and Selective Dual Split Power Lines.", "DBLP authors": ["Lu Lu", "Taegeun Yoo", "Van Loi Le", "Tony Tae-Hyoung Kim"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2019.2956232", "OA papers": [{"PaperId": "https://openalex.org/W3015626316", "PaperTitle": "A 0.506-pJ 16-kb 8T SRAM With Vertical Read Wordlines and Selective Dual Split Power Lines", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Nanyang Technological University": 4.0}, "Authors": ["Lu Lu", "Taegeun Yoo", "Van Bang Le", "Tony Tae-Hyoung Kim"]}]}, {"DBLP title": "SALE: Smartly Allocating Low-Cost Many-Bit ECC for Mitigating Read and Write Errors in STT-RAM Caches.", "DBLP authors": ["Muhammad Avais Qureshi", "Jungwoo Park", "Soontae Kim"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2977131", "OA papers": [{"PaperId": "https://openalex.org/W3013840582", "PaperTitle": "SALE: Smartly Allocating Low-Cost Many-Bit ECC for Mitigating Read and Write Errors in STT-RAM Caches", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0}, "Authors": ["Muhammad Imran Qureshi", "Jung-Woo Park", "Soontae Kim"]}]}, {"DBLP title": "A 2-D Calibration Scheme for Resistive Nonvolatile Memories.", "DBLP authors": ["Albert Lee", "Raahul Jagannathan", "Di Wu", "Kang L. Wang"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2975589", "OA papers": [{"PaperId": "https://openalex.org/W3011029401", "PaperTitle": "A 2-D Calibration Scheme for Resistive Nonvolatile Memories", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Los Angeles": 2.0, "Inston (United States)": 1.0, "Birla Institute of Technology and Science, Pilani": 1.0}, "Authors": ["Albert Lee", "Jagannathan R", "Di Wu", "Kang L. Wang"]}]}, {"DBLP title": "Optimizing FPGA Logic Block Architectures for Arithmetic.", "DBLP authors": ["Kevin E. Murray", "Jason Luu", "Matthew J. P. Walker", "Conor McCullough", "Sen Wang", "Safeen Huda", "Bo Yan", "Charles Chiasson", "Kenneth B. Kent", "Jason Helge Anderson", "Jonathan Rose", "Vaughn Betz"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2965772", "OA papers": [{"PaperId": "https://openalex.org/W3017491333", "PaperTitle": "Optimizing FPGA Logic Block Architectures for Arithmetic", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Toronto": 8.0, "University of New Brunswick": 4.0}, "Authors": ["Kevin Murray", "Jason Luu", "Matthew C. Walker", "Conor McCullough", "Sen Wang", "Safeen Huda", "Bo Yan", "Charles C. Chiasson", "Kenneth M. Kent", "Jason H. Anderson", "Jonathan Rose", "Vaughn Betz"]}]}, {"DBLP title": "High Throughput Spatial Convolution Filters on FPGAs.", "DBLP authors": ["Lenos Ioannou", "Abdullah Al-Dujaili", "Suhaib A. Fahmy"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2987202", "OA papers": [{"PaperId": "https://openalex.org/W3023230498", "PaperTitle": "High Throughput Spatial Convolution Filters on FPGAs", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Coventry (United Kingdom)": 1.0, "University of Warwick": 1.0, "Analog Devices (United States)": 1.0}, "Authors": ["Lenos Ioannou", "Abdullah Al-Dujaili", "Suhaib A. Fahmy"]}]}, {"DBLP title": "Very Fast, High-Performance 5-2 and 7-2 Compressors in CMOS Process for Rapid Parallel Accumulations.", "DBLP authors": ["Amir Fathi", "Behbood Mashoufi", "Sarkis Azizian"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2983458", "OA papers": [{"PaperId": "https://openalex.org/W3016629747", "PaperTitle": "Very Fast, High-Performance 5-2 and 7-2 Compressors in CMOS Process for Rapid Parallel Accumulations", "Year": 2020, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Urmia University": 2.0, "K.N.Toosi University of Technology": 1.0}, "Authors": ["Amir T. Fathi", "Behbood Mashoufi", "Sarkis Azizian"]}]}, {"DBLP title": "High-Speed Hybrid-Logic Full Adder Using High-Performance 10-T XOR-XNOR Cell.", "DBLP authors": ["Jyoti Kandpal", "Abhishek Tomar", "Mayur Agarwal", "Kamal Kumar Sharma"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2983850", "OA papers": []}, {"DBLP title": "A Power Analysis Attack Resistant Multicore Platform With Effective Randomization Techniques.", "DBLP authors": ["Jianwei Yang", "Jun Han", "Fan Dai", "Weizhen Wang", "Xiaoyang Zeng"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2971636", "OA papers": [{"PaperId": "https://openalex.org/W3008474499", "PaperTitle": "A Power Analysis Attack Resistant Multicore Platform With Effective Randomization Techniques", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Fudan University": 5.0}, "Authors": ["Jianwei Yang", "Jun Han", "Fan Dai", "Weizhen Wang", "Xiaoyang Zeng"]}]}, {"DBLP title": "Side-Channel Hardware Trojan for Provably-Secure SCA-Protected Implementations.", "DBLP authors": ["Samaneh Ghandali", "Thorben Moos", "Amir Moradi", "Christof Paar"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2982473", "OA papers": [{"PaperId": "https://openalex.org/W3016879030", "PaperTitle": "Side-Channel Hardware Trojan for Provably-Secure SCA-Protected Implementations", "Year": 2020, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Massachusetts Amherst": 1.0, "Ruhr University Bochum": 3.0}, "Authors": ["Samaneh Ghandali", "Thorben Moos", "Amir Moradi", "Christof Paar"]}]}, {"DBLP title": "A 1036-F2/Bit High Reliability Temperature Compensated Cross-Coupled Comparator-Based PUF.", "DBLP authors": ["Qiang Zhao", "Yiheng Wu", "Xiaojin Zhao", "Yuan Cao", "Chip-Hong Chang"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2980306", "OA papers": [{"PaperId": "https://openalex.org/W3015154936", "PaperTitle": "A 1036-F<sup>2</sup>/Bit High Reliability Temperature Compensated Cross-Coupled Comparator-Based PUF", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Shenzhen University": 3.0, "Hohai University": 1.0, "Nanyang Technological University": 1.0}, "Authors": ["Qiang Zhao", "Yi-Heng Wu", "Xiaojin Zhao", "Yuan Cao", "Chip-Hong Chang"]}]}, {"DBLP title": "Cache-Out: Leaking Cache Memory Using Hardware Trojan.", "DBLP authors": ["Mohammad Nasim Imtiaz Khan", "Asmit De", "Swaroop Ghosh"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2982188", "OA papers": [{"PaperId": "https://openalex.org/W3015835130", "PaperTitle": "Cache-Out: Leaking Cache Memory Using Hardware Trojan", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Pennsylvania State University": 3.0}, "Authors": ["Mohammad Monirujjaman Khan", "Asmit De", "Swaroop Ghosh"]}]}, {"DBLP title": "QEC: A Quantum Entropy Chip and Its Applications.", "DBLP authors": ["Jungmin Park", "Seongjoon Cho", "Taejin Lim", "Mark M. Tehranipoor"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2975091", "OA papers": [{"PaperId": "https://openalex.org/W3012255206", "PaperTitle": "QEC: A Quantum Entropy Chip and Its Applications", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Florida": 2.0, "Research and Development Department, EYL Inc., Seoul, South Korea": 2.0}, "Authors": ["Jung-Min Park", "Seong-Joon Cho", "Tae-Jin Lim", "Mark Tehranipoor"]}]}, {"DBLP title": "A Compact Low-Voltage True Random Number Generator Based on Inkjet Printing Technology.", "DBLP authors": ["Ahmet Turan Erozan", "Guan Ying Wang", "Rajendra Bishnoi", "Jasmin Aghassi-Hagmann", "Mehdi Baradaran Tahoori"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2975876", "OA papers": [{"PaperId": "https://openalex.org/W3012557762", "PaperTitle": "A Compact Low-Voltage True Random Number Generator Based on Inkjet Printing Technology", "Year": 2020, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Karlsruhe Institute of Technology": 3.0, "Kerntechnische Entsorgung Karlsruhe (Germany)": 1.0, "Delft University of Technology": 1.0}, "Authors": ["Ahmet Turan Erozan", "Guan Wang", "Rajendra Bishnoi", "Jasmin Aghassi-Hagmann", "Mehdi B. Tahoori"]}]}, {"DBLP title": "A Novel Printed-Lookup-Table-Based Programmable Printed Digital Circuit.", "DBLP authors": ["Ahmet Turan Erozan", "Dennis D. Weller", "Farhan Rasheed", "Rajendra Bishnoi", "Jasmin Aghassi-Hagmann", "Mehdi Baradaran Tahoori"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2980931", "OA papers": [{"PaperId": "https://openalex.org/W3012992244", "PaperTitle": "A Novel Printed-Lookup-Table-Based Programmable Printed Digital Circuit", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Karlsruhe Institute of Technology": 5.0, "Delft University of Technology": 1.0}, "Authors": ["Ahmet Turan Erozan", "Dennis D. Weller", "Farhan Rasheed", "Rajendra Bishnoi", "Jasmin Aghassi-Hagmann", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Distributed Spintronic/CMOS Sensor Network for Thermal-Aware Systems.", "DBLP authors": ["Abdelrahman G. Qoutb", "Eby G. Friedman"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2981443", "OA papers": [{"PaperId": "https://openalex.org/W3015807334", "PaperTitle": "Distributed Spintronic/CMOS Sensor Network for Thermal-Aware Systems", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Rochester": 2.0}, "Authors": ["Abdelrahman G. Qoutb", "Eby G. Friedman"]}]}, {"DBLP title": "Analysis of the Impact of Process Variations and Manufacturing Defects on the Performance of Carbon-Nanotube FETs.", "DBLP authors": ["Sanmitra Banerjee", "Arjun Chaudhuri", "Krishnendu Chakrabarty"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2976734", "OA papers": [{"PaperId": "https://openalex.org/W3010986276", "PaperTitle": "Analysis of the Impact of Process Variations and Manufacturing Defects on the Performance of Carbon-Nanotube FETs", "Year": 2020, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Duke University": 3.0}, "Authors": ["Sanmitra Banerjee", "Arjun Chaudhuri", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Design and Implementation of Reconfigurable Asynchronous Pipelines.", "DBLP authors": ["Alessandro de Gennaro", "Danil Sokolov", "Andrey Mokhov"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2975591", "OA papers": [{"PaperId": "https://openalex.org/W3006105683", "PaperTitle": "Design and Implementation of Reconfigurable Asynchronous Pipelines", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Newcastle University": 3.0}, "Authors": ["Alessandro de Gennaro", "Danil Sokolov", "Andrey Mokhov"]}]}, {"DBLP title": "An Efficient Accelerator for Multiple Convolutions From the Sparsity Perspective.", "DBLP authors": ["Qinyu Chen", "Yan Huang", "Rui Sun", "Wenqing Song", "Zhonghai Lu", "Yuxiang Fu", "Li Li"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2976454", "OA papers": [{"PaperId": "https://openalex.org/W3009636589", "PaperTitle": "An Efficient Accelerator for Multiple Convolutions From the Sparsity Perspective", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Nanjing University": 6.0, "Royal Institute of Technology": 1.0}, "Authors": ["Qinyu Chen", "Yan Huang", "Rui Sun", "Wenqing Song", "Zhonghai Lu", "Yuxiang Fu", "Li Li"]}]}, {"DBLP title": "Uni-OPU: An FPGA-Based Uniform Accelerator for Convolutional and Transposed Convolutional Networks.", "DBLP authors": ["Yunxuan Yu", "Tiandong Zhao", "Mingyu Wang", "Kun Wang", "Lei He"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2995741", "OA papers": [{"PaperId": "https://openalex.org/W3034100311", "PaperTitle": "<i>Uni-OPU</i>: An FPGA-Based Uniform Accelerator for Convolutional and Transposed Convolutional Networks", "Year": 2020, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}, "Authors": ["Yunxuan Yu", "Tiandong Zhao", "Mingyu Wang", "Kun Wang", "Lei He"]}]}, {"DBLP title": "GreenTPU: Predictive Design Paradigm for Improving Timing Error Resilience of a Near-Threshold Tensor Processing Unit.", "DBLP authors": ["Pramesh Pandey", "Prabal Basu", "Koushik Chakraborty", "Sanghamitra Roy"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2985057", "OA papers": [{"PaperId": "https://openalex.org/W3020310886", "PaperTitle": "GreenTPU: Predictive Design Paradigm for Improving Timing Error Resilience of a Near-Threshold Tensor Processing Unit", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Utah State University": 4.0}, "Authors": ["Pramesh Pandey", "Prabal Basu", "Koushik Chakraborty", "Sanghamitra Roy"]}]}, {"DBLP title": "TiM-DNN: Ternary In-Memory Accelerator for Deep Neural Networks.", "DBLP authors": ["Shubham Jain", "Sumeet Kumar Gupta", "Anand Raghunathan"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2993045", "OA papers": [{"PaperId": "https://openalex.org/W3026337110", "PaperTitle": "TiM-DNN: Ternary In-Memory Accelerator for Deep Neural Networks", "Year": 2020, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Purdue University West Lafayette": 2.5, "IBM Research - Thomas J. Watson Research Center": 0.5}, "Authors": ["Shubham Jain", "Sumeet Gupta", "Anand Raghunathan"]}]}, {"DBLP title": "Interstice: Inverter-Based Memristive Neural Networks Discretization for Function Approximation Applications.", "DBLP authors": ["Shaghayegh Vahdat", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2991795", "OA papers": [{"PaperId": "https://openalex.org/W3027238947", "PaperTitle": "Interstice: Inverter-Based Memristive Neural Networks Discretization for Function Approximation Applications", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Tehran": 3.0, "University of Southern California": 1.0}, "Authors": ["Shaghayegh Vahdat", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"]}]}, {"DBLP title": "Low-Supply Sensitivity LC VCOs With Complementary Varactors.", "DBLP authors": ["Xiaoyan Gui", "Bingjun Tang", "Renjie Tang", "Dan Li", "Li Geng"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2991765", "OA papers": [{"PaperId": "https://openalex.org/W3025307754", "PaperTitle": "Low-Supply Sensitivity <i>LC</i> VCOs With Complementary Varactors", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Xi'an Jiaotong University": 5.0}, "Authors": ["Xiaoyan Gui", "Bingjun Tang", "Ren-Jie Tang", "Dan Li", "Li Geng"]}]}, {"DBLP title": "A 32-GHz Nested-PLL-Based FMCW Modulator With 2.16-GHz Bandwidth in a 65-nm CMOS Process.", "DBLP authors": ["Yupeng Fu", "Lianming Li", "Yilong Liao", "Xuan Wang", "Yongjian Shi", "Dongming Wang"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2992123", "OA papers": [{"PaperId": "https://openalex.org/W3030353383", "PaperTitle": "A 32-GHz Nested-PLL-Based FMCW Modulator With 2.16-GHz Bandwidth in a 65-nm CMOS Process", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Southeast University": 3.0, "Purple Mountain Laboratories": 3.0}, "Authors": ["Yupeng Fu", "Lianming Li", "Liao Yilong", "Xuan Wang", "Yong-jian Shi", "Dongming Wang"]}]}, {"DBLP title": "Frequency-Limited Reduction of Regular and Singular Circuit Models Via Extended Krylov Subspace Method.", "DBLP authors": ["George Floros", "Nestor E. Evmorfopoulos", "Georgios I. Stamoulis"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2994534", "OA papers": [{"PaperId": "https://openalex.org/W3030874150", "PaperTitle": "Frequency-Limited Reduction of Regular and Singular Circuit Models Via Extended Krylov Subspace Method", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Thessaly": 3.0}, "Authors": ["George Floros", "Nestor Evmorfopoulos", "Georgios Stamoulis"]}]}, {"DBLP title": "A 175.2-mW 4-Stage OTA With Wide Load Range (400 pF-12 nF) Using Active Parallel Compensation.", "DBLP authors": ["Samuel Annor Fordjour", "Joseph Riad", "Edgar S\u00e1nchez-Sinencio"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2993059", "OA papers": [{"PaperId": "https://openalex.org/W3026476728", "PaperTitle": "A 175.2-mW 4-Stage OTA With Wide Load Range (400 pF\u201312 nF) Using Active Parallel Compensation", "Year": 2020, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Texas A&M University System": 3.0}, "Authors": ["Samuel Annor Fordjour", "Joseph Riad", "Edgar Sanchez-Sinencio"]}]}, {"DBLP title": "A Bit-Time-Dependent Model of I/O Drivers for Overclocking Analysis.", "DBLP authors": ["Huan Yu", "Madhavan Swaminathan"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2994060", "OA papers": [{"PaperId": "https://openalex.org/W3031713809", "PaperTitle": "A Bit-Time-Dependent Model of I/O Drivers for Overclocking Analysis", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Huan Yu", "Madhavan Swaminathan"]}]}, {"DBLP title": "Verification of Scheduling of Conditional Behaviors in High-Level Synthesis.", "DBLP authors": ["Ramanuj Chouksey", "Chandan Karfa"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2978242", "OA papers": [{"PaperId": "https://openalex.org/W3011481298", "PaperTitle": "Verification of Scheduling of Conditional Behaviors in High-Level Synthesis", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Indian Institute of Technology Guwahati": 2.0}, "Authors": ["Ramanuj Chouksey", "Chandan Karfa"]}]}, {"DBLP title": "BIST-Based Fault Diagnosis for PCM With Enhanced Test Scheme and Fault-Free Region Finding Algorithm.", "DBLP authors": ["Chenchen Xie", "Xi Li", "Yu Lei", "Houpeng Chen", "Qian Wang", "Jiashu Guo", "Jie Miao", "Yi Lv", "Zhitang Song"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2986469", "OA papers": [{"PaperId": "https://openalex.org/W3021762866", "PaperTitle": "BIST-Based Fault Diagnosis for PCM With Enhanced Test Scheme and Fault-Free Region Finding Algorithm", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Chinese Academy of Sciences": 4.5, "Shanghai Institute of Microsystem and Information Technology": 4.5}, "Authors": ["Chenchen Xie", "Xi Li", "Yu Lei", "Houpeng Chen", "Qian Wang", "Jiashu Guo", "Jie Miao", "Yi Lv", "Zhitang Song"]}]}, {"DBLP title": "Error Probability Models for Voltage-Scaled Multiply-Accumulate Units.", "DBLP authors": ["Mallika Rathore", "Peter A. Milder", "Emre Salman"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2988204", "OA papers": [{"PaperId": "https://openalex.org/W3022450020", "PaperTitle": "Error Probability Models for Voltage-Scaled Multiply-Accumulate Units", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Stony Brook University": 3.0}, "Authors": ["Mallika Rathore", "Peter Milder", "Emre Salman"]}]}, {"DBLP title": "Scheduling of Data Access for the Radix-2k FFT Processor Using Single-Port Memory.", "DBLP authors": ["Jian Wang", "Songting Li", "Xianbin Li"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2992021", "OA papers": [{"PaperId": "https://openalex.org/W3025130152", "PaperTitle": "Scheduling of Data Access for the Radix-2k FFT Processor Using Single-Port Memory", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"[National Innovation Institute of Defense Technology, Academy of Military Science, Beijing, China]": 2.0, "National University of Defense Technology": 1.0}, "Authors": ["Jing Wang", "Songting Li", "Hong-Bo Sun"]}]}, {"DBLP title": "A General Construction and Encoder Implementation of Polar Codes.", "DBLP authors": ["Wei Song", "Yifei Shen", "Liping Li", "Kai Niu", "Chuan Zhang"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2983327", "OA papers": [{"PaperId": "https://openalex.org/W3015509577", "PaperTitle": "A General Construction and Encoder Implementation of Polar Codes", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Anhui University": 2.0, "Southeast University": 2.0, "Beijing University of Posts and Telecommunications": 1.0}, "Authors": ["Wei Song", "Yifei Shen", "Liping Li", "Kai Niu", "Chuan Zhang"]}]}, {"DBLP title": "Autogeneration of Pipelined Belief Propagation Polar Decoders.", "DBLP authors": ["Chao Ji", "Yifei Shen", "Zaichen Zhang", "Xiaohu You", "Chuan Zhang"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2983975", "OA papers": [{"PaperId": "https://openalex.org/W3016889259", "PaperTitle": "Autogeneration of Pipelined Belief Propagation Polar Decoders", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Southeast University": 5.0}, "Authors": ["Chao Ji", "Yifei Shen", "Zaichen Zhang", "Xiaohu You", "Chuan Zhang"]}]}, {"DBLP title": "Resource-Efficient and High-Throughput VLSI Design of Global Optical Flow Method for Mobile Systems.", "DBLP authors": ["Sung-Joon Jang", "Chong-Min Kyung"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2984822", "OA papers": [{"PaperId": "https://openalex.org/W3020376597", "PaperTitle": "Resource-Efficient and High-Throughput VLSI Design of Global Optical Flow Method for Mobile Systems", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Korea Advanced Institute of Science and Technology": 1.5, "Korea Electronics Technology Institute": 0.5}, "Authors": ["Sung Ho Jang", "Chong-Min Kyung"]}]}, {"DBLP title": "A 64-Gb/s PAM-4 Optical Receiver With Amplitude/Phase Correction and Threshold Voltage/Data Level Calibration.", "DBLP authors": ["Kuan-Lin Fu", "Shen-Iuan Liu"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2991721", "OA papers": [{"PaperId": "https://openalex.org/W3028010688", "PaperTitle": "A 64-Gb/s PAM-4 Optical Receiver With Amplitude/Phase Correction and Threshold Voltage/Data Level Calibration", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Kuan-Lin Fu", "Shen-Iuan Liu"]}]}, {"DBLP title": "Architecture of Cobweb-Based Redundant TSV for Clustered Faults.", "DBLP authors": ["Tianming Ni", "Dongsheng Liu", "Qi Xu", "Zhengfeng Huang", "Huaguo Liang", "Aibin Yan"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2995094", "OA papers": [{"PaperId": "https://openalex.org/W3140564856", "PaperTitle": "Architecture of Cobweb-Based Redundant TSV for Clustered Faults", "Year": 2020, "CitationCount": 121, "EstimatedCitation": 121, "Affiliations": {"Anhui Polytechnic University": 1.0, "Huazhong University of Science and Technology": 1.0, "Hefei University of Technology": 3.0, "Anhui University": 1.0}, "Authors": ["Tianming Ni", "Dongsheng Liu", "Qi Xu", "Zhengfeng Huang", "Huaguo Liang", "Aibin Yan"]}]}, {"DBLP title": "PUF-Based Secure Chaotic Random Number Generator Design Methodology.", "DBLP authors": ["Srisubha Kalanadhabhatta", "Deepak Kumar", "Kiran Kumar Anumandla", "S. Ashish Reddy", "Amit Acharyya"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2979269", "OA papers": [{"PaperId": "https://openalex.org/W3013098700", "PaperTitle": "PUF-Based Secure Chaotic Random Number Generator Design Methodology", "Year": 2020, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Indian Institute of Technology Hyderabad": 5.0}, "Authors": ["Srisubha Kalanadhabhatta", "Deepak Kumar", "Kiran Kumar Anumandla", "Sudhakar M. Reddy", "Amit Acharyya"]}]}, {"DBLP title": "Assertions for Protecting Mixed-Signal Latency Contracts in Power Management.", "DBLP authors": ["Sudipa Mandal", "Pallab Dasgupta", "Aritra Hazra", "Chunduri Rama Mohan"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3002481", "OA papers": [{"PaperId": "https://openalex.org/W3041259634", "PaperTitle": "Assertions for Protecting Mixed-Signal Latency Contracts in Power Management", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Institute of Technology Kharagpur": 3.0, "GTCHE, Intel Technology India Pvt. Ltd., Bengaluru, India": 1.0}, "Authors": ["Sudipa Mandal", "Pallab Dasgupta", "Aritra Hazra", "C.R. Mohan"]}]}, {"DBLP title": "A 0.6-V Power-Efficient Active-RC Analog Low-Pass Filter With Cutoff Frequency Selection.", "DBLP authors": ["Fernando Lavalle-Aviles", "Edgar S\u00e1nchez-Sinencio"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2999414", "OA papers": [{"PaperId": "https://openalex.org/W3036466718", "PaperTitle": "A 0.6-V Power-Efficient Active-RC Analog Low-Pass Filter With Cutoff Frequency Selection", "Year": 2020, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Texas A&M University": 1.0, "Analog Devices (United States)": 1.0}, "Authors": ["Fernando Lavalle-Aviles", "Edgar Sanchez-Sinencio"]}]}, {"DBLP title": "A Hybrid Miller-Cascode Compensation for Fast Settling in Two-Stage Operational Amplifiers.", "DBLP authors": ["Hyungyu Ju", "Minjae Lee"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2986508", "OA papers": [{"PaperId": "https://openalex.org/W3022796984", "PaperTitle": "A Hybrid Miller-Cascode Compensation for Fast Settling in Two-Stage Operational Amplifiers", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Gwangju Institute of Science and Technology": 2.0}, "Authors": ["Hyungyu Ju", "MinJae Lee"]}]}, {"DBLP title": "PDP and TPD Flexible MCML and MTCML Ultralow-Power and High-Speed Structures for Wireless and Wireline Applications.", "DBLP authors": ["Mahdi Yektaei", "M. B. Ghaznavi-Ghoushchi"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2996544", "OA papers": [{"PaperId": "https://openalex.org/W3035542333", "PaperTitle": "PDP and TPD Flexible MCML and MTCML Ultralow-Power and High-Speed Structures for Wireless and Wireline Applications", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Shahed University": 2.0}, "Authors": ["Mahdi Yektaei", "Mohammad Bagher Ghaznavi-Ghoushchi"]}]}, {"DBLP title": "Communication-Aware Task Scheduling for Energy-Harvesting Nonvolatile Processors.", "DBLP authors": ["Yan Wang", "Jinhui Liu", "Jingtong Hu"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2978543", "OA papers": [{"PaperId": "https://openalex.org/W3015056093", "PaperTitle": "Communication-Aware Task Scheduling for Energy-Harvesting Nonvolatile Processors", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Guangzhou University": 1.0, "Xidian University": 1.0, "University of Pittsburgh": 1.0}, "Authors": ["Yan Wang", "Jinhui Liu", "Jingtong Hu"]}]}, {"DBLP title": "Efficient Register Renaming Architectures for 8-bit AES Datapath at 0.55 pJ/bit in 16-nm FinFET.", "DBLP authors": ["Siva Nishok Dhanuskodi", "Samuel Allen", "Daniel E. Holcomb"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2999593", "OA papers": [{"PaperId": "https://openalex.org/W3034705689", "PaperTitle": "Efficient Register Renaming Architectures for 8-bit AES Datapath at 0.55 pJ/bit in 16-nm FinFET", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Massachusetts Amherst": 3.0}, "Authors": ["Siva Nishok Dhanuskodi", "Samuel M. Allen", "Daniel Holcomb"]}]}, {"DBLP title": "Deterministic Shuffling Networks to Implement Stochastic Circuits in Parallel.", "DBLP authors": ["Zhiheng Wang", "Devan Larso", "Morgen Barker", "Soheil Mohajer", "Kia Bazargan"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2984731", "OA papers": [{"PaperId": "https://openalex.org/W3036587489", "PaperTitle": "Deterministic Shuffling Networks to Implement Stochastic Circuits in Parallel", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Twin Cities Orthopedics": 0.5, "University of Minnesota": 4.5}, "Authors": ["Zhiheng Wang", "Devan Larso", "Morgen Barker", "Soheil Mohajer", "Kia Bazargan"]}]}, {"DBLP title": "Low Power Unsupervised Anomaly Detection by Nonparametric Modeling of Sensor Statistics.", "DBLP authors": ["Ahish Shylendra", "Priyesh Shukla", "Saibal Mukhopadhyay", "Swarup Bhunia", "Amit Ranjan Trivedi"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2984472", "OA papers": [{"PaperId": "https://openalex.org/W3016328983", "PaperTitle": "Low Power Unsupervised Anomaly Detection by Nonparametric Modeling of Sensor Statistics", "Year": 2020, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}, "Authors": ["Ahish Shylendra", "Priyesh Shukla", "Saibal Mukhopadhyay", "Swarup Bhunia", "Amit Ranjan Trivedi"]}]}, {"DBLP title": "NeuPart: Using Analytical Models to Drive Energy-Efficient Partitioning of CNN Computations on Cloud-Connected Mobile Clients.", "DBLP authors": ["Susmita Dey Manasi", "Farhana Sharmin Snigdha", "Sachin S. Sapatnekar"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2995135", "OA papers": [{"PaperId": "https://openalex.org/W3034870003", "PaperTitle": "NeuPart: Using Analytical Models to Drive Energy-Efficient Partitioning of CNN Computations on Cloud-Connected Mobile Clients", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Twin Cities Orthopedics": 1.5, "University of Minnesota": 1.5}, "Authors": ["Susmita Dey Manasi", "Farhana Sharmin Snigdha", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "A VLSI Majority-Logic Device Based on Spin Transfer Torque Mechanism for Brain-Inspired Computing Architecture.", "DBLP authors": ["Vahid Jamshidi"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2997369", "OA papers": [{"PaperId": "https://openalex.org/W3043721004", "PaperTitle": "A VLSI Majority-Logic Device Based on Spin Transfer Torque Mechanism for Brain-Inspired Computing Architecture", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Shahid Bahonar University of Kerman": 1.0}, "Authors": ["Vahid Jamshidi"]}]}, {"DBLP title": "F-DNA: Fast Convolution Architecture for Deconvolutional Network Acceleration.", "DBLP authors": ["Wendong Mao", "Jun Lin", "Zhongfeng Wang"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3000519", "OA papers": [{"PaperId": "https://openalex.org/W3040533934", "PaperTitle": "F-DNA: Fast Convolution Architecture for Deconvolutional Network Acceleration", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Nanjing University": 3.0}, "Authors": ["Wendong Mao", "Jun Lin", "Zhongfeng Wang"]}]}, {"DBLP title": "Obstacle-Avoiding Length-Matching Bus Routing Considering Nonuniform Track Resources.", "DBLP authors": ["Yi-Hao Cheng", "Tao-Chun Yu", "Shao-Yun Fang"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2985312", "OA papers": [{"PaperId": "https://openalex.org/W3022584495", "PaperTitle": "Obstacle-Avoiding Length-Matching Bus Routing Considering Nonuniform Track Resources", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University of Science and Technology": 3.0}, "Authors": ["Yihao Cheng", "Tao-Chun Yu", "Shao-Yun Fang"]}]}, {"DBLP title": "HYFII: HYbrid Fault Injection Infrastructure for Accurate Runtime System Failure Analysis.", "DBLP authors": ["Sungmin Jang", "Jaeyoung Park"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2992982", "OA papers": [{"PaperId": "https://openalex.org/W3027739090", "PaperTitle": "HYFII: HYbrid Fault Injection Infrastructure for Accurate Runtime System Failure Analysis", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Handong Global University": 2.0}, "Authors": ["Sungmin Jang", "Jaeyoung Park"]}]}, {"DBLP title": "Integer Codes Correcting Double Errors and Triple-Adjacent Errors Within a Byte.", "DBLP authors": ["Aleksandar Radonjic"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2998364", "OA papers": [{"PaperId": "https://openalex.org/W3037522227", "PaperTitle": "Integer Codes Correcting Double Errors and Triple-Adjacent Errors Within a Byte", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Serbian Academy of Sciences and Arts": 0.5, "Institute of Technical Sciences": 0.5}, "Authors": ["Aleksandar Radonjic"]}]}, {"DBLP title": "A 137-\u03bcW 1.78-mm2 30-Frames/s Real-Time Gesture Recognition SoC for Smart Devices.", "DBLP authors": ["Van Loi Le", "Taegeun Yoo", "Ju Eon Kim", "Ngoc Le Ba", "Kwang-Hyun Baek", "Tony Tae-Hyoung Kim"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2997700", "OA papers": [{"PaperId": "https://openalex.org/W3033694629", "PaperTitle": "A 137-\u03bcW 1.78-mm2 30-Frames/s Real-Time Gesture Recognition SoC for Smart Devices", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Nations Innovation Technologies, Singapore": 1.0, "Nanyang Technological University": 3.0, "Chung-Ang University": 2.0}, "Authors": ["Van Bang Le", "Taegeun Yoo", "Ju Han Kim", "Van Loi Le", "Kwang-Hyun Baek", "Tony Tae-Hyoung Kim"]}]}, {"DBLP title": "A 300-mV Auto Shutdown Comparator-Based Continuous Time \u0394\u2211 Modulator.", "DBLP authors": ["Laxmeesha Somappa", "Maryam Shojaei Baghini"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2995626", "OA papers": [{"PaperId": "https://openalex.org/W3030838177", "PaperTitle": "A 300-mV Auto Shutdown Comparator-Based Continuous Time \u0394\u2211 Modulator", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Institute of Technology Bombay": 2.0}, "Authors": ["Laxmeesha Somappa", "Maryam Shojaei Baghini"]}]}, {"DBLP title": "RPE-TCAM: Reconfigurable Power-Efficient Ternary Content-Addressable Memory on FPGAs.", "DBLP authors": ["Muhammad Irfan", "Zahid Ullah", "Mehdi Hasan Chowdhury", "Ray C. C. Cheung"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2993168", "OA papers": [{"PaperId": "https://openalex.org/W3026322937", "PaperTitle": "RPE-TCAM: Reconfigurable Power-Efficient Ternary Content-Addressable Memory on FPGAs", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"City University of Hong Kong": 2.5, "Boston University": 0.5, "Department of Electrical & Computer Engineering, Pak-Austria Fachhochschule: Institute of Applied Sciences & Technology, Haripur, Pakistan": 1.0}, "Authors": ["Muhammad Irfan", "Zahid Ullah", "Mehdi Hasan Chowdhury", "Ray C. C. Cheung"]}]}, {"DBLP title": "RETRO: Reintroducing Tests for Improved Reverse Order Fault Simulation.", "DBLP authors": ["Irith Pomeranz"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2997762", "OA papers": [{"PaperId": "https://openalex.org/W3033737387", "PaperTitle": "RETRO: Reintroducing Tests for Improved Reverse Order Fault Simulation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Radiation-Hardened, Read-Disturbance-Free New-Quatro-10T Memory Cell for Aerospace Applications.", "DBLP authors": ["Liang Wen", "Yuejun Zhang", "Pengjun Wang"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2991755", "OA papers": [{"PaperId": "https://openalex.org/W3025112485", "PaperTitle": "Radiation-Hardened, Read-Disturbance-Free New-Quatro-10T Memory Cell for Aerospace Applications", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Liang Wen", "Yue-Jun Zhang", "Pengjun Wang"]}]}, {"DBLP title": "Broad-Brush Compaction for Sequential Test Generation.", "DBLP authors": ["Irith Pomeranz"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2992097", "OA papers": [{"PaperId": "https://openalex.org/W3024974697", "PaperTitle": "Broad-Brush Compaction for Sequential Test Generation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Benchmark of the Compute-in-Memory-Based DNN Accelerator With Area Constraint.", "DBLP authors": ["Anni Lu", "Xiaochen Peng", "Yandong Luo", "Shimeng Yu"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3001526", "OA papers": [{"PaperId": "https://openalex.org/W3036663566", "PaperTitle": "Benchmark of the Compute-in-Memory-Based DNN Accelerator With Area Constraint", "Year": 2020, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["Anni Lu", "Xiaochen Peng", "Yandong Luo", "Shimeng Yu"]}]}, {"DBLP title": "An Efficient Hardware Accelerator for Structured Sparse Convolutional Neural Networks on FPGAs.", "DBLP authors": ["Chaoyang Zhu", "Kejie Huang", "Shuyuan Yang", "Ziqi Zhu", "Hejia Zhang", "Haibin Shen"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3002779", "OA papers": [{"PaperId": "https://openalex.org/W3038838661", "PaperTitle": "An Efficient Hardware Accelerator for Structured Sparse Convolutional Neural Networks on FPGAs", "Year": 2020, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"Zhejiang University": 5.0, "University of Southern California": 1.0}, "Authors": ["Chaoyang Zhu", "Kejie Huang", "Shuyuan Yang", "Ziqi Zhu", "Hejia Zhang", "Haibin Shen"]}]}, {"DBLP title": "NeuronLink: An Efficient Chip-to-Chip Interconnect for Large-Scale Neural Network Accelerators.", "DBLP authors": ["Shanlin Xiao", "Yuhao Guo", "Wenkang Liao", "Huipeng Deng", "Yi Luo", "Huanliang Zheng", "Jian Wang", "Cheng Li", "Gezi Li", "Zhiyi Yu"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3008185", "OA papers": [{"PaperId": "https://openalex.org/W3044630899", "PaperTitle": "NeuronLink: An Efficient Chip-to-Chip Interconnect for Large-Scale Neural Network Accelerators", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Sun Yat-sen University": 8.0, "Huawei Technologies (China)": 2.0}, "Authors": ["Shanlin Xiao", "Yuhao Guo", "Wenkang Liao", "Huipeng Deng", "Yi Luo", "Huanliang Zheng", "Jing Wang", "Cheng Li", "Guozhang Kang", "Zhiyi Yu"]}]}, {"DBLP title": "Securing Hardware Accelerators for CE Systems Using Biometric Fingerprinting.", "DBLP authors": ["Anirban Sengupta", "Mahendra Rathor"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2999514", "OA papers": [{"PaperId": "https://openalex.org/W3034652049", "PaperTitle": "Securing Hardware Accelerators for CE Systems Using Biometric Fingerprinting", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Indian Institute of Technology Indore": 2.0}, "Authors": ["Anirban Sengupta", "Mahendra Rathor"]}]}, {"DBLP title": "Analysis of a Pipelined Architecture for Sparse DNNs on Embedded Systems.", "DBLP authors": ["Adri\u00e1n Alcolea Morena", "Javier Olivito", "Javier Resano", "Hortensia Mecha"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3005451", "OA papers": [{"PaperId": "https://openalex.org/W3041223772", "PaperTitle": "Analysis of a Pipelined Architecture for Sparse DNNs on Embedded Systems", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Universidad de Zaragoza": 3.0, "Universidad Complutense de Madrid": 1.0}, "Authors": ["Reinaldo Campos-Vargas", "Javier Olivito", "Javier Resano", "Hortensia Mecha"]}]}, {"DBLP title": "A 14-bit 200-Ms/s SHA-Less Pipelined ADC With Aperture Error Reduction.", "DBLP authors": ["Peilin Yang", "Xiao Wang", "Chengwei Wang", "Fule Li", "Hanjun Jiang", "Zhihua Wang"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3006147", "OA papers": [{"PaperId": "https://openalex.org/W3044284751", "PaperTitle": "A 14-bit 200-Ms/s SHA-Less Pipelined ADC With Aperture Error Reduction", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Tsinghua University": 3.0, "Institute of Microelectronics": 3.0}, "Authors": ["Peilin Yang", "Xiao Wang", "Chengwei Wang", "Fule Li", "Hanjun Jiang", "Zhihua Wang"]}]}, {"DBLP title": "PLAC: Piecewise Linear Approximation Computation for All Nonlinear Unary Functions.", "DBLP authors": ["Hongxi Dong", "Manzhen Wang", "Yuanyong Luo", "Muhan Zheng", "Mengyu An", "Yajun Ha", "Hongbing Pan"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3004602", "OA papers": [{"PaperId": "https://openalex.org/W3043675702", "PaperTitle": "PLAC: Piecewise Linear Approximation Computation for All Nonlinear Unary Functions", "Year": 2020, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Nanjing University": 5.0, "Huawei Technologies (China)": 1.0, "ShanghaiTech University": 1.0}, "Authors": ["Dong Hongxi", "Manzhen Wang", "Yuanyong Luo", "Muhan Zheng", "An Mengyu", "Yajun Ha", "Hongbing Pan"]}]}, {"DBLP title": "Glitch-Optimized Circuit Blocks for Low-Power High-Performance Booth Multipliers.", "DBLP authors": ["Anuradha Chathuranga Ranasinghe", "Sabih H. Gerez"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3009239", "OA papers": [{"PaperId": "https://openalex.org/W3045652118", "PaperTitle": "Glitch-Optimized Circuit Blocks for Low-Power High-Performance Booth Multipliers", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Twente": 2.0}, "Authors": ["Anuradha C. Ranasinghe", "Sabih H. Gerez"]}]}, {"DBLP title": "An Active Silicon Interposer With Low-Power Hybrid Wireless-Wired Clock Distribution Network for Many-Core Systems.", "DBLP authors": ["Qian Ding", "Graham Knight", "Terrence S. T. Mak"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3003091", "OA papers": [{"PaperId": "https://openalex.org/W3038389725", "PaperTitle": "An Active Silicon Interposer With Low-Power Hybrid Wireless-Wired Clock Distribution Network for Many-Core Systems", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Southampton": 2.0, "ARM (United Kingdom)": 1.0}, "Authors": ["Qian Ding", "Graham Knight", "Terrence Mak"]}]}, {"DBLP title": "A COTS-Based Novel 3-D DRAM Memory Cube Architecture for Space Applications.", "DBLP authors": ["Anthony Agnesina", "James Yamaguchi", "Christian Krutzik", "John Carson", "Jean Yang-Scharlotta", "Sung Kyu Lim"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3002211", "OA papers": [{"PaperId": "https://openalex.org/W3045469533", "PaperTitle": "A COTS-Based Novel 3-D DRAM Memory Cube Architecture for Space Applications", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Georgia Institute of Technology": 2.0, "Irvine Sensors (United States)": 3.0, "Jet Propulsion Laboratory": 1.0}, "Authors": ["Anthony Agnesina", "James Yamaguchi", "Christian Krutzik", "John M. Carson", "Jean Yang-Scharlotta", "Sung Kyu Lim"]}]}, {"DBLP title": "Anti-PVT-Variation Low-Power Time-to-Digital Converter Design Using 90-nm CMOS Process.", "DBLP authors": ["Chua-Chin Wang", "Kuan-Yu Chao", "Sivaperumal Sampath", "Ponnan Suresh"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3008424", "OA papers": [{"PaperId": "https://openalex.org/W3045392656", "PaperTitle": "Anti-PVT-Variation Low-Power Time-to-Digital Converter Design Using 90-nm CMOS Process", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Sun Yat-sen University": 2.0, "Vel Tech (Deemed University), Chennai, India": 1.0, "Vel Tech Rangarajan Dr. Sagunthala R&D Institute of Science and Technology": 1.0}, "Authors": ["Chua-Chin Wang", "Chao Kuan-Yu", "Sivaperumal Sampath", "P.K. Suresh"]}]}, {"DBLP title": "A Power-Efficient Spectrum-Sensing Scheme Using 1-Bit Quantizer and Modified Filter Banks.", "DBLP authors": ["Libin K. Mathew", "Shanker Shreejith", "A. Prasad Vinod", "A. S. Madhukumar"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3009430", "OA papers": [{"PaperId": "https://openalex.org/W3044010460", "PaperTitle": "A Power-Efficient Spectrum-Sensing Scheme Using 1-Bit Quantizer and Modified Filter Banks", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Nanyang Technological University": 2.0, "Trinity College Dublin": 1.0, "Indian Institute of Technology Palakkad": 1.0}, "Authors": ["Libin Mathew", "Shreejith Shanker", "A. P. Vinod", "A. S. Madhukumar"]}]}, {"DBLP title": "All-Digital CMOS Time-to-Digital Converter With Temperature-Measuring Capability.", "DBLP authors": ["Chun-Chi Chen", "Chao-Lieh Chen", "Wei Fang", "Yen-Chan Chu"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3007587", "OA papers": [{"PaperId": "https://openalex.org/W3043412922", "PaperTitle": "All-Digital CMOS Time-to-Digital Converter With Temperature-Measuring Capability", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National University of Kaohsiung": 3.0}, "Authors": ["Chun-Chi Chen", "Wei Fang", "Yen-Chan Chu"]}]}, {"DBLP title": "Proof-Carrying Approximate Circuits.", "DBLP authors": ["Linus Witschen", "Tobias Wiersema", "Marco Platzner"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3008061", "OA papers": [{"PaperId": "https://openalex.org/W3045420038", "PaperTitle": "Proof-Carrying Approximate Circuits", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Paderborn University": 3.0}, "Authors": ["Linus Witschen", "Tobias Wiersema", "Marco Platzner"]}]}, {"DBLP title": "A 35-GHz TX and RX Front End With High TX Output Power for Ka-Band FMCW Phased-Array Radar Transceivers in CMOS Technology.", "DBLP authors": ["Wei Deng", "Rui Wu", "Zhijie Chen", "Manlai Ding", "Haikun Jia", "Baoyong Chi"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3008423", "OA papers": [{"PaperId": "https://openalex.org/W3044837837", "PaperTitle": "A 35-GHz TX and RX Front End With High TX Output Power for Ka-Band FMCW Phased-Array Radar Transceivers in CMOS Technology", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Tsinghua University": 1.5, "Institute of Microelectronics": 1.5, "Aerospace Information Research Institute": 1.0, "Chinese Academy of Sciences": 1.0, "Beijing University of Technology": 1.0}, "Authors": ["Wei Deng", "Rui Wu", "Zhijie Chen", "Manlai Ding", "Haikun Jia", "Baoyong Chi"]}]}, {"DBLP title": "A Low-Power PAM4 Receiver With an Adaptive Variable-Gain Rectifier-Based Decoder.", "DBLP authors": ["Quan Pan", "Li Wang", "Xiongshi Luo", "C. Patrick Yue"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3008199", "OA papers": [{"PaperId": "https://openalex.org/W3046039852", "PaperTitle": "A Low-Power PAM4 Receiver With an Adaptive Variable-Gain Rectifier-Based Decoder", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Southern University of Science and Technology": 2.0, "Hong Kong University of Science and Technology": 2.0}, "Authors": ["Quan Pan", "Li Wang", "Xiongshi Luo", "C. Patrick Yue"]}]}, {"DBLP title": "A 0.75-2.5-GHz All-Digital RF Transmitter With Integrated Class-E Power Amplifier for Spectrum Sharing Applications in 5G Radios.", "DBLP authors": ["Immanuel Raja", "Gaurab Banerjee"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3005438", "OA papers": [{"PaperId": "https://openalex.org/W3043795694", "PaperTitle": "A 0.75\u20132.5-GHz All-Digital RF Transmitter With Integrated Class-E Power Amplifier for Spectrum Sharing Applications in 5G Radios", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Institute of Space Science and Technology": 1.0, "Indian Institute of Science Bangalore": 1.0}, "Authors": ["Immanuel Raja", "Gaurab Banerjee"]}]}, {"DBLP title": "Analysis of Functional Errors Produced by Long-Term Workload-Dependent BTI Degradation in Ultralow Power Processors.", "DBLP authors": ["Loris Duch", "Miguel Pe\u00f3n Quir\u00f3s", "Pieter Weckx", "Alexandre Levisse", "Rub\u00e9n Braojos", "Francky Catthoor", "David Atienza"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3003471", "OA papers": [{"PaperId": "https://openalex.org/W3043397599", "PaperTitle": "Analysis of Functional Errors Produced by Long-Term Workload-Dependent BTI Degradation in Ultralow Power Processors", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 4.0, "Imec": 3.0}, "Authors": ["Loris Duch", "Miguel Peon-Quiros", "Pieter Weckx", "Alexandre Levisse", "Ruben Braojos", "Francky Catthoor", "David Atienza"]}]}, {"DBLP title": "A Hierarchical Scrubbing Technique for SEU Mitigation on SRAM-Based FPGAs.", "DBLP authors": ["Guanghui He", "Sijie Zheng", "Naifeng Jing"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3010647", "OA papers": [{"PaperId": "https://openalex.org/W3047786962", "PaperTitle": "A Hierarchical Scrubbing Technique for SEU Mitigation on SRAM-Based FPGAs", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Shanghai Jiao Tong University": 3.0}, "Authors": ["Guanghui He", "Sijie Zheng", "Naifeng Jing"]}]}, {"DBLP title": "McPAT-Monolithic: An Area/Power/Timing Architecture Modeling Framework for 3-D Hybrid Monolithic Multicore Systems.", "DBLP authors": ["Abdullah Guler", "Niraj K. Jha"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3002723", "OA papers": [{"PaperId": "https://openalex.org/W3037152957", "PaperTitle": "McPAT-Monolithic: An Area/Power/Timing Architecture Modeling Framework for 3-D Hybrid Monolithic Multicore Systems", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Princeton University": 2.0}, "Authors": ["Abdullah Guler", "Niraj K. Jha"]}]}, {"DBLP title": "Breaking Analog Locking Techniques.", "DBLP authors": ["Nithyashankari Gummidipoondi Jayasankaran", "Adriana C. Sanabria-Borbon", "Amr Abuellil", "Edgar S\u00e1nchez-Sinencio", "Jiang Hu", "Jeyavijayan Rajendran"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3007159", "OA papers": [{"PaperId": "https://openalex.org/W3045422389", "PaperTitle": "Breaking Analog Locking Techniques", "Year": 2020, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Texas A&M University": 6.0}, "Authors": ["Nithyashankari Gummidipoondi Jayasankaran", "Adriana C. Sanabria-Borbon", "Amr Abuellil", "Edgar Sanchez-Sinencio", "Jiang Hu", "Jeyavijayan Rajendran"]}]}, {"DBLP title": "High-Throughput/Low-Energy MTJ-Based True Random Number Generator Using a Multi-Voltage/Current Converter.", "DBLP authors": ["Naoya Onizawa", "Shogo Mukaida", "Akira Tamakoshi", "Hitoshi Yamagata", "Hiroyuki Fujita", "Takahiro Hanyu"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3005413", "OA papers": [{"PaperId": "https://openalex.org/W3045345759", "PaperTitle": "High-Throughput/Low-Energy MTJ-Based True Random Number Generator Using a Multi-Voltage/Current Converter", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Tohoku University": 4.0, "Canon (Japan)": 2.0}, "Authors": ["Naoya Onizawa", "Shogo Mukaida", "Akira Tamakoshi", "Hitoshi Yamagata", "Hiroyuki Fujita", "Takahiro Hanyu"]}]}, {"DBLP title": "A Programmable SoC-Based Accelerator for Privacy-Enhancing Technologies and Functional Encryption.", "DBLP authors": ["Milad Bahadori", "Kimmo J\u00e4rvinen"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3010585", "OA papers": [{"PaperId": "https://openalex.org/W3046669456", "PaperTitle": "A Programmable SoC-Based Accelerator for Privacy-Enhancing Technologies and Functional Encryption", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Helsinki": 2.0}, "Authors": ["Milad Bahadori", "Kimmo J\u00e4rvinen"]}]}, {"DBLP title": "PCBChain: Lightweight Reconfigurable Blockchain Primitives for Secure IoT Applications.", "DBLP authors": ["Wei Yan", "Ning Zhang", "Laurent L. Njilla", "Xuan Zhang"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3014155", "OA papers": [{"PaperId": "https://openalex.org/W3048485013", "PaperTitle": "PCBChain: Lightweight Reconfigurable Blockchain Primitives for Secure IoT Applications", "Year": 2020, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Washington University in St. Louis": 3.0, "United States Air Force Research Laboratory": 1.0}, "Authors": ["Wei Yan", "Ning Zhang", "Laurent Njilla", "X. Y. Zhang"]}]}, {"DBLP title": "Low-Power, Highly Reliable Dynamic Thermal Management by Exploiting Approximate Computing.", "DBLP authors": ["Somayeh Rahimipour", "Wameedh Nazar Flayyih", "Noor Ain Kamsani", "Shaiful Jahari Hashim", "Mircea R. Stan", "Fakhrul Zaman Rokhani"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3012626", "OA papers": [{"PaperId": "https://openalex.org/W3048470385", "PaperTitle": "Low-Power, Highly Reliable Dynamic Thermal Management by Exploiting Approximate Computing", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Universiti Putra Malaysia": 4.0, "University of Baghdad": 1.0, "University of Virginia": 1.0}, "Authors": ["Somayeh Rahimipour", "Wameedh Nazar Flayyih", "Noor Ain Kamsani", "Shaiful Jahari Hashim", "Mircea R. Stan", "Fakhrul Zaman Rokhani"]}]}, {"DBLP title": "Benefiting From State Dependencies in Asymmetric SRAM Cells Through Conditional Word-Flipping.", "DBLP authors": ["Even L\u00e5te", "Trond Ytterdal", "Snorre Aunet"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3013139", "OA papers": [{"PaperId": "https://openalex.org/W3049364631", "PaperTitle": "Benefiting From State Dependencies in Asymmetric SRAM Cells Through Conditional Word-Flipping", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Department of Electronics and Telecommunications, Norges teknisk-naturvitenskapelige universitet, Trondheim, Norway": 3.0}, "Authors": ["Even Late", "Trond Ytterdal", "Snorre Aunet"]}]}, {"DBLP title": "Sub-1-V BGR and POR Hybrid Circuit With 2.25-\u03bcA Current Dissipation and Low Complexity.", "DBLP authors": ["Bo Zhou", "Yeran Jin", "Fuyuan Zhao"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3009452", "OA papers": [{"PaperId": "https://openalex.org/W3046178265", "PaperTitle": "Sub-1-V BGR and POR Hybrid Circuit With 2.25-\u03bcA Current Dissipation and Low Complexity", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Beijing Institute of Technology": 2.0, "Tsinghua University": 0.5, "Institute of Microelectronics": 0.5}, "Authors": ["Bo Zhou", "Yeran Jin", "Fu-Yuan Zhao"]}]}, {"DBLP title": "Low Flicker Dimmable Multichannel LED Driver With Matrix-Style DPWM and Precise Current Matching.", "DBLP authors": ["Poki Chen", "Yung-Hsuan Chen", "John Carl Joel S. Marquez", "Ruei-Ting Wang", "Jiann-Jong Chen", "Yuh-Shyan Hwang"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3003520", "OA papers": [{"PaperId": "https://openalex.org/W3043558785", "PaperTitle": "Low Flicker Dimmable Multichannel LED Driver With Matrix-Style DPWM and Precise Current Matching", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Taiwan University of Science and Technology": 3.0, "Wistron (Taiwan)": 1.0, "National Taipei University of Technology": 2.0}, "Authors": ["Poki Chen", "Yung-Hsuan Chen", "John Carl Joel S. Marquez", "Ruei-Ting Wang", "Jiann-Jong Chen", "Yuh-Shyan Hwang"]}]}, {"DBLP title": "A 23-36.8-GHz Low-Noise Frequency Synthesizer With a Fundamental Colpitts VCO Array in SiGe BiCMOS for 5G Applications.", "DBLP authors": ["Zhiqun Li", "Guoxiao Cheng", "Tingting Han", "Zhennan Li", "Mi Tian"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3014962", "OA papers": [{"PaperId": "https://openalex.org/W3063611408", "PaperTitle": "A 23\u201336.8-GHz Low-Noise Frequency Synthesizer With a Fundamental Colpitts VCO Array in SiGe BiCMOS for 5G Applications", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Southeast University": 4.0}, "Authors": ["Zhiqun Li", "Guoxiao Cheng", "Tingting Han", "Mi Tian"]}]}, {"DBLP title": "An Analytical Jitter Tolerance Model for DLL-Based Clock and Data Recovery Circuits.", "DBLP authors": ["Kyungho Ryu", "Kil-Hoon Lee", "Jung-Pil Lim", "Jinho Kim", "Han Su Pae", "Junho Park", "Hyun-Wook Lim", "Jae-Youl Lee"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3018794", "OA papers": [{"PaperId": "https://openalex.org/W3083817078", "PaperTitle": "An Analytical Jitter Tolerance Model for DLL-Based Clock and Data Recovery Circuits", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Samsung (South Korea)": 8.0}, "Authors": ["Kyungho Ryu", "Kil-Hoon Lee", "Jung-Pil Lim", "Jin-Ho Kim", "Hansu Pae", "Jun-Ho Park", "Hyun-Wook Lim", "Jae-Youl Lee"]}]}, {"DBLP title": "A Discrete-Time MOS Parametric Amplifier-Based Chopped Signal Demodulator.", "DBLP authors": ["Ashish Joshi", "Hitesh Shrimali", "Satinder K. Sharma"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3015947", "OA papers": [{"PaperId": "https://openalex.org/W3080619686", "PaperTitle": "A Discrete-Time MOS Parametric Amplifier-Based Chopped Signal Demodulator", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Mandi": 3.0}, "Authors": ["Ashish Joshi", "Hitesh Shrimali", "Satinder K. Sharma"]}]}, {"DBLP title": "Unified Analog PUF and TRNG Based on Current-Steering DAC and VCO.", "DBLP authors": ["Mohammadhadi Danesh", "Aishwarya Bahudhanam Venkatasubramaniyan", "Gaurav Kapoor", "Naveen Ramesh", "Sudarsan Sadasivuni", "Sanjeev Tannirkulam Chandrasekaran", "Arindam Sanyal"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3011648", "OA papers": [{"PaperId": "https://openalex.org/W3047031678", "PaperTitle": "Unified Analog PUF and TRNG Based on Current-Steering DAC and VCO", "Year": 2020, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University at Buffalo, State University of New York": 5.0, "Cirrus Logic (United States)": 0.5, "Intel (United States)": 1.0, "Qualcomm (United States)": 0.5}, "Authors": ["Mohammadhadi Danesh", "Aishwarya Bahudhanam Venkatasubramaniyan", "Gaurav Kapoor", "Naveen Ramesh", "Sudarsan Sadasivuni", "Sanjeev Tannirkulam Chandrasekaran", "Arindam Sanyal"]}]}, {"DBLP title": "A 215-F\u00b2 Bistable Physically Unclonable Function With an ACF of <0.005 and a Native Bit Instability of 2.05% in 65-nm CMOS Process.", "DBLP authors": ["Gang Li", "Pengjun Wang", "Xuejiao Ma", "Jiana Lian", "Junpeng Shu", "Yuejun Zhang"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3014892", "OA papers": [{"PaperId": "https://openalex.org/W3082443080", "PaperTitle": "A 215-F\u00b2 Bistable Physically Unclonable Function With an ACF of &lt;0.005 and a Native Bit Instability of 2.05% in 65-nm CMOS Process", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Wenzhou University": 4.0, "Ningbo University": 2.0}, "Authors": ["G. Li", "Pengjun Wang", "Xuejiao Ma", "Jiana Lian", "Shu Junpeng", "Yue-Jun Zhang"]}]}, {"DBLP title": "Computing-in-Memory for Performance and Energy-Efficient Homomorphic Encryption.", "DBLP authors": ["Dayane Reis", "Jonathan Takeshita", "Taeho Jung", "Michael T. Niemier", "Xiaobo Sharon Hu"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3017595", "OA papers": [{"PaperId": "https://openalex.org/W3023271296", "PaperTitle": "Computing-in-Memory for Performance and Energy-Efficient Homomorphic Encryption", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Notre Dame": 5.0}, "Authors": ["Dayane Reis", "Jonathan Takeshita", "Taeho Jung", "Michael Niemier", "Xiaobo Sharon Hu"]}]}, {"DBLP title": "An M-Cache-Based Security Monitoring and Fault Recovery Architecture for Embedded Processor.", "DBLP authors": ["Xiang Wang", "Zongmin Zhao", "Dongdong Xu", "Zhun Zhang", "Qiang Hao", "Mengchen Liu"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3021533", "OA papers": [{"PaperId": "https://openalex.org/W3088151800", "PaperTitle": "An M-Cache-Based Security Monitoring and Fault Recovery Architecture for Embedded Processor", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Beihang University": 6.0}, "Authors": ["Xiang Wang", "Zongmin Zhao", "Dongdong Xu", "Zhang Zhun", "Qiang Hao", "Shixia Liu"]}]}, {"DBLP title": "Accurate On-Chip Temperature Sensing for Multicore Processors Using Embedded Thermal Sensors.", "DBLP authors": ["Xin Li", "Zhi Li", "Wei Zhou", "Zhemin Duan"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3012833", "OA papers": [{"PaperId": "https://openalex.org/W3057255048", "PaperTitle": "Accurate On-Chip Temperature Sensing for Multicore Processors Using Embedded Thermal Sensors", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Xin Li", "Zhi Li", "Wei Zhou", "Zhemin Duan"]}]}, {"DBLP title": "A Fast Leakage-Aware Green's-Function-Based Thermal Simulator for 3-D Chips.", "DBLP authors": ["Hameedah Sultan", "Smruti R. Sarangi"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3023464", "OA papers": [{"PaperId": "https://openalex.org/W3088685084", "PaperTitle": "A Fast Leakage-Aware Green\u2019s-Function-Based Thermal Simulator for 3-D Chips", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"School of Information Technology, IIT Delhi, New Delhi, India": 1.0, "Indian Institute of Technology Delhi": 1.0}, "Authors": ["Hameedah Sultan", "Smruti R. Sarangi"]}]}, {"DBLP title": "Delay-Constrained GNR Routing for Layer Minimization.", "DBLP authors": ["Jin-Tai Yan"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3004547", "OA papers": [{"PaperId": "https://openalex.org/W3042313127", "PaperTitle": "Delay-Constrained GNR Routing for Layer Minimization", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Tainan National University of the Arts": 1.0}, "Authors": ["Jin-Tai Yan"]}]}, {"DBLP title": "Memristive Computational Memory Using Memristor Overwrite Logic (MOL).", "DBLP authors": ["Khaled Alhaj Ali", "Mostafa Rizk", "Amer Baghdadi", "Jean-Philippe Diguet", "Jalal Jomaah", "Naoya Onizawa", "Takahiro Hanyu"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3011522", "OA papers": [{"PaperId": "https://openalex.org/W3048213375", "PaperTitle": "Memristive Computational Memory Using Memristor Overwrite Logic (MOL)", "Year": 2020, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"IMT Atlantique": 2.333333333333333, "International University of Beirut": 0.3333333333333333, "Lebanese University": 0.3333333333333333, "Laboratoire des Sciences et Techniques de l\u2019Information de la Communication et de la Connaissance": 2.0, "Tohoku University": 2.0}, "Authors": ["Khaled Ali", "Mostafa Rizk", "Amer Baghdadi", "Jean-Philippe Diguet", "Jalal Jomaah", "Naoya Onizawa", "Takahiro Hanyu"]}]}, {"DBLP title": "GenMap: A Genetic Algorithmic Approach for Optimizing Spatial Mapping of Coarse-Grained Reconfigurable Architectures.", "DBLP authors": ["Takuya Kojima", "Nguyen Anh Vu Doan", "Hideharu Amano"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3009225", "OA papers": [{"PaperId": "https://openalex.org/W3045967224", "PaperTitle": "GenMap: A Genetic Algorithmic Approach for Optimizing Spatial Mapping of Coarse-Grained Reconfigurable Architectures", "Year": 2020, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Keio University": 2.0, "Technical University of Munich": 1.0}, "Authors": ["Takuya Kojima", "Nguyen Anh Vu Doan", "Hideharu Amano"]}]}, {"DBLP title": "High-Performance COTS FPGA SoC for Parallel Hyperspectral Image Compression With CCSDS-123.0-B-1.", "DBLP authors": ["Antonis Tsigkanos", "Nektarios Kranitis", "Dimitris Theodoropoulos", "Antonis M. Paschalis"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3020164", "OA papers": [{"PaperId": "https://openalex.org/W3084669136", "PaperTitle": "High-Performance COTS FPGA SoC for Parallel Hyperspectral Image Compression With CCSDS-123.0-B-1", "Year": 2020, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"National and Kapodistrian University of Athens": 3.5, "University of Peloponnese": 0.5}, "Authors": ["Antonis Tsigkanos", "N. Kranitis", "Dimitris Theodoropoulos", "Antonios Paschalis"]}]}, {"DBLP title": "Development of a Short-Term to Long-Term Supervised Spiking Neural Network Processor.", "DBLP authors": ["Tony Bailey", "Andrew Ford", "Siddharth Barve", "Jacob Wells", "Rashmi Jha"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3013810", "OA papers": [{"PaperId": "https://openalex.org/W3076022400", "PaperTitle": "Development of a Short-Term to Long-Term Supervised Spiking Neural Network Processor", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Cincinnati": 5.0}, "Authors": ["Tony Bailey", "Andrew H. Ford", "Siddharth Barve", "Jacob Daniel Wells", "Rashmi Jha"]}]}, {"DBLP title": "Architecture, Chip, and Package Codesign Flow for Interposer-Based 2.5-D Chiplet Integration Enabling Heterogeneous IP Reuse.", "DBLP authors": ["Jinwoo Kim", "Gauthaman Murali", "Heechun Park", "Eric Qin", "Hyoukjun Kwon", "Venkata Chaitanya Krishna Chekuri", "Nael Mizanur Rahman", "Nihar Dasari", "Arvind Singh", "Minah Lee", "Hakki Mert Torun", "Kallol Roy", "Madhavan Swaminathan", "Saibal Mukhopadhyay", "Tushar Krishna", "Sung Kyu Lim"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3015494", "OA papers": [{"PaperId": "https://openalex.org/W3080132014", "PaperTitle": "Architecture, Chip, and Package Codesign Flow for Interposer-Based 2.5-D Chiplet Integration Enabling Heterogeneous IP Reuse", "Year": 2020, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Georgia Institute of Technology": 14.0, "Rambus (United States)": 1.0, "University of Tartu": 1.0}, "Authors": ["Jinwoo Kim", "Gauthaman Murali", "Heechun Park", "Eric Qin", "Hyoukjun Kwon", "Venkata Chaitanya Krishna Chekuri", "Nael Mizanur Rahman", "Nihar Dasari", "Arvind Singh", "Minah Lee", "Hakki Mert Torun", "Kallol Kumar Roy", "Madhavan Swaminathan", "Saibal Mukhopadhyay", "Tushar Krishna", "Sung Kyu Lim"]}]}, {"DBLP title": "Design Methodology for Distributed Large-Scale ERSFQ Bias Networks.", "DBLP authors": ["Gleb Krylov", "Eby G. Friedman"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3023054", "OA papers": [{"PaperId": "https://openalex.org/W3089167839", "PaperTitle": "Design Methodology for Distributed Large-Scale ERSFQ Bias Networks", "Year": 2020, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"University of Rochester": 2.0}, "Authors": ["Gleb Krylov", "Eby G. Friedman"]}]}, {"DBLP title": "A Printed Camouflaged Cell Against Reverse Engineering of Printed Electronics Circuits.", "DBLP authors": ["Ahmet Turan Erozan", "Dennis D. Weller", "Yijing Feng", "Gabriel Cadilha Marques", "Jasmin Aghassi-Hagmann", "Mehdi B. Tahoori"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3022776", "OA papers": [{"PaperId": "https://openalex.org/W3092189036", "PaperTitle": "A Printed Camouflaged Cell Against Reverse Engineering of Printed Electronics Circuits", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Karlsruhe Institute of Technology": 5.5, "Kerntechnische Entsorgung Karlsruhe (Germany)": 0.5}, "Authors": ["Ahmet Turan Erozan", "Dennis D. Weller", "Yijing Feng", "Gabriel Cadilha Marques", "Jasmin Aghassi-Hagmann", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Fast Hybrid Karatsuba Multiplier for Type II Pentanomials.", "DBLP authors": ["Yin Li", "Yu Zhang", "Wei He"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3021195", "OA papers": [{"PaperId": "https://openalex.org/W3093580873", "PaperTitle": "Fast Hybrid Karatsuba Multiplier for Type II Pentanomials", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Dongguan University of Technology": 1.0, "Xinyang Normal University": 2.0}, "Authors": ["Yin Li", "Yu Zhang", "Wei He"]}]}, {"DBLP title": "Information Storage Bit-Flipping Decoder for LDPC Codes.", "DBLP authors": ["Hangxuan Cui", "Jun Lin", "Zhongfeng Wang"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3009270", "OA papers": [{"PaperId": "https://openalex.org/W3093700113", "PaperTitle": "Information Storage Bit-Flipping Decoder for LDPC Codes", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Nanjing University": 3.0}, "Authors": ["Hangxuan Cui", "Jun Lin", "Zhongfeng Wang"]}]}, {"DBLP title": "A Low Power 4T2C nvSRAM With Dynamic Current Compensation Operation Scheme.", "DBLP authors": ["Chao Liu", "Jianguo Yang", "Pengfei Jiang", "Qiao Wang", "Donglin Zhang", "Tiancheng Gong", "Qingting Ding", "Yuling Zhao", "Qing Luo", "Xiaoyong Xue", "Hangbing Lv", "Ming Liu"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3019524", "OA papers": [{"PaperId": "https://openalex.org/W3084825546", "PaperTitle": "A Low Power 4T2C nvSRAM With Dynamic Current Compensation Operation Scheme", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Science and Technology of China": 0.5, "University of Chinese Academy of Sciences": 3.5000000000000004, "Zhejiang Lab": 0.3333333333333333, "Institute of Microelectronics": 3.3333333333333335, "Chinese Academy of Sciences": 3.3333333333333335, "Shanghai Fudan Microelectronics (China)": 0.5, "Fudan University": 0.5}, "Authors": ["Chao Liu", "Jianguo Yang", "Pengfei Jiang", "Qiao Wang", "Donglin Zhang", "Tiancheng Gong", "Qingting Ding", "Yuling Zhao", "Ming Liu", "Xiaoyong Xue", "Hangbing Lv", "Ming Li"]}]}, {"DBLP title": "A 2.4-GHz Area-Efficient and Fast-Locking Subharmonically Injection-Locked Type-I PLL.", "DBLP authors": ["Ming-Han Chou", "Shen-Iuan Liu"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3014885", "OA papers": [{"PaperId": "https://openalex.org/W3051370591", "PaperTitle": "A 2.4-GHz Area-Efficient and Fast-Locking Subharmonically Injection-Locked Type-I PLL", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Ming-Han Chou", "Shen-Iuan Liu"]}]}, {"DBLP title": "Revisiting Stochastic Computing in the Era of Nanoscale Nonvolatile Technologies.", "DBLP authors": ["Amogh Agrawal", "Indranil Chakraborty", "Deboleena Roy", "Utkarsh Saxena", "Saima Sharmin", "Minsuk Koo", "Yong Shim", "Gopalakrishnan Srinivasan", "Chamika M. Liyanagedera", "Abhronil Sengupta", "Kaushik Roy"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.2991679", "OA papers": [{"PaperId": "https://openalex.org/W3027809542", "PaperTitle": "Revisiting Stochastic Computing in the Era of Nanoscale Nonvolatile Technologies", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Purdue University West Lafayette": 10.0, "Pennsylvania State University": 1.0}, "Authors": ["Amogh Agrawal", "Indranil Chakraborty", "Deboleena Roy", "Utkarsh Saxena", "Saima Sharmin", "Minsuk Koo", "Yong S. Shim", "Gopalakrishnan Srinivasan", "Chamika Liyanagedera", "Abhronil Sengupta", "Kaushik Roy"]}]}, {"DBLP title": "Approximation of Transcendental Functions With Guaranteed Algorithmic QoS by Multilayer Pareto Optimization.", "DBLP authors": ["Xin Fan", "Shutao Zhang", "Tobias Gemmeke"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3012008", "OA papers": [{"PaperId": "https://openalex.org/W3048561995", "PaperTitle": "Approximation of Transcendental Functions With Guaranteed Algorithmic QoS by Multilayer Pareto Optimization", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"RWTH Aachen University": 3.0}, "Authors": ["Xin Fan", "Shutao Zhang", "Tobias Gemmeke"]}]}, {"DBLP title": "A Dynamic General Accelerator for Integer and Fixed-Point Processing.", "DBLP authors": ["Ali A. D. Farahani", "Hakem Beitollahi", "Mahmood Fathi"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3023106", "OA papers": [{"PaperId": "https://openalex.org/W3088531243", "PaperTitle": "A Dynamic General Accelerator for Integer and Fixed-Point Processing", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Iran University of Science and Technology": 3.0}, "Authors": ["Ali Akbar Khomeijani Farahani", "Hakem Beitollahi", "Mahmood Fathi"]}]}, {"DBLP title": "ADIC: Anomaly Detection Integrated Circuit in 65-nm CMOS Utilizing Approximate Computing.", "DBLP authors": ["Bapi Kar", "Pradeep Kumar Gopalakrishnan", "Sumon Kumar Bose", "Mohendra Roy", "Arindam Basu"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3016939", "OA papers": [{"PaperId": "https://openalex.org/W3081320461", "PaperTitle": "ADIC: Anomaly Detection Integrated Circuit in 65-nm CMOS Utilizing Approximate Computing", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Mentor Graphics, Bengaluru, India": 1.0, "Nanyang Technological University": 3.0, "Pandit Deendayal Petroleum University": 1.0}, "Authors": ["Bapi Kar", "Pradeep Kumar Gopalakrishnan", "Sumon Kumar Bose", "Mohendra Roy", "Arindam Basu"]}]}, {"DBLP title": "Design and Implementation of Approximate DCT Architecture in Quantum-Dot Cellular Automata.", "DBLP authors": ["Ali Newaz Bahar", "Khan A. Wahid"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3013724", "OA papers": [{"PaperId": "https://openalex.org/W3061258208", "PaperTitle": "Design and Implementation of Approximate DCT Architecture in Quantum-Dot Cellular Automata", "Year": 2020, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Saskatchewan": 2.0}, "Authors": ["Ali Newaz Bahar", "Khan A. Wahid"]}]}, {"DBLP title": "A Twofold Lookup Table Architecture for Efficient Approximation of Activation Functions.", "DBLP authors": ["Yusheng Xie", "Alex Noel Joseph Raj", "Zhendong Hu", "Shaohaohan Huang", "Zhun Fan", "Miroslav Joler"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3015391", "OA papers": [{"PaperId": "https://openalex.org/W3054316493", "PaperTitle": "A Twofold Lookup Table Architecture for Efficient Approximation of Activation Functions", "Year": 2020, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Shantou University": 5.0, "University of Rijeka": 1.0}, "Authors": ["Yusheng Xie", "Alex Noel Joseph Raj", "Zhendong Hu", "Shaohaohan Huang", "Zhun Fan", "Miroslav Joler"]}]}, {"DBLP title": "Energy-Efficient Time-Based Adaptive Encoding for Off-Chip Communication.", "DBLP authors": ["Eleni Maragkoudaki", "Vasilis F. Pavlidis"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3018062", "OA papers": [{"PaperId": "https://openalex.org/W3072950420", "PaperTitle": "Energy-Efficient Time-Based Adaptive Encoding for Off-Chip Communication", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Manchester": 2.0}, "Authors": ["Eleni Maragkoudaki", "Vasilis F. Pavlidis"]}]}, {"DBLP title": "Design of SEU-Tolerant Turbo Decoders Implemented on SRAM-FPGAs.", "DBLP authors": ["Zhen Gao", "Lingling Zhang", "Tong Yan", "Kangkang Guo", "Zhan Xu", "Pedro Reviriego"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3016976", "OA papers": [{"PaperId": "https://openalex.org/W3082143909", "PaperTitle": "Design of SEU-Tolerant Turbo Decoders Implemented on SRAM-FPGAs", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Tianjin University": 4.0, "Beijing Information Science & Technology University": 1.0, "Carlos III University of Madrid": 1.0}, "Authors": ["Zhen Gao", "Lingling Zhang", "Tong Yan", "Kangkang Guo", "Zhan Xu", "Pedro Reviriego"]}]}, {"DBLP title": "Multisymbol Architecture of the Entropy Coder for H.265/HEVC Video Encoders.", "DBLP authors": ["Grzegorz Pastuszak"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3016386", "OA papers": [{"PaperId": "https://openalex.org/W3081264097", "PaperTitle": "Multisymbol Architecture of the Entropy Coder for H.265/HEVC Video Encoders", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Grzegorz Pastuszak"]}]}, {"DBLP title": "A Predictive Model for Fluid-Control Codesign of Paper-Based Digital Biochips Following a Machine Learning Approach.", "DBLP authors": ["Piyali Datta", "Arpan Chakraborty", "Rajat Kumar Pal"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3030501", "OA papers": [{"PaperId": "https://openalex.org/W3094247976", "PaperTitle": "A Predictive Model for Fluid-Control Codesign of Paper-Based Digital Biochips Following a Machine Learning Approach", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Calcutta": 3.0}, "Authors": ["Piyali Datta", "Arpan Chakraborty", "Rajat Kumar Pal"]}]}, {"DBLP title": "An Energy-Efficient Pipelined-Multiprocessor Architecture for Biological Sequence Alignment.", "DBLP authors": ["Ardhendu Sarkar", "Som Banerjee", "Surajeet Ghosh"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3015138", "OA papers": [{"PaperId": "https://openalex.org/W3056572027", "PaperTitle": "An Energy-Efficient Pipelined-Multiprocessor Architecture for Biological Sequence Alignment", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Institute of Engineering Science and Technology, Shibpur": 3.0}, "Authors": ["Ardhendu Sarkar", "Som Banerjee", "Surajeet Ghosh"]}]}, {"DBLP title": "The Configurable Hybrid Precoding Processor for Bit-Stream-Based mmWave MIMO Systems.", "DBLP authors": ["Hao-Yu Cheng", "Chen-Wei Chen", "Chung-An Shen", "Yuan-Hao Huang"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3029626", "OA papers": [{"PaperId": "https://openalex.org/W3093683501", "PaperTitle": "The Configurable Hybrid Precoding Processor for Bit-Stream-Based mmWave MIMO Systems", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"MediaTek (Taiwan)": 1.0, "National Taiwan University of Science and Technology": 2.0, "National Tsing Hua University": 1.0}, "Authors": ["Haoyu Cheng", "Chen-Wei Chen", "Chung-An Shen", "Yuan-Hao Huang"]}]}, {"DBLP title": "A 2-24-GHz 360\u00b0 Full-Span Differential Vector Modulator Phase Rotator With Transformer-Based Poly-Phase Quadrature Network.", "DBLP authors": ["Tso-Wei Li", "Jong Seok Park", "Hua Wang"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3017707", "OA papers": [{"PaperId": "https://openalex.org/W3083890486", "PaperTitle": "A 2\u201324-GHz 360\u00b0 Full-Span Differential Vector Modulator Phase Rotator With Transformer-Based Poly-Phase Quadrature Network", "Year": 2020, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Tso-Wei Li", "Jong Chun Park", "Hua Wang"]}]}, {"DBLP title": "Reconfigurable 2T2R ReRAM Architecture for Versatile Data Storage and Computing In-Memory.", "DBLP authors": ["Yuzong Chen", "Lu Lu", "Bongjin Kim", "Tony Tae-Hyoung Kim"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3028848", "OA papers": [{"PaperId": "https://openalex.org/W3094075356", "PaperTitle": "Reconfigurable 2T2R ReRAM Architecture for Versatile Data Storage and Computing In-Memory", "Year": 2020, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Nanyang Technological University": 4.0}, "Authors": ["Yu Zong Chen", "Lu Lu", "Bongjin Kim", "Tony Tae-Hyoung Kim"]}]}, {"DBLP title": "A Novel Matchline Scheduling Method for Low-Power and Reliable Search Operation in Cross-Point-Array Nonvolatile Ternary CAM.", "DBLP authors": ["Hyun Kook Park", "Hong Keun Ahn", "Seong-Ook Jung"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3027254", "OA papers": [{"PaperId": "https://openalex.org/W3094204829", "PaperTitle": "A Novel Matchline Scheduling Method for Low-Power and Reliable Search Operation in Cross-Point-Array Nonvolatile Ternary CAM", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Samsung (South Korea)": 1.0, "Yonsei University": 2.0}, "Authors": ["Do Hyun Park", "Hong Yup Ahn", "Seong-Ook Jung"]}]}, {"DBLP title": "Optimal Accelerated Test Framework for Time-Dependent Dielectric Breakdown Lifetime Parameter Estimation.", "DBLP authors": ["Yi-Da Wu", "Kexin Yang", "Shu-Han Hsu", "Linda Milor"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3017950", "OA papers": [{"PaperId": "https://openalex.org/W3081624433", "PaperTitle": "Optimal Accelerated Test Framework for Time-Dependent Dielectric Breakdown Lifetime Parameter Estimation", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["Yi Wu", "Kexin Yang", "Shu-Han Hsu", "Linda Milor"]}]}, {"DBLP title": "Area-Time-Efficient Code-Based Postquantum Key Encapsulation Mechanism on FPGA.", "DBLP authors": ["Jun-Hoe Phoon", "Wai-Kong Lee", "Denis Chee-Keong Wong", "Wun-She Yap", "Bok-Min Goi"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3025046", "OA papers": [{"PaperId": "https://openalex.org/W3091025685", "PaperTitle": "Area\u2013Time-Efficient Code-Based Postquantum Key Encapsulation Mechanism on FPGA", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Universiti Tunku Abdul Rahman": 4.0, "Gachon University": 1.0}, "Authors": ["Jun-Hoe Phoon", "Wai-Kong Lee", "Denis C. K. Wong", "Wun-She Yap", "Bok-Min Goi"]}]}, {"DBLP title": "Power Distribution Attacks in Multitenant FPGAs.", "DBLP authors": ["George Provelengios", "Daniel E. Holcomb", "Russell Tessier"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3027711", "OA papers": [{"PaperId": "https://openalex.org/W3093685770", "PaperTitle": "Power Distribution Attacks in Multitenant FPGAs", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Amherst College": 1.5, "University of Massachusetts Amherst": 1.5}, "Authors": ["George Provelengios", "Daniel Holcomb", "Russell Tessier"]}]}, {"DBLP title": "Low-Power, Low-Noise Edge-Race Comparator for SAR ADCs.", "DBLP authors": ["Haoyu Zhuang", "Can Tong", "Xizhu Peng", "He Tang"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3021680", "OA papers": [{"PaperId": "https://openalex.org/W3088995170", "PaperTitle": "Low-Power, Low-Noise Edge-Race Comparator for SAR ADCs", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Electronic Science and Technology of China": 4.0}, "Authors": ["Zhangming Zhu", "Can Tong", "Xizhu Peng", "He Tang"]}]}, {"DBLP title": "A Maximum-Eye-Tracking CDR With Biased Data-Level and Eye Slope Detector for Near-Optimal Timing Adaptation.", "DBLP authors": ["Hye-Yoon Joo", "Jinhyung Lee", "Haram Ju", "Han-Gon Ko", "Jungmin Yoon", "Byungjun Kang", "Deog-Kyoon Jeong"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3029079", "OA papers": [{"PaperId": "https://openalex.org/W3094293445", "PaperTitle": "A Maximum-Eye-Tracking CDR With Biased Data-Level and Eye Slope Detector for Near-Optimal Timing Adaptation", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Seoul National University": 4.5, "Samsung (South Korea)": 0.5, "SK Group (South Korea)": 1.0, "Korea Electronics Technology Institute": 1.0}, "Authors": ["Hye-Yoon Joo", "Jintae Lee", "Haram Ju", "Han-Gon Ko", "Jung Hyun Yoon", "Byungjun Kang", "Deog-Kyoon Jeong"]}]}, {"DBLP title": "A Dual-Core RISC-V Vector Processor With On-Chip Fine-Grain Power Management in 28-nm FD-SOI.", "DBLP authors": ["John Charles Wright", "Colin Schmidt", "Ben Keller", "Daniel Palmer Dabbelt", "Jaehwa Kwak", "Vighnesh Iyer", "Nandish Mehta", "Pi-Feng Chiu", "Stevo Bailey", "Krste Asanovic", "Borivoje Nikolic"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3030243", "OA papers": [{"PaperId": "https://openalex.org/W3096580785", "PaperTitle": "A Dual-Core RISC-V Vector Processor With On-Chip Fine-Grain Power Management in 28-nm FD-SOI", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of California, Berkeley": 11.0}, "Authors": ["John Wright", "Colin Schmidt", "Ben Keller", "Daniel Dabbelt", "Jaehwa Kwak", "Vighnesh Iyer", "Nandish Mehta", "Pi-Feng Chiu", "Stevo Bailey", "Krste Asanovic", "Borivoje Nikolic"]}]}, {"DBLP title": "FracTCAM: Fracturable LUTRAM-Based TCAM Emulation on Xilinx FPGAs.", "DBLP authors": ["Ali Zahir", "Shadan Khan Khattak", "Anees Ullah", "Pedro Reviriego", "Fahad Bin Muslim", "Waleed Ahmad"], "year": 2020, "doi": "https://doi.org/10.1109/TVLSI.2020.3026840", "OA papers": [{"PaperId": "https://openalex.org/W3091884602", "PaperTitle": "FracTCAM: Fracturable LUTRAM-Based TCAM Emulation on Xilinx FPGAs", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"COMSATS University Islamabad": 0.5, "Abbottabad University of Science and Technology": 1.0, "King Faisal University": 1.0, "University of Engineering and Technology Peshawar": 0.5, "Carlos III University of Madrid": 1.0, "Iqra University": 1.0, "Department of Electrical and Computer Engineering, University of Poonch, Rawalakot, Pakistan": 1.0}, "Authors": ["Ali Zahir", "Shadan Khattak", "Anees Ullah", "Pedro Reviriego", "Fahad Bin Muslim", "Waleed Ahmad"]}]}]