// Seed: 3061603039
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output uwire id_2,
    input tri0 id_3,
    output wand id_4,
    input tri0 id_5,
    input wand id_6,
    input tri id_7
    , id_29,
    input supply1 id_8,
    input supply0 id_9,
    output wor id_10,
    output wire id_11,
    output supply0 id_12,
    input wor id_13,
    output tri0 id_14,
    input tri1 id_15,
    input wor id_16,
    input wire id_17,
    inout wor id_18,
    output tri0 id_19,
    output supply1 id_20,
    input tri1 id_21,
    input uwire id_22,
    input tri id_23,
    output tri0 id_24,
    output tri id_25,
    output wire id_26,
    input tri0 id_27
);
  id_30(
      ^id_15, 1 & id_20, 1
  ); module_0(
      id_29, id_29, id_29, id_29
  );
  assign id_18 = 1 & id_9;
endmodule
