{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574046654278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574046654283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 17 21:10:54 2019 " "Processing started: Sun Nov 17 21:10:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574046654283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574046654283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cafetera -c Cafetera " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cafetera -c Cafetera" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574046654284 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574046654806 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574046654806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Digits-rtl " "Found design unit 1: Digits-rtl" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574046664599 ""} { "Info" "ISGN_ENTITY_NAME" "1 Digits " "Found entity 1: Digits" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574046664599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574046664599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cafetera.vhd 0 0 " "Found 0 design units, including 0 entities, in source file cafetera.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574046664605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_bin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_bin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_bin-Behavioral " "Found design unit 1: bcd_to_bin-Behavioral" {  } { { "bcd_to_bin.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/bcd_to_bin.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574046664610 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_bin " "Found entity 1: bcd_to_bin" {  } { { "bcd_to_bin.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/bcd_to_bin.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574046664610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574046664610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_ram_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_ram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_ram_controller-Behavioral " "Found design unit 1: memory_ram_controller-Behavioral" {  } { { "memory_ram_controller.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/memory_ram_controller.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574046664616 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_ram_controller " "Found entity 1: memory_ram_controller" {  } { { "memory_ram_controller.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/memory_ram_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574046664616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574046664616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file single_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_ram-rtl " "Found design unit 1: single_port_ram-rtl" {  } { { "single_port_ram.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/single_port_ram.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574046664622 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "single_port_ram.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/single_port_ram.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574046664622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574046664622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_bin_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_bin_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_bin_test-Behavioral " "Found design unit 1: bcd_to_bin_test-Behavioral" {  } { { "bcd_to_bin_test.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/bcd_to_bin_test.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574046664628 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_bin_test " "Found entity 1: bcd_to_bin_test" {  } { { "bcd_to_bin_test.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/bcd_to_bin_test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574046664628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574046664628 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "3 \"=\" memory_ram_controller.vhd(69) " "VHDL error at memory_ram_controller.vhd(69): can't determine definition of operator \"\"=\"\" -- found 3 possible definitions" {  } { { "memory_ram_controller.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/memory_ram_controller.vhd" 69 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1574046664629 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574046664846 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 17 21:11:04 2019 " "Processing ended: Sun Nov 17 21:11:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574046664846 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574046664846 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574046664846 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574046664846 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574046665453 ""}
