m255
K3
13
cModel Technology
Z0 dC:\Users\felip\Documents\GitHub\Projeto_AOC\processador\simulation\modelsim
Ealu
Z1 w1575314469
Z2 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z3 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z4 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z5 dC:\Users\felip\Documents\GitHub\Projeto_AOC\processador\simulation\modelsim
Z6 8C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/ALU.vhd
Z7 FC:/Users/felip/Documents/GitHub/Projeto_AOC/processador/ALU.vhd
l0
L6
VOi_<gX=nPTTm4konU^c[61
Z8 OV;C;10.1d;51
31
Z9 !s108 1575482336.866000
Z10 !s90 -reportprogress|300|-93|-work|work|C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/ALU.vhd|
Z11 !s107 C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/ALU.vhd|
Z12 o-93 -work work -O0
Z13 tExplicit 1
!s100 AUN`@[^2:cBXoA4zb^fGE2
!i10b 1
Acomportamento
R2
R3
R4
DEx4 work 3 alu 0 22 Oi_<gX=nPTTm4konU^c[61
l16
L14
VfF]CK5i5A3ehVfJQmI8cR2
R8
31
R9
R10
R11
R12
R13
!s100 6Wdd=7k>b4::PEmfWjjdK1
!i10b 1
Econtrol
Z14 w1575477405
Z15 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
Z16 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
R2
R3
R4
R5
Z17 8C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/Control.vhd
Z18 FC:/Users/felip/Documents/GitHub/Projeto_AOC/processador/Control.vhd
l0
L6
V7Lo]@[OKHibEmb>hdV?:D0
R8
31
Z19 !s108 1575482336.624000
Z20 !s90 -reportprogress|300|-93|-work|work|C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/Control.vhd|
Z21 !s107 C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/Control.vhd|
R12
R13
!s100 1O:n99SjQSiW]GY0@e6_>3
!i10b 1
Alogic
R15
R16
R2
R3
R4
DEx4 work 7 control 0 22 7Lo]@[OKHibEmb>hdV?:D0
l15
L14
VSZFRUBX]`[Ig81gk<7@6Q3
R8
31
R19
R20
R21
R12
R13
!s100 Zh?:H9Men0`aQldgCH?6]1
!i10b 1
Edivisor_sinal
Z22 w1575314470
R2
R3
R4
R5
Z23 8C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/divisor_sinal.vhd
Z24 FC:/Users/felip/Documents/GitHub/Projeto_AOC/processador/divisor_sinal.vhd
l0
L5
VR^DdB0J7nO4k;iMzO235W0
R8
31
Z25 !s108 1575482336.052000
Z26 !s90 -reportprogress|300|-93|-work|work|C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/divisor_sinal.vhd|
Z27 !s107 C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/divisor_sinal.vhd|
R12
R13
!s100 C_mX2m9?DCCX26^0LU5]H1
!i10b 1
Acomportamento
R2
R3
R4
DEx4 work 13 divisor_sinal 0 22 R^DdB0J7nO4k;iMzO235W0
l21
L19
VGnHdU8FW4<iUZC=?0_?_[2
R8
31
R25
R26
R27
R12
R13
!s100 ;f<UnahGh0Ef2mYYOCBg_2
!i10b 1
Ehazard
Z28 w1575350255
R2
R3
R4
R5
Z29 8C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/Hazard.vhd
Z30 FC:/Users/felip/Documents/GitHub/Projeto_AOC/processador/Hazard.vhd
l0
L7
Vlo2D1SLVh@T:Rooh0^@>>1
R8
31
Z31 !s108 1575482335.707000
Z32 !s90 -reportprogress|300|-93|-work|work|C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/Hazard.vhd|
Z33 !s107 C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/Hazard.vhd|
R12
R13
!s100 L_7jD4WbGolRK?MhNjH311
!i10b 1
Astruct
R2
R3
R4
DEx4 work 6 hazard 0 22 lo2D1SLVh@T:Rooh0^@>>1
l18
L16
VC=gFjzI94=MP?lA@Xd@oZ1
R8
31
R31
R32
R33
R12
R13
!s100 M_IFK2ROME?4UW]Z1d5TZ3
!i10b 1
Emux2x1_32bits
R1
R15
R16
R2
R3
R4
R5
Z34 8C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/Mux2x1_32bits.vhd
Z35 FC:/Users/felip/Documents/GitHub/Projeto_AOC/processador/Mux2x1_32bits.vhd
l0
L6
VA1iMBKVB`VF1n`0imac=[1
R8
31
Z36 !s108 1575482334.953000
Z37 !s90 -reportprogress|300|-93|-work|work|C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/Mux2x1_32bits.vhd|
Z38 !s107 C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/Mux2x1_32bits.vhd|
R12
R13
!s100 oA3RiC_Y3X>LFR]VT0d3F2
!i10b 1
Alogic
R15
R16
R2
R3
R4
DEx4 work 13 mux2x1_32bits 0 22 A1iMBKVB`VF1n`0imac=[1
l15
L14
VIR[]:7hzZ8dWW3m:<V[TA0
R8
31
R36
R37
R38
R12
R13
!s100 X[VXZlMK?M3jEC^ck9Zf[1
!i10b 1
Emux2x1_5bits
R1
R15
R16
R2
R3
R4
R5
Z39 8C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/Mux2x1_5bits.vhd
Z40 FC:/Users/felip/Documents/GitHub/Projeto_AOC/processador/Mux2x1_5bits.vhd
l0
L6
VOUB1e^Z^m0F88z[eFoUM<1
R8
31
Z41 !s108 1575482335.282000
Z42 !s90 -reportprogress|300|-93|-work|work|C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/Mux2x1_5bits.vhd|
Z43 !s107 C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/Mux2x1_5bits.vhd|
R12
R13
!s100 DMSHd1nAClDEjnMb98aR:0
!i10b 1
Alogic
R15
R16
R2
R3
R4
DEx4 work 12 mux2x1_5bits 0 22 OUB1e^Z^m0F88z[eFoUM<1
l15
L14
VEbld:7_5:89Qm=QUm1ijW2
R8
31
R41
R42
R43
R12
R13
!s100 Ad55n5NlDPQomUfSji2^N1
!i10b 1
Eprocessador
Z44 w1575399194
R2
R3
R4
R5
Z45 8C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd
Z46 FC:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd
l0
L6
V5]9hnJ=BioiIFHdGGGbZ?1
R8
31
Z47 !s108 1575482337.168000
Z48 !s90 -reportprogress|300|-93|-work|work|C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd|
Z49 !s107 C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd|
R12
R13
!s100 ?9D[M;h0B@P^gfaJGJ0LF0
!i10b 1
Acomportamento
R2
R3
R4
DEx4 work 11 processador 0 22 5]9hnJ=BioiIFHdGGGbZ?1
l191
L19
VWAHbmUlBKI<mo26AKnAdb0
R8
31
R47
R48
R49
R12
R13
!s100 [l2h<i=eb4nkV2;^RB5DK1
!i10b 1
Eregd
Z50 w1575477476
R2
R3
R4
R5
Z51 8C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/regD.vhd
Z52 FC:/Users/felip/Documents/GitHub/Projeto_AOC/processador/regD.vhd
l0
L6
Va>eoVi9nJNKO73Y_7k?=>0
R8
31
Z53 !s108 1575482334.637000
Z54 !s90 -reportprogress|300|-93|-work|work|C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/regD.vhd|
Z55 !s107 C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/regD.vhd|
R12
R13
!s100 2F_2UGLLgl<JT5^ec8Jh[0
!i10b 1
Acomportamento
R2
R3
R4
DEx4 work 4 regd 0 22 a>eoVi9nJNKO73Y_7k?=>0
l17
L15
V:oofSQ^Ra?jcQTJzmMOg@0
R8
31
R53
R54
R55
R12
R13
!s100 aA:3Sm]`TJY>L[49gcNCD2
!i10b 1
Erege
Z56 w1575403678
R2
R3
R4
R5
Z57 8C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/regE.vhd
Z58 FC:/Users/felip/Documents/GitHub/Projeto_AOC/processador/regE.vhd
l0
L6
VnZ6A7B1F7TR:k^jPLY3_z2
R8
31
Z59 !s108 1575482334.237000
Z60 !s90 -reportprogress|300|-93|-work|work|C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/regE.vhd|
Z61 !s107 C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/regE.vhd|
R12
R13
!s100 z91b5z<iEo?nb^=UICIc60
!i10b 1
Acomportamento
R2
R3
R4
DEx4 work 4 rege 0 22 nZ6A7B1F7TR:k^jPLY3_z2
l25
L23
V5iCflo>cF^D]]Sfz4=??k0
R8
31
R59
R60
R61
R12
R13
!s100 Ug4fW]_Jj?9m]R4P=3@IY0
!i10b 1
Eregister_file
Z62 w1575398628
R2
R3
R4
R5
Z63 8C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/register_file.vhd
Z64 FC:/Users/felip/Documents/GitHub/Projeto_AOC/processador/register_file.vhd
l0
L5
VmeoE6Y_XK02gXWG<eigmY0
R8
31
Z65 !s108 1575482332.615000
Z66 !s90 -reportprogress|300|-93|-work|work|C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/register_file.vhd|
Z67 !s107 C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/register_file.vhd|
R12
R13
!s100 ]d^4l0jhj?6T]1_;LNkJo0
!i10b 1
Abehavioral
R2
R3
R4
DEx4 work 13 register_file 0 22 meoE6Y_XK02gXWG<eigmY0
l22
L19
V^o;2Ld6NokDH94m0FUA=S3
R8
31
R65
R66
R67
R12
R13
!s100 780a<Z0Whj=2G:0PiKh=D1
!i10b 1
Eregpc
Z68 w1575344094
R2
R3
R4
R5
Z69 8C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/regPC.vhd
Z70 FC:/Users/felip/Documents/GitHub/Projeto_AOC/processador/regPC.vhd
l0
L6
V@1Jda@eY]LPbISH<4[7c60
R8
31
Z71 !s108 1575482333.820000
Z72 !s90 -reportprogress|300|-93|-work|work|C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/regPC.vhd|
Z73 !s107 C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/regPC.vhd|
R12
R13
!s100 lKNg84@kHEnkFBZJT?4nN2
!i10b 1
Acomportamento
R2
R3
R4
DEx4 work 5 regpc 0 22 @1Jda@eY]LPbISH<4[7c60
l16
L14
V[zM]lnBm0Jh0]R=]i=hTH2
R8
31
R71
R72
R73
R12
R13
!s100 ]hQJgZ5j[nEXfWmFeD7eP2
!i10b 1
Eregw
Z74 w1575403537
R2
R3
R4
R5
Z75 8C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/regW.vhd
Z76 FC:/Users/felip/Documents/GitHub/Projeto_AOC/processador/regW.vhd
l0
L6
V4E4kMz0SfRDzhjjSa=7iI1
R8
31
Z77 !s108 1575482333.495000
Z78 !s90 -reportprogress|300|-93|-work|work|C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/regW.vhd|
Z79 !s107 C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/regW.vhd|
R12
R13
!s100 0zP:fTIl4ZP@oLeIiM0>o0
!i10b 1
Acomportamento
R2
R3
R4
DEx4 work 4 regw 0 22 4E4kMz0SfRDzhjjSa=7iI1
l20
L18
Va;IzSaUlM_KPGVE;1EPkn1
R8
31
R77
R78
R79
R12
R13
!s100 Dk=8mMGQG_Y=;zzg1;`8G3
!i10b 1
Esignextend
R1
R3
R4
R5
Z80 8C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/SignExtend.vhd
Z81 FC:/Users/felip/Documents/GitHub/Projeto_AOC/processador/SignExtend.vhd
l0
L4
VIR2hzQaRbo;ahmh]e@5a;2
R8
31
Z82 !s108 1575482333.196000
Z83 !s90 -reportprogress|300|-93|-work|work|C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/SignExtend.vhd|
Z84 !s107 C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/SignExtend.vhd|
R12
R13
!s100 cz3XlgKl9h7o>N:7cJzK:0
!i10b 1
Astruct
R3
R4
DEx4 work 10 signextend 0 22 IR2hzQaRbo;ahmh]e@5a;2
l16
L12
V:Kc=LaI6;RfWRNSkM[aQ=1
R8
31
R82
R83
R84
R12
R13
!s100 UH?G:R9GLGV4=Mh`dbag91
!i10b 1
Esomador
R22
R2
R3
R4
R5
Z85 8C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/somador.vhd
Z86 FC:/Users/felip/Documents/GitHub/Projeto_AOC/processador/somador.vhd
l0
L6
V8C44NK_bWe:SFWjLlTibC1
R8
31
Z87 !s108 1575482332.882000
Z88 !s90 -reportprogress|300|-93|-work|work|C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/somador.vhd|
Z89 !s107 C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/somador.vhd|
R12
R13
!s100 aS4JAIYX@[2<UEf>f`o?T0
!i10b 1
Acomportamento
R2
R3
R4
DEx4 work 7 somador 0 22 8C44NK_bWe:SFWjLlTibC1
l15
L13
VO`Q4UdPJlo2Le;[OgAS622
R8
31
R87
R88
R89
R12
R13
!s100 ;Q07j=i]IYIB?DO]]n4SO0
!i10b 1
Etb_processador
Z90 w1575482313
Z91 DPx4 ieee 16 std_logic_textio 0 22 ?Il0a149GV276[?[UMDWh2
R2
R3
R4
R5
Z92 8C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/tb_processador.vhd
Z93 FC:/Users/felip/Documents/GitHub/Projeto_AOC/processador/tb_processador.vhd
l0
L8
V^5T:[:_[S8^1ATg3:GkY@2
!s100 c`0WWjCVC?jRfUUINXFeC0
R8
31
!i10b 1
Z94 !s108 1575482337.646000
Z95 !s90 -reportprogress|300|-93|-work|work|C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/tb_processador.vhd|
Z96 !s107 C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/tb_processador.vhd|
R12
R13
Acomportamento
R91
R2
R3
R4
DEx4 work 14 tb_processador 0 22 ^5T:[:_[S8^1ATg3:GkY@2
l37
L11
Vj<jT>YJJTJXTA5B_6n<0d2
!s100 `z0`f95VHY>jg32SO9Nh]1
R8
31
!i10b 1
R94
R95
R96
R12
R13
