#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x10523c7f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x10523c970 .scope module, "tb_pll_top" "tb_pll_top" 3 1;
 .timescale 0 0;
v0xa11031fe0_0 .net "debug_tuning_word", 31 0, L_0x10524c3a0;  1 drivers
v0xa11032080_0 .net "locked_debug", 0 0, L_0xa11018770;  1 drivers
v0xa11032120_0 .net "pll_out", 0 0, L_0x105243260;  1 drivers
v0xa110321c0_0 .var "ref_clk", 0 0;
v0xa11032260_0 .var "rst_n", 0 0;
v0xa11032300_0 .var "sys_clk", 0 0;
S_0x105244ed0 .scope module, "u_pll" "pll_top" 3 23, 4 1 0, S_0x10523c970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sys_clk";
    .port_info 1 /INPUT 1 "ref_clk";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /OUTPUT 1 "pll_out";
    .port_info 4 /OUTPUT 1 "locked_debug";
    .port_info 5 /OUTPUT 32 "debug_tuning_word";
P_0x105245050 .param/l "DCO_WIDTH" 0 4 3, +C4<00000000000000000000000000100000>;
P_0x105245090 .param/l "DIV_VALUE" 0 4 2, +C4<00000000000000000000000000000100>;
P_0x1052450d0 .param/l "INITIAL_FREQ" 0 4 4, C4<00000101000111101011100001010001>;
P_0x105245110 .param/l "K_I" 0 4 6, +C4<00000000000000000000000000001010>;
P_0x105245150 .param/l "K_P" 0 4 5, +C4<00000000000000000000000111110100>;
L_0x10524c3a0 .functor BUFZ 32, v0xa110312c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xa11018700 .functor OR 1, v0xa11031860_0, v0xa11031540_0, C4<0>, C4<0>;
L_0xa11018770 .functor NOT 1, L_0xa11018700, C4<0>, C4<0>, C4<0>;
v0xa11031900_0 .net *"_ivl_2", 0 0, L_0xa11018700;  1 drivers
v0xa110319a0_0 .net "debug_tuning_word", 31 0, L_0x10524c3a0;  alias, 1 drivers
v0xa11031a40_0 .net "down", 0 0, v0xa11031540_0;  1 drivers
v0xa11031ae0_0 .net "fb_clk", 0 0, v0xa110308c0_0;  1 drivers
v0xa11031b80_0 .net "locked_debug", 0 0, L_0xa11018770;  alias, 1 drivers
v0xa11031c20_0 .net "pll_out", 0 0, L_0x105243260;  alias, 1 drivers
v0xa11031cc0_0 .net "ref_clk", 0 0, v0xa110321c0_0;  1 drivers
v0xa11031d60_0 .net "rst_n", 0 0, v0xa11032260_0;  1 drivers
v0xa11031e00_0 .net "sys_clk", 0 0, v0xa11032300_0;  1 drivers
v0xa11031ea0_0 .net "tuning_word", 31 0, v0xa110312c0_0;  1 drivers
v0xa11031f40_0 .net "up", 0 0, v0xa11031860_0;  1 drivers
S_0x105241b90 .scope module, "u_dco" "dco_nco" 4 48, 5 1 0, S_0x105244ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sys_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "tuning_word";
    .port_info 3 /OUTPUT 1 "dco_out";
P_0xa11004940 .param/l "WIDTH" 0 5 2, +C4<00000000000000000000000000100000>;
v0xa11030500_0 .var "accumulator", 31 0;
v0xa110305a0_0 .net "dco_out", 0 0, L_0x105243260;  alias, 1 drivers
v0xa11030640_0 .net "rst_n", 0 0, v0xa11032260_0;  alias, 1 drivers
v0xa110306e0_0 .net "sys_clk", 0 0, v0xa11032300_0;  alias, 1 drivers
v0xa11030780_0 .net "tuning_word", 31 0, v0xa110312c0_0;  alias, 1 drivers
E_0xa110049c0/0 .event negedge, v0xa11030640_0;
E_0xa110049c0/1 .event posedge, v0xa110306e0_0;
E_0xa110049c0 .event/or E_0xa110049c0/0, E_0xa110049c0/1;
L_0x105243260 .part v0xa11030500_0, 31, 1;
S_0x105241d10 .scope module, "u_div" "divider" 4 58, 6 1 0, S_0x105244ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "clk_out";
P_0xa11004a00 .param/l "DIV_VALUE" 0 6 2, +C4<00000000000000000000000000000100>;
v0xa11030820_0 .net "clk_in", 0 0, L_0x105243260;  alias, 1 drivers
v0xa110308c0_0 .var "clk_out", 0 0;
v0xa11030960_0 .var "counter", 1 0;
v0xa11030a00_0 .net "rst_n", 0 0, v0xa11032260_0;  alias, 1 drivers
E_0xa11004a80/0 .event negedge, v0xa11030640_0;
E_0xa11004a80/1 .event posedge, v0xa110305a0_0;
E_0xa11004a80 .event/or E_0xa11004a80/0, E_0xa11004a80/1;
S_0x105243f30 .scope module, "u_filter" "loop_filter" 4 37, 7 1 0, S_0x105244ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "up";
    .port_info 3 /INPUT 1 "down";
    .port_info 4 /OUTPUT 32 "tuning_word";
P_0x10524b7e0 .param/l "INITIAL_FREQ" 0 7 2, C4<00000101000111101011100001010001>;
P_0x10524b820 .param/l "K_I" 0 7 4, +C4<00000000000000000000000000001010>;
P_0x10524b860 .param/l "K_P" 0 7 3, +C4<00000000000000000000000111110100>;
L_0xa11018620 .functor AND 1, v0xa11031860_0, L_0x1052431c0, C4<1>, C4<1>;
L_0xa11018690 .functor AND 1, L_0xa11034000, v0xa11031540_0, C4<1>, C4<1>;
v0xa11030aa0_0 .net *"_ivl_1", 0 0, L_0x1052431c0;  1 drivers
L_0xa10c54058 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0xa11030b40_0 .net/2s *"_ivl_10", 1 0, L_0xa10c54058;  1 drivers
L_0xa10c540a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xa11030be0_0 .net/2s *"_ivl_12", 1 0, L_0xa10c540a0;  1 drivers
v0xa11030c80_0 .net *"_ivl_14", 1 0, L_0xa110323a0;  1 drivers
v0xa11030d20_0 .net *"_ivl_3", 0 0, L_0xa11018620;  1 drivers
L_0xa10c54010 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xa11030dc0_0 .net/2s *"_ivl_4", 1 0, L_0xa10c54010;  1 drivers
v0xa11030e60_0 .net *"_ivl_7", 0 0, L_0xa11034000;  1 drivers
v0xa11030f00_0 .net *"_ivl_9", 0 0, L_0xa11018690;  1 drivers
v0xa11030fa0_0 .net "clk", 0 0, v0xa110321c0_0;  alias, 1 drivers
v0xa11031040_0 .net "down", 0 0, v0xa11031540_0;  alias, 1 drivers
v0xa110310e0_0 .net/s "error_val", 1 0, L_0xa11032440;  1 drivers
v0xa11031180_0 .var/s "integrator", 31 0;
v0xa11031220_0 .net "rst_n", 0 0, v0xa11032260_0;  alias, 1 drivers
v0xa110312c0_0 .var "tuning_word", 31 0;
v0xa11031360_0 .net "up", 0 0, v0xa11031860_0;  alias, 1 drivers
E_0xa11004b80/0 .event negedge, v0xa11030640_0;
E_0xa11004b80/1 .event posedge, v0xa11030fa0_0;
E_0xa11004b80 .event/or E_0xa11004b80/0, E_0xa11004b80/1;
L_0x1052431c0 .reduce/nor v0xa11031540_0;
L_0xa11034000 .reduce/nor v0xa11031860_0;
L_0xa110323a0 .functor MUXZ 2, L_0xa10c540a0, L_0xa10c54058, L_0xa11018690, C4<>;
L_0xa11032440 .functor MUXZ 2, L_0xa110323a0, L_0xa10c54010, L_0xa11018620, C4<>;
S_0x1052440b0 .scope module, "u_pfd" "pfd" 4 24, 8 1 0, S_0x105244ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ref_clk";
    .port_info 1 /INPUT 1 "fb_clk";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /OUTPUT 1 "up";
    .port_info 4 /OUTPUT 1 "down";
L_0xa11018540 .functor AND 1, v0xa11031860_0, v0xa11031540_0, C4<1>, C4<1>;
L_0xa110185b0 .functor OR 1, L_0xa11018540, L_0x105243120, C4<0>, C4<0>;
v0xa11031400_0 .net *"_ivl_0", 0 0, L_0xa11018540;  1 drivers
v0xa110314a0_0 .net *"_ivl_3", 0 0, L_0x105243120;  1 drivers
v0xa11031540_0 .var "down", 0 0;
v0xa110315e0_0 .net "fb_clk", 0 0, v0xa110308c0_0;  alias, 1 drivers
v0xa11031680_0 .net "ref_clk", 0 0, v0xa110321c0_0;  alias, 1 drivers
v0xa11031720_0 .net "reset_pfd", 0 0, L_0xa110185b0;  1 drivers
v0xa110317c0_0 .net "rst_n", 0 0, v0xa11032260_0;  alias, 1 drivers
v0xa11031860_0 .var "up", 0 0;
E_0xa11004bc0 .event posedge, v0xa11031720_0, v0xa110308c0_0;
E_0xa11004c00 .event posedge, v0xa11031720_0, v0xa11030fa0_0;
L_0x105243120 .reduce/nor v0xa11032260_0;
    .scope S_0x1052440b0;
T_0 ;
    %wait E_0xa11004c00;
    %load/vec4 v0xa11031720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa11031860_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa11031860_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1052440b0;
T_1 ;
    %wait E_0xa11004bc0;
    %load/vec4 v0xa11031720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa11031540_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa11031540_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x105243f30;
T_2 ;
    %wait E_0xa11004b80;
    %load/vec4 v0xa11031220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa11031180_0, 0;
    %pushi/vec4 85899345, 0, 32;
    %assign/vec4 v0xa110312c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0xa110310e0_0;
    %pad/s 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0xa11031180_0;
    %addi 10, 0, 32;
    %assign/vec4 v0xa11031180_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0xa110310e0_0;
    %pad/s 32;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0xa11031180_0;
    %subi 10, 0, 32;
    %assign/vec4 v0xa11031180_0, 0;
T_2.4 ;
T_2.3 ;
    %pushi/vec4 85899345, 0, 32;
    %load/vec4 v0xa110310e0_0;
    %pad/u 32;
    %muli 500, 0, 32;
    %add;
    %load/vec4 v0xa11031180_0;
    %add;
    %assign/vec4 v0xa110312c0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x105241b90;
T_3 ;
    %wait E_0xa110049c0;
    %load/vec4 v0xa11030640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa11030500_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xa11030500_0;
    %load/vec4 v0xa11030780_0;
    %add;
    %assign/vec4 v0xa11030500_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x105241d10;
T_4 ;
    %wait E_0xa11004a80;
    %load/vec4 v0xa11030a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xa11030960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa110308c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xa11030960_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xa11030960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa110308c0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0xa11030960_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xa11030960_0, 0;
    %load/vec4 v0xa11030960_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_4.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa110308c0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa110308c0_0, 0;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x10523c970;
T_5 ;
    %delay 1, 0;
    %load/vec4 v0xa11032300_0;
    %inv;
    %store/vec4 v0xa11032300_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x10523c970;
T_6 ;
    %delay 50, 0;
    %load/vec4 v0xa110321c0_0;
    %inv;
    %store/vec4 v0xa110321c0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x10523c970;
T_7 ;
    %vpi_call/w 3 39 "$dumpfile", "build/tb_pll_top.vcd" {0 0 0};
    %vpi_call/w 3 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x10523c970 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa11032300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa110321c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa11032260_0, 0, 1;
    %vpi_call/w 3 47 "$display", "-----------------------------------------" {0 0 0};
    %vpi_call/w 3 48 "$display", " Starting Comprehensive PLL Sim" {0 0 0};
    %vpi_call/w 3 49 "$display", " Target: Lock to 40 MHz (Ref=10M * 4)" {0 0 0};
    %vpi_call/w 3 50 "$display", " Start:  DCO initialized to 10 MHz" {0 0 0};
    %vpi_call/w 3 51 "$display", "-----------------------------------------" {0 0 0};
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa11032260_0, 0, 1;
    %delay 200000, 0;
    %vpi_call/w 3 60 "$display", "Final Tuning Word: %d (Expected approx 343597383)", v0xa11031fe0_0 {0 0 0};
    %vpi_call/w 3 61 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "test/tb_pll_top.v";
    "src/pll_top.v";
    "src/dco_nco.v";
    "src/divider.v";
    "src/loop_filter.v";
    "src/pfd.v";
