Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 31 16:02:02 2022
| Host         : LAPTOP-UHL51CUR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sccomp_control_sets_placed.rpt
| Design       : sccomp
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            1 |
|      7 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |            7 |
| No           | No                    | Yes                    |              69 |           17 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              36 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+--------------------------------+------------------+------------------+----------------+
|      Clock Signal     |          Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------+--------------------------------+------------------+------------------+----------------+
|  u_seg7x16_2/seg7_clk |                                | u_seg7x16_2/rstn |                2 |              3 |
|  clk_IBUF_BUFG        | u_seg7x16_2/o_seg_r[6]_i_1_n_0 | u_seg7x16_2/rstn |                1 |              7 |
|  sw_i_IBUF_BUFG[1]    |                                |                  |                7 |             23 |
|  clk_CPU              | sw_i_IBUF_BUFG[1]              | u_seg7x16_2/rstn |                8 |             29 |
|  clk_IBUF_BUFG        |                                | u_seg7x16_2/rstn |               15 |             66 |
+-----------------------+--------------------------------+------------------+------------------+----------------+


