<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@1: EP4SGX230/ES (0x024090DD)" sof_file="DE4_Ethernet_time_limited.sof" top_level_entity="DE4_Ethernet">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="data horizontal scroll position" value="0"/>
      <single attribute="zoom level numerator" value="1"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom offset numerator" value="123903"/>
      <single attribute="zoom offset denominator" value="1"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2011/05/17 16:31:38  #0">
      <clock name="PLL_CLKIN_p" polarity="posedge" tap_mode="classic"/>
      <config ram_type="AUTO" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="8192" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="A_line_acq:A_line_acq_inst|A_line[0]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[10]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[11]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[12]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[13]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[1]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[2]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[3]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[4]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[5]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[6]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[7]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[8]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[9]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|acq_done" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|acq_started" tap_mode="classic" type="combinatorial"/>
          <wire name="GCLKIN" tap_mode="classic" type="input pin"/>
          <wire name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[0]" tap_mode="probeonly" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[10]" tap_mode="probeonly" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[1]" tap_mode="probeonly" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[2]" tap_mode="probeonly" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[3]" tap_mode="probeonly" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[4]" tap_mode="probeonly" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[5]" tap_mode="probeonly" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[6]" tap_mode="probeonly" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[7]" tap_mode="probeonly" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[8]" tap_mode="probeonly" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[9]" tap_mode="probeonly" type="register"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="A_line_acq:A_line_acq_inst|A_line[0]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[10]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[11]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[12]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[13]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[1]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[2]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[3]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[4]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[5]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[6]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[7]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[8]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[9]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|acq_done" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|acq_started" tap_mode="classic" type="combinatorial"/>
          <wire name="GCLKIN" tap_mode="classic" type="input pin"/>
          <wire name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[0]" tap_mode="probeonly" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[10]" tap_mode="probeonly" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[1]" tap_mode="probeonly" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[2]" tap_mode="probeonly" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[3]" tap_mode="probeonly" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[4]" tap_mode="probeonly" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[5]" tap_mode="probeonly" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[6]" tap_mode="probeonly" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[7]" tap_mode="probeonly" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[8]" tap_mode="probeonly" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[9]" tap_mode="probeonly" type="register"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="A_line_acq:A_line_acq_inst|A_line[0]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[10]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[11]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[12]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[13]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[1]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[2]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[3]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[4]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[5]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[6]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[7]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[8]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line[9]" tap_mode="classic" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|A_line_out[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|acq_done" tap_mode="classic" type="combinatorial"/>
          <wire name="A_line_acq:A_line_acq_inst|acq_started" tap_mode="classic" type="combinatorial"/>
          <wire name="GCLKIN" tap_mode="classic" type="input pin"/>
          <wire name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[0]" tap_mode="probeonly" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[10]" tap_mode="probeonly" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[1]" tap_mode="probeonly" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[2]" tap_mode="probeonly" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[3]" tap_mode="probeonly" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[4]" tap_mode="probeonly" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[5]" tap_mode="probeonly" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[6]" tap_mode="probeonly" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[7]" tap_mode="probeonly" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[8]" tap_mode="probeonly" type="register"/>
          <wire name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[9]" tap_mode="probeonly" type="register"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <net is_signal_inverted="no" name="GCLKIN"/>
          <bus is_signal_inverted="no" link="all" name="A_line_acq:A_line_acq_inst|A_line" order="lsb_to_msb" radix="line" state="collapse" type="register">
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line[0]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line[1]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line[2]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line[3]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line[4]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line[5]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line[6]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line[7]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line[8]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line[9]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line[10]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line[11]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line[12]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line[13]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="A_line_acq:A_line_acq_inst|A_line_out" order="lsb_to_msb" radix="line" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line_out[0]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line_out[1]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line_out[2]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line_out[3]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line_out[4]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line_out[5]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line_out[6]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line_out[7]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line_out[8]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line_out[9]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line_out[10]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line_out[11]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line_out[12]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line_out[13]"/>
          </bus>
          <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|acq_done"/>
          <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|acq_started"/>
          <bus is_signal_inverted="no" link="all" name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q" order="lsb_to_msb" radix="unsigned_dec" state="collapse" type="register">
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[0]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[1]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[2]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[3]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[4]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[5]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[6]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[7]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[8]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[9]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[10]"/>
          </bus>
        </data_view>
        <setup_view>
          <net is_signal_inverted="no" name="GCLKIN"/>
          <bus is_signal_inverted="no" link="all" name="A_line_acq:A_line_acq_inst|A_line" order="lsb_to_msb" radix="line" state="collapse" type="register">
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line[0]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line[1]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line[2]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line[3]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line[4]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line[5]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line[6]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line[7]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line[8]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line[9]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line[10]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line[11]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line[12]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line[13]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="A_line_acq:A_line_acq_inst|A_line_out" order="lsb_to_msb" radix="line" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line_out[0]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line_out[1]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line_out[2]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line_out[3]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line_out[4]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line_out[5]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line_out[6]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line_out[7]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line_out[8]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line_out[9]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line_out[10]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line_out[11]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line_out[12]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|A_line_out[13]"/>
          </bus>
          <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|acq_done"/>
          <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|acq_started"/>
          <bus is_signal_inverted="no" link="all" name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q" order="lsb_to_msb" radix="unsigned_dec" state="collapse" type="register">
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[0]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[1]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[2]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[3]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[4]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[5]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[6]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[7]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[8]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[9]"/>
            <net is_signal_inverted="no" name="A_line_acq:A_line_acq_inst|sample_addressing_custom:sample_addressing_custom_inst|q[10]"/>
          </bus>
        </setup_view>
      </presentation>
      <trigger attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2011/05/17 16:31:38  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="false" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="no" name="condition1" type="basic">
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>000000000000000000000000000000000000000000
            <pwr_up_transitional>000000000000000000000000000000000000000000
            </pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="lock mode" value="36110"/>
    <multi attribute="window position" size="9" value="952,972,398,124,0,50,124,0,0"/>
  </global_info>
</session>
