{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651191028679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651191028679 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 20:10:28 2022 " "Processing started: Thu Apr 28 20:10:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651191028679 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1651191028679 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_i2sound_vhdl -c DE10_Standard_i2sound --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_i2sound_vhdl -c DE10_Standard_i2sound --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1651191028679 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1651191029224 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1651191029224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhd/keytr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhd/keytr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keytr-from_verilog " "Found design unit 1: keytr-from_verilog" {  } { { "vhd/keytr.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_vhdl/vhd/keytr.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651191040140 ""} { "Info" "ISGN_ENTITY_NAME" "1 keytr " "Found entity 1: keytr" {  } { { "vhd/keytr.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_vhdl/vhd/keytr.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651191040140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651191040140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhd/i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhd/i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c-from_verilog " "Found design unit 1: i2c-from_verilog" {  } { { "vhd/i2c.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_vhdl/vhd/i2c.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651191040143 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "vhd/i2c.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_vhdl/vhd/i2c.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651191040143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651191040143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhd/hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhd/hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEX-from_verilog " "Found design unit 1: HEX-from_verilog" {  } { { "vhd/HEX.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_vhdl/vhd/HEX.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651191040162 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEX " "Found entity 1: HEX" {  } { { "vhd/HEX.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_vhdl/vhd/HEX.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651191040162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651191040162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhd/clock_500.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhd/clock_500.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK_500-from_verilog " "Found design unit 1: CLOCK_500-from_verilog" {  } { { "vhd/clock_500.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_vhdl/vhd/clock_500.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651191040166 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_500 " "Found entity 1: CLOCK_500" {  } { { "vhd/clock_500.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_vhdl/vhd/clock_500.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651191040166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651191040166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_i2sound_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10_standard_i2sound_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_Standard_i2sound_vhdl-from_verilog " "Found design unit 1: DE10_Standard_i2sound_vhdl-from_verilog" {  } { { "DE10_Standard_i2sound_vhdl.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_vhdl/DE10_Standard_i2sound_vhdl.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651191040170 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_i2sound_vhdl " "Found entity 1: DE10_Standard_i2sound_vhdl" {  } { { "DE10_Standard_i2sound_vhdl.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_vhdl/DE10_Standard_i2sound_vhdl.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651191040170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651191040170 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Standard_i2sound_vhdl " "Elaborating entity \"DE10_Standard_i2sound_vhdl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1651191040262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_500 CLOCK_500:u1 " "Elaborating entity \"CLOCK_500\" for hierarchy \"CLOCK_500:u1\"" {  } { { "DE10_Standard_i2sound_vhdl.vhd" "u1" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_vhdl/DE10_Standard_i2sound_vhdl.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651191040275 ""}
{ "Error" "EVRFX_VHDL_NO_PROCESS_SENSITIVITY_LIST_PRESENT" "clock_500.vhd(123) " "VHDL Process Statement error at clock_500.vhd(123): Process Statement must contain either a sensitivity list or a Wait Statement" {  } { { "vhd/clock_500.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_vhdl/vhd/clock_500.vhd" 123 0 0 } }  } 0 10442 "VHDL Process Statement error at %1!s!: Process Statement must contain either a sensitivity list or a Wait Statement" 0 0 "Design Software" 0 -1 1651191040278 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "CLOCK_500:u1 " "Can't elaborate user hierarchy \"CLOCK_500:u1\"" {  } { { "DE10_Standard_i2sound_vhdl.vhd" "u1" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_vhdl/DE10_Standard_i2sound_vhdl.vhd" 139 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1651191040279 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651191040363 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 28 20:10:40 2022 " "Processing ended: Thu Apr 28 20:10:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651191040363 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651191040363 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651191040363 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1651191040363 ""}
