<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: 構成メンバ - 変数</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li class="current"><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="functions.html"><span>全て</span></a></li>
      <li><a href="functions_func.html"><span>関数</span></a></li>
      <li class="current"><a href="functions_vars.html"><span>変数</span></a></li>
      <li><a href="functions_type.html"><span>型定義</span></a></li>
      <li><a href="functions_enum.html"><span>列挙型</span></a></li>
      <li><a href="functions_eval.html"><span>列挙型の値</span></a></li>
      <li><a href="functions_prop.html"><span>プロパティ</span></a></li>
      <li><a href="functions_rela.html"><span>関連する関数</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="functions_vars.html#index__"><span>_</span></a></li>
      <li><a href="functions_vars_0x61.html#index_a"><span>a</span></a></li>
      <li><a href="functions_vars_0x62.html#index_b"><span>b</span></a></li>
      <li><a href="functions_vars_0x63.html#index_c"><span>c</span></a></li>
      <li><a href="functions_vars_0x64.html#index_d"><span>d</span></a></li>
      <li><a href="functions_vars_0x65.html#index_e"><span>e</span></a></li>
      <li><a href="functions_vars_0x66.html#index_f"><span>f</span></a></li>
      <li><a href="functions_vars_0x67.html#index_g"><span>g</span></a></li>
      <li><a href="functions_vars_0x68.html#index_h"><span>h</span></a></li>
      <li><a href="functions_vars_0x69.html#index_i"><span>i</span></a></li>
      <li><a href="functions_vars_0x6a.html#index_j"><span>j</span></a></li>
      <li><a href="functions_vars_0x6b.html#index_k"><span>k</span></a></li>
      <li><a href="functions_vars_0x6c.html#index_l"><span>l</span></a></li>
      <li><a href="functions_vars_0x6d.html#index_m"><span>m</span></a></li>
      <li><a href="functions_vars_0x6e.html#index_n"><span>n</span></a></li>
      <li><a href="functions_vars_0x6f.html#index_o"><span>o</span></a></li>
      <li><a href="functions_vars_0x70.html#index_p"><span>p</span></a></li>
      <li><a href="functions_vars_0x71.html#index_q"><span>q</span></a></li>
      <li><a href="functions_vars_0x72.html#index_r"><span>r</span></a></li>
      <li><a href="functions_vars_0x73.html#index_s"><span>s</span></a></li>
      <li><a href="functions_vars_0x74.html#index_t"><span>t</span></a></li>
      <li class="current"><a href="functions_vars_0x75.html#index_u"><span>u</span></a></li>
      <li><a href="functions_vars_0x76.html#index_v"><span>v</span></a></li>
      <li><a href="functions_vars_0x77.html#index_w"><span>w</span></a></li>
      <li><a href="functions_vars_0x78.html#index_x"><span>x</span></a></li>
      <li><a href="functions_vars_0x79.html#index_y"><span>y</span></a></li>
      <li><a href="functions_vars_0x7a.html#index_z"><span>z</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
&nbsp;

<h3><a class="anchor" id="index_u">- u -</a></h3><ul>
<li>uart
: <a class="el" href="classTsunami_1_1Tsunami.html#a1f69fbabd17d6bca63f97f9754247cfd">Tsunami</a>
, <a class="el" href="classRealView_1_1RealViewPBX.html#a1f69fbabd17d6bca63f97f9754247cfd">RealViewPBX</a>
, <a class="el" href="classRealView_1_1VExpress__EMM.html#a1f69fbabd17d6bca63f97f9754247cfd">VExpress_EMM</a>
, <a class="el" href="classMalta_1_1Malta.html#a1f69fbabd17d6bca63f97f9754247cfd">Malta</a>
, <a class="el" href="classRealView_1_1RealViewEB.html#a1f69fbabd17d6bca63f97f9754247cfd">RealViewEB</a>
, <a class="el" href="classTerminal.html#a367b890cb271162bf5e8d879e09192cf">Terminal</a>
, <a class="el" href="classUart8250_1_1IntrEvent.html#a79b2735a14e67de20ff110606a1c3997">IntrEvent</a>
</li>
<li>uart1_fake
: <a class="el" href="classRealView_1_1RealViewPBX.html#ae8df5f47228f3c94133173ef497a4203">RealViewPBX</a>
, <a class="el" href="classRealView_1_1RealViewEB.html#ae8df5f47228f3c94133173ef497a4203">RealViewEB</a>
, <a class="el" href="classRealView_1_1VExpress__EMM.html#ae8df5f47228f3c94133173ef497a4203">VExpress_EMM</a>
</li>
<li>uart2_fake
: <a class="el" href="classRealView_1_1RealViewPBX.html#a0c7e8be915fc7946adb67f2522bf26b1">RealViewPBX</a>
, <a class="el" href="classRealView_1_1RealViewEB.html#a0c7e8be915fc7946adb67f2522bf26b1">RealViewEB</a>
, <a class="el" href="classRealView_1_1VExpress__EMM.html#a0c7e8be915fc7946adb67f2522bf26b1">VExpress_EMM</a>
</li>
<li>uart3_fake
: <a class="el" href="classRealView_1_1VExpress__EMM.html#ac8f4703047b3e05e27410c2c79b2f043">VExpress_EMM</a>
, <a class="el" href="classRealView_1_1RealViewPBX.html#ac8f4703047b3e05e27410c2c79b2f043">RealViewPBX</a>
, <a class="el" href="classRealView_1_1RealViewEB.html#ac8f4703047b3e05e27410c2c79b2f043">RealViewEB</a>
</li>
<li>UART_CR
: <a class="el" href="classPl011.html#a6d01092295215e1cb41f34d2ed083816">Pl011</a>
</li>
<li>UART_DR
: <a class="el" href="classPl011.html#af74662958d5fcdb285fdf0d3b167eaaa">Pl011</a>
</li>
<li>UART_FBRD
: <a class="el" href="classPl011.html#a53ef29b47cbfbab3001682bb55198786">Pl011</a>
</li>
<li>UART_FR
: <a class="el" href="classPl011.html#afc10d1e9648d43b45f74ab80f2fe0fd9">Pl011</a>
</li>
<li>UART_FR_CTS
: <a class="el" href="classPl011.html#a38ebcfd24146cdf0bf0988abdf067605">Pl011</a>
</li>
<li>UART_FR_RXFE
: <a class="el" href="classPl011.html#aeaf4ab07df0ff276fbf18e8a61c82ec4">Pl011</a>
</li>
<li>UART_FR_TXFE
: <a class="el" href="classPl011.html#a425fb28a4829a73986a5c01ea46190f7">Pl011</a>
</li>
<li>UART_IBRD
: <a class="el" href="classPl011.html#ace2f31c665cd2161671782939a9e2f1c">Pl011</a>
</li>
<li>UART_ICR
: <a class="el" href="classPl011.html#ae4724cf215001c72eac36b98b5a09787">Pl011</a>
</li>
<li>UART_IFLS
: <a class="el" href="classPl011.html#acc821871663cd6db6ee0b11dd16937a7">Pl011</a>
</li>
<li>UART_IMSC
: <a class="el" href="classPl011.html#ac02f58b5ec88452b14e2f0f89e0172ee">Pl011</a>
</li>
<li>UART_LCRH
: <a class="el" href="classPl011.html#aedd23dee902f909a96497e6a46cfe4d1">Pl011</a>
</li>
<li>UART_MIS
: <a class="el" href="classPl011.html#a41e42222af27e9de2191fd946e13e55a">Pl011</a>
</li>
<li>UART_RIS
: <a class="el" href="classPl011.html#a3ae85c77ab71dda8e8249f9081be71d8">Pl011</a>
</li>
<li>uDelaySkipEvent
: <a class="el" href="classLinuxArmSystem.html#a556c0b2adbf4b92eb5105b222ce79e55">LinuxArmSystem</a>
</li>
<li>udmaControl
: <a class="el" href="classIdeController.html#a3bc817e4be51f2e1aeb1701ce144cbf1">IdeController</a>
</li>
<li>udmaTiming
: <a class="el" href="classIdeController.html#af5a85382debfe463bfebc5ab59624aa5">IdeController</a>
</li>
<li>uid
: <a class="el" href="classProcess_1_1LiveProcess.html#a769779ff2ed72928f198f7facc70ec85">LiveProcess</a>
</li>
<li>uie
: <a class="el" href="classMC146818.html#ad8be3702ba014f17744bad97962b3942">MC146818</a>
</li>
<li>UIE
: <a class="el" href="classVGic.html#a0adbea6aeb62d30f03ddc9a25fe11b40">VGic</a>
</li>
<li>uimm
: <a class="el" href="classPowerISA_1_1IntImmOp.html#a3d3bf1a8a03d0ccb5d3bd879613af6d3">IntImmOp</a>
</li>
<li>uiomove_f
: <a class="el" href="structtru64_1_1m__ext.html#a4a94b76a1b4e681dbfe7cd62507cfd50">m_ext</a>
</li>
<li>UNCACHEABLE
: <a class="el" href="classRequest.html#a0fc1d6bc92a0567b05130468e04f05f8">Request</a>
</li>
<li>uncacheAddr
: <a class="el" href="classMemTest.html#a412d3918caf07e4a7ece4af035d8bba8">MemTest</a>
</li>
<li>uncached
: <a class="el" href="structTimeStruct_1_1StageComm.html#aab896ca9f63476ee85c0cac2bbff0811">StageComm</a>
, <a class="el" href="structTimeBufStruct_1_1commitComm.html#aab896ca9f63476ee85c0cac2bbff0811">commitComm</a>
, <a class="el" href="structOzoneCPU_1_1CommStruct.html#aab896ca9f63476ee85c0cac2bbff0811">CommStruct&lt; Impl &gt;</a>
</li>
<li>uncachedLoad
: <a class="el" href="structTimeStruct_1_1StageComm.html#ae42796598d4714d10cdab6dda7cdf2c2">StageComm</a>
, <a class="el" href="structTimeBufStruct_1_1commitComm.html#a45b8aff83b2d4696abea3583a02ea31e">commitComm</a>
</li>
<li>underflow
: <a class="el" href="classStats_1_1DistStor.html#af9e29e4a48415bdab1a3273284c1f7d2">DistStor</a>
, <a class="el" href="structStats_1_1DistData.html#af9e29e4a48415bdab1a3273284c1f7d2">DistData</a>
</li>
<li>underReset
: <a class="el" href="classCopyEngine_1_1CopyEngineChannel.html#a667d5cc444aa1980eba330fa927415d5">CopyEngineChannel</a>
</li>
<li>underrun
: <a class="el" href="classHDLcd.html#a7db18d8a83ae23e4d06cf8d21379b664">HDLcd</a>
</li>
<li>UnifiedTLB
: <a class="el" href="classBaseCPU.html#a2d5c6392dac36249566c6dd1ab1629cd">BaseCPU</a>
</li>
<li>UnImplMask
: <a class="el" href="structAlphaISA_1_1VAddr.html#aea265d87906fd130da86ab5d0977f26a">VAddr</a>
</li>
<li>uniq
: <a class="el" href="classAlphaISA_1_1ISA.html#a4bf79f35bed3cb9ecd35cc65ec6400c7">ISA</a>
</li>
<li>uniqueFloatRegMap
: <a class="el" href="classUseDefUnit.html#a148e8f7c874a196ab74ca1f39662c98c">UseDefUnit</a>
</li>
<li>uniqueIntRegMap
: <a class="el" href="classUseDefUnit.html#a007316fc06c43d3c786e79da6f3a5265">UseDefUnit</a>
</li>
<li>uniqueMiscRegMap
: <a class="el" href="classUseDefUnit.html#aeab2bd090cc9b29fbf5f386013dd79fd">UseDefUnit</a>
</li>
<li>uniqueRegsPerSwitch
: <a class="el" href="classUseDefUnit.html#a796c1916448138c736618531476b9801">UseDefUnit</a>
</li>
<li>unit_filter
: <a class="el" href="classRubyPrefetcher_1_1Prefetcher.html#a79ff24e979a6e9ad98a225a5e3f26e76">Prefetcher</a>
</li>
<li>unitBusy
: <a class="el" href="classFUPool.html#a3161f36ae7f93643b75fc37c7a1b0e23">FUPool</a>
</li>
<li>unitsToBeFreed
: <a class="el" href="classFUPool.html#aa2972d7a97b76cc15ec7bbd38e5c9da5">FUPool</a>
</li>
<li>unknown
: <a class="el" href="classX86ISA_1_1StackTrace.html#a204dd651615bf73491349b6403571f10">StackTrace</a>
, <a class="el" href="classArmISA_1_1UndefinedInstruction.html#ac160cc61da581bdcf075273493b9f156">UndefinedInstruction</a>
, <a class="el" href="classMipsISA_1_1StackTrace.html#a2fe038592b561fa27aea83761959269e">StackTrace</a>
</li>
<li>unsigned
: <a class="el" href="classm5_1_1params_1_1Cycles.html#aca40206900cfc164654362fa8d4ad1e6">Cycles</a>
, <a class="el" href="classm5_1_1params_1_1MemorySize.html#aca40206900cfc164654362fa8d4ad1e6">MemorySize</a>
, <a class="el" href="classm5_1_1params_1_1MemorySize32.html#aca40206900cfc164654362fa8d4ad1e6">MemorySize32</a>
, <a class="el" href="classm5_1_1params_1_1Addr.html#aca40206900cfc164654362fa8d4ad1e6">Addr</a>
</li>
<li>unused
: <a class="el" href="structTru64_1_1cpu__info.html#a636f5e28f6df8b80216977d9f5adb246">cpu_info</a>
</li>
<li>unused0
: <a class="el" href="structX86Linux64_1_1tgt__stat64.html#acf8540643d0d858e299a82e292013b87">tgt_stat64</a>
</li>
<li>unusedCache
: <a class="el" href="classIGbE_1_1DescCache.html#af60e49173ff6f145cb02253c92201694">DescCache&lt; T &gt;</a>
</li>
<li>unverifiedInst
: <a class="el" href="classChecker.html#a2d37ecd523121ea3770b0b2c4264dce4">Checker&lt; Impl &gt;</a>
</li>
<li>unverifiedMemData
: <a class="el" href="classCheckerCPU.html#a6840f1942d66e27328010652fcc83cc4">CheckerCPU</a>
</li>
<li>unverifiedReq
: <a class="el" href="classCheckerCPU.html#a398733bcf03e60981cf4b3cc79f339cb">CheckerCPU</a>
</li>
<li>unverifiedResult
: <a class="el" href="classCheckerCPU.html#ae44d4afdef854be5de937985e00e162c">CheckerCPU</a>
</li>
<li>uops
: <a class="el" href="classArmISA_1_1RfeOp.html#a4b95b3465f3133312f95fdaf25b90b36">RfeOp</a>
, <a class="el" href="classArmISA_1_1SrsOp.html#a4b95b3465f3133312f95fdaf25b90b36">SrsOp</a>
, <a class="el" href="classArmISA_1_1Memory.html#a4b95b3465f3133312f95fdaf25b90b36">Memory</a>
, <a class="el" href="classArmISA_1_1Memory64.html#a4b95b3465f3133312f95fdaf25b90b36">Memory64</a>
</li>
<li>up
: <a class="el" href="classArmISA_1_1MicroMemOp.html#a7155f867ab504d48e40f4b43a4d9daf6">MicroMemOp</a>
</li>
<li>update_data
: <a class="el" href="classDevice_1_1IsaFake.html#aae00bf98162cfa3f52fce67187bd11ec">IsaFake</a>
</li>
<li>updatedQueues
: <a class="el" href="classDefaultIEW.html#abdd12485100503d860c2aeda746cfd75">DefaultIEW&lt; Impl &gt;</a>
</li>
<li>updateEvent
: <a class="el" href="classTrafficGen.html#ab779474477fa217dd5483711dec2bf13">TrafficGen</a>
</li>
<li>updateLSQNextCycle
: <a class="el" href="classDefaultIEW.html#a5cbd0281152001f7337f5d95155db5c0">DefaultIEW&lt; Impl &gt;</a>
</li>
<li>updateOnError
: <a class="el" href="classOzoneChecker_1_1OzoneChecker.html#aad41d3eb2d73f3e7035d73c73bf92523">OzoneChecker</a>
, <a class="el" href="classCheckerCPU.html#a5c4b1a378d5b47717f50008b307ed1fb">CheckerCPU</a>
</li>
<li>updateThisCycle
: <a class="el" href="classChecker.html#af852d5346faaffd68d81b10fee071300">Checker&lt; Impl &gt;</a>
</li>
<li>upper
: <a class="el" href="structArmISA_1_1ISA_1_1MiscRegLUTEntry.html#a9e4820bf59a6d1c0791b0de3b8a0cd43">MiscRegLUTEntry</a>
</li>
<li>UPPER_MASK
: <a class="el" href="classRandom.html#af886d2b26feab424eef23b7b26896ecc">Random</a>
</li>
<li>uppercase
: <a class="el" href="structcp_1_1Format.html#acf08089b3da2364267676e8d54503bb7">Format</a>
</li>
<li>uptime
: <a class="el" href="structMipsLinux_1_1tgt__sysinfo.html#acaed7912557581c7ea77bf8c1ae4ccf2">tgt_sysinfo</a>
</li>
<li>ura
: <a class="el" href="classArmISA_1_1MicroNeonMemOp.html#a8e6cd3e234a4950e7a1a05f1b24cfee0">MicroNeonMemOp</a>
, <a class="el" href="classArmISA_1_1MicroSetPCCPSR.html#a605d05e28dce4515bfd33f74e709f29d">MicroSetPCCPSR</a>
, <a class="el" href="classArmISA_1_1MicroIntMov.html#a8e6cd3e234a4950e7a1a05f1b24cfee0">MicroIntMov</a>
, <a class="el" href="classArmISA_1_1MicroIntImmXOp.html#a8e6cd3e234a4950e7a1a05f1b24cfee0">MicroIntImmXOp</a>
, <a class="el" href="classArmISA_1_1MicroIntOp.html#a8e6cd3e234a4950e7a1a05f1b24cfee0">MicroIntOp</a>
, <a class="el" href="classArmISA_1_1MicroIntRegXOp.html#a8e6cd3e234a4950e7a1a05f1b24cfee0">MicroIntRegXOp</a>
, <a class="el" href="classArmISA_1_1RfeOp.html#a605d05e28dce4515bfd33f74e709f29d">RfeOp</a>
, <a class="el" href="classArmISA_1_1MicroIntImmOp.html#a8e6cd3e234a4950e7a1a05f1b24cfee0">MicroIntImmOp</a>
, <a class="el" href="classArmISA_1_1MicroIntRegOp.html#a8e6cd3e234a4950e7a1a05f1b24cfee0">MicroIntRegOp</a>
</li>
<li>urb
: <a class="el" href="classArmISA_1_1MicroIntImmOp.html#a3771d4e6da84a09dbf436d6b1af2be46">MicroIntImmOp</a>
, <a class="el" href="classArmISA_1_1MicroIntRegOp.html#a3771d4e6da84a09dbf436d6b1af2be46">MicroIntRegOp</a>
, <a class="el" href="classArmISA_1_1MicroSetPCCPSR.html#aa5ea75563934f5379a9abef2877e781c">MicroSetPCCPSR</a>
, <a class="el" href="classArmISA_1_1MicroIntMov.html#a3771d4e6da84a09dbf436d6b1af2be46">MicroIntMov</a>
, <a class="el" href="classArmISA_1_1MicroIntImmXOp.html#a3771d4e6da84a09dbf436d6b1af2be46">MicroIntImmXOp</a>
, <a class="el" href="classArmISA_1_1MicroIntOp.html#a3771d4e6da84a09dbf436d6b1af2be46">MicroIntOp</a>
, <a class="el" href="classArmISA_1_1MicroIntRegXOp.html#a3771d4e6da84a09dbf436d6b1af2be46">MicroIntRegXOp</a>
, <a class="el" href="classArmISA_1_1RfeOp.html#aa5ea75563934f5379a9abef2877e781c">RfeOp</a>
</li>
<li>urc
: <a class="el" href="classArmISA_1_1MicroIntOp.html#a7b2bf3346575e8b24bdd921acf571967">MicroIntOp</a>
, <a class="el" href="classArmISA_1_1MicroSetPCCPSR.html#a86973ec62735a43f3925953a6b8afc99">MicroSetPCCPSR</a>
, <a class="el" href="classArmISA_1_1RfeOp.html#a86973ec62735a43f3925953a6b8afc99">RfeOp</a>
, <a class="el" href="classArmISA_1_1MicroIntRegXOp.html#a7b2bf3346575e8b24bdd921acf571967">MicroIntRegXOp</a>
, <a class="el" href="classArmISA_1_1MicroIntRegOp.html#a7b2bf3346575e8b24bdd921acf571967">MicroIntRegOp</a>
</li>
<li>urd
: <a class="el" href="structPXCAP.html#a8e0e3f70b67ebf200891174583e18e97">PXCAP</a>
</li>
<li>urre
: <a class="el" href="structPXCAP.html#ab021ab93a2f4150f7a02c471dd3f3ae8">PXCAP</a>
</li>
<li>usb_fake
: <a class="el" href="classRealView_1_1VExpress__EMM.html#af101373cb13814b6dbc0ab92b33cd0f4">VExpress_EMM</a>
</li>
<li>use_default_range
: <a class="el" href="classBus_1_1BaseBus.html#a8268ad9a1e448ea77532ff46923f34b4">BaseBus</a>
</li>
<li>use_map
: <a class="el" href="classDirectoryMemory_1_1RubyDirectoryMemory.html#a70924397f00d2b3ada9c275ee02937ed">RubyDirectoryMemory</a>
</li>
<li>use_master_id
: <a class="el" href="classPrefetcher_1_1BasePrefetcher.html#a872d17cf1763524380e96f1be5328427">BasePrefetcher</a>
</li>
<li>useCoalescedMMIO
: <a class="el" href="classBaseKvmCPU_1_1BaseKvmCPU.html#a2196241e0709eb29276d6d7f0ea1a8d4">BaseKvmCPU</a>
</li>
<li>used
: <a class="el" href="structSparcISA_1_1TlbEntry.html#accd366cbfd7b8a1b904ca4177a894f95">TlbEntry</a>
, <a class="el" href="classslicc_1_1symbols_1_1Symbol_1_1Symbol.html#ab896e794c7918f3e8a6ca0f8339f1add">Symbol</a>
</li>
<li>usedCache
: <a class="el" href="classIGbE_1_1DescCache.html#a99982ada48f129fedf0ee5d8871f5df8">DescCache&lt; T &gt;</a>
</li>
<li>useDefaultRange
: <a class="el" href="classBaseBus.html#a1b0312e896847e0ef8bbad93fa73dc4c">BaseBus</a>
</li>
<li>useDefIdx
: <a class="el" href="classUseDefUnit_1_1UseDefRequest.html#a914fa352bad59c48972e8d71f40fc898">UseDefRequest</a>
</li>
<li>usedEntries
: <a class="el" href="classSparcISA_1_1TLB.html#ad85f3aef77516b13c75af59a1887f8b7">TLB</a>
, <a class="el" href="classReturnAddrStack.html#a7b4de94c51ba4a9701f0914367e0a2db">ReturnAddrStack</a>
</li>
<li>usedIQ
: <a class="el" href="structTimeBufStruct_1_1iewComm.html#aff147844c2a6343e51b2edcbc1c8483a">iewComm</a>
</li>
<li>usedLSQ
: <a class="el" href="structTimeBufStruct_1_1iewComm.html#a45425b23616d043e2fc9f582ab422e80">iewComm</a>
</li>
<li>usedPorts
: <a class="el" href="classOzoneLSQ.html#a03435d626b7567ed154de5d7d8c3d419">OzoneLSQ&lt; Impl &gt;</a>
, <a class="el" href="classOzoneLWLSQ.html#a03435d626b7567ed154de5d7d8c3d419">OzoneLWLSQ&lt; Impl &gt;</a>
, <a class="el" href="classLSQUnit.html#a03435d626b7567ed154de5d7d8c3d419">LSQUnit&lt; Impl &gt;</a>
</li>
<li>usedRAS
: <a class="el" href="structBPredUnit_1_1PredictorHistory.html#a7238cdd6213db4fe8d76843a479b6690">PredictorHistory</a>
, <a class="el" href="classBPredUnit.html#af589fa2a7ce83147ab8c0d4169c0748f">BPredUnit</a>
</li>
<li>usedROB
: <a class="el" href="structTimeBufStruct_1_1commitComm.html#a7947bc5bf9b7709eeb835c213e0d6c36">commitComm</a>
</li>
<li>useGzip
: <a class="el" href="classProtoInputStream.html#a63bd265ebd8a0e6a43a46091b150f09f">ProtoInputStream</a>
</li>
<li>useMasterId
: <a class="el" href="classBasePrefetcher.html#ab84f738213bbd5196080f894c0d5aaf2">BasePrefetcher</a>
</li>
<li>usePerfOverflow
: <a class="el" href="classBaseKvmCPU_1_1BaseKvmCPU.html#ad8233e9873fcc4d5483e71effbceaf2e">BaseKvmCPU</a>
</li>
<li>user
: <a class="el" href="classMipsISA_1_1StackTrace.html#a7e10e71a86019b3f50684465746ade86">StackTrace</a>
, <a class="el" href="classX86ISA_1_1PageFault.html#adc1042328d36e83e5c72a380f2c97697">PageFault</a>
, <a class="el" href="classPowerISA_1_1StackTrace.html#a80f5e5d52e325fee3fb197c8a15ff3b9">StackTrace</a>
</li>
<li>user1
: <a class="el" href="structCopyEngineReg_1_1DmaDesc.html#acf4e2414497742ac975ca62ce26dfc8b">DmaDesc</a>
</li>
<li>user2
: <a class="el" href="structCopyEngineReg_1_1DmaDesc.html#aaf4c317471b62e4278540e8ad846b0d3">DmaDesc</a>
</li>
<li>user_apps
: <a class="el" href="classCPA_1_1CPA.html#a56430a394857d63e6a4dbb74556dd7bc">CPA</a>
</li>
<li>user_code
: <a class="el" href="classisa__parser_1_1Format.html#ab87f5ecf4c175818c347fc4998a62d23">Format</a>
</li>
<li>userTable
: <a class="el" href="classArmISA_1_1TableWalker_1_1WalkerState.html#ab4be9ffb2fe22576e2f587374fdd20e6">WalkerState</a>
</li>
<li>UsesModRM
: <a class="el" href="classX86ISA_1_1Decoder.html#a6e9f1359a8e815c5bdd0efc306f5bf32">Decoder</a>
</li>
<li>useTso
: <a class="el" href="classIGbE_1_1TxDescCache.html#ae2379f1cb19d3eabcb86036c07fc7986">TxDescCache</a>
</li>
<li>useXSave
: <a class="el" href="classX86KvmCPU.html#ab966ae6cc1b380746dcb2713f2559e65">X86KvmCPU</a>
</li>
<li>using_network_tester
: <a class="el" href="classSequencer_1_1RubySequencer.html#a4712a4cfd29e8a799de69ec5010f9de3">RubySequencer</a>
</li>
<li>using_ruby_tester
: <a class="el" href="classSequencer_1_1RubyPort.html#aa7e78589519412a13754bfc986aece09">RubyPort</a>
</li>
<li>utilization
: <a class="el" href="classBaseBus_1_1Layer.html#a04353589e0e920909d3ceb8e73abb7ac">Layer&lt; SrcType, DstType &gt;</a>
, <a class="el" href="classPipelineStage.html#a04353589e0e920909d3ceb8e73abb7ac">PipelineStage</a>
</li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
