<stg><name>interleave_manual_rnd_Pipeline_WRITE</name>


<trans_list>

<trans id="54" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %indvars_iv = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x2_V, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x1_V, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %y_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %y

]]></Node>
<StgValue><ssdm name="y_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i2 0, i2 %indvars_iv

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i2 0, i2 %idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0 %idx_1 = load i2 %idx

]]></Node>
<StgValue><ssdm name="idx_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:1 %indvars_iv_load = load i2 %indvars_iv

]]></Node>
<StgValue><ssdm name="indvars_iv_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %gmem_addr = getelementptr i8 %gmem, i64 %y_read

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4 %icmp_ln19 = icmp_eq  i2 %idx_1, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:6 %indvars_iv_next = add i2 %indvars_iv_load, i2 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln19 = br i1 %icmp_ln19, void %.split4, void %.loopexit.loopexit2.exitStub

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="2">
<![CDATA[
.split4:2 %zext_ln587 = zext i2 %indvars_iv_load

]]></Node>
<StgValue><ssdm name="zext_ln587"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:3 %x_x0_V_addr = getelementptr i8 %x_x0_V, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="x_x0_V_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="2">
<![CDATA[
.split4:4 %tmp_V = load i2 %x_x0_V_addr

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:5 %x_x1_V_addr = getelementptr i8 %x_x1_V, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="x_x1_V_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="2">
<![CDATA[
.split4:6 %tmp_V_1 = load i2 %x_x1_V_addr

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:7 %x_x2_V_addr = getelementptr i8 %x_x2_V, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="x_x2_V_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="2">
<![CDATA[
.split4:8 %tmp_V_2 = load i2 %x_x2_V_addr

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split4:11 %add_ln21 = add i2 %idx_1, i2 1

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split4:13 %store_ln0 = store i2 %indvars_iv_next, i2 %indvars_iv

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split4:14 %store_ln21 = store i2 %add_ln21, i2 %idx

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="2">
<![CDATA[
.split4:4 %tmp_V = load i2 %x_x0_V_addr

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="2">
<![CDATA[
.split4:6 %tmp_V_1 = load i2 %x_x1_V_addr

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="2">
<![CDATA[
.split4:8 %tmp_V_2 = load i2 %x_x2_V_addr

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:9 %add_ln70 = add i8 %tmp_V, i8 %tmp_V_2

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:10 %add_ln70_1 = add i8 %add_ln70, i8 %tmp_V_1

]]></Node>
<StgValue><ssdm name="add_ln70_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0">
<![CDATA[
.loopexit.loopexit2.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split4:0 %specpipeline_ln321 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln321"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:1 %specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln321"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.split4:12 %write_ln21 = write void @_ssdm_op_Write.m_axi.p1i8, i64 %gmem_addr, i8 %add_ln70_1, i1 1

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
.split4:15 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="55" name="gmem" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="56" name="y" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="y"/></StgValue>
</port>
<port id="57" name="x_x0_V" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="x_x0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="58" name="x_x1_V" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="x_x1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="59" name="x_x2_V" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="x_x2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="61" from="StgValue_60" to="idx" fromId="60" toId="6">
</dataflow>
<dataflow id="62" from="StgValue_60" to="indvars_iv" fromId="60" toId="7">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="65" from="x_x2_V" to="specmemcore_ln0" fromId="59" toId="8">
</dataflow>
<dataflow id="67" from="StgValue_66" to="specmemcore_ln0" fromId="66" toId="8">
</dataflow>
<dataflow id="69" from="StgValue_68" to="specmemcore_ln0" fromId="68" toId="8">
</dataflow>
<dataflow id="71" from="StgValue_70" to="specmemcore_ln0" fromId="70" toId="8">
</dataflow>
<dataflow id="72" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="63" toId="9">
</dataflow>
<dataflow id="73" from="x_x1_V" to="specmemcore_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="74" from="StgValue_66" to="specmemcore_ln0" fromId="66" toId="9">
</dataflow>
<dataflow id="75" from="StgValue_68" to="specmemcore_ln0" fromId="68" toId="9">
</dataflow>
<dataflow id="76" from="StgValue_70" to="specmemcore_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="77" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="63" toId="10">
</dataflow>
<dataflow id="78" from="x_x0_V" to="specmemcore_ln0" fromId="57" toId="10">
</dataflow>
<dataflow id="79" from="StgValue_66" to="specmemcore_ln0" fromId="66" toId="10">
</dataflow>
<dataflow id="80" from="StgValue_68" to="specmemcore_ln0" fromId="68" toId="10">
</dataflow>
<dataflow id="81" from="StgValue_70" to="specmemcore_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="82" toId="11">
</dataflow>
<dataflow id="84" from="gmem" to="specinterface_ln0" fromId="55" toId="11">
</dataflow>
<dataflow id="86" from="empty" to="specinterface_ln0" fromId="85" toId="11">
</dataflow>
<dataflow id="88" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="11">
</dataflow>
<dataflow id="89" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="11">
</dataflow>
<dataflow id="91" from="empty_0" to="specinterface_ln0" fromId="90" toId="11">
</dataflow>
<dataflow id="93" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="11">
</dataflow>
<dataflow id="94" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="11">
</dataflow>
<dataflow id="96" from="empty_1" to="specinterface_ln0" fromId="95" toId="11">
</dataflow>
<dataflow id="98" from="empty_2" to="specinterface_ln0" fromId="97" toId="11">
</dataflow>
<dataflow id="99" from="empty_0" to="specinterface_ln0" fromId="90" toId="11">
</dataflow>
<dataflow id="101" from="StgValue_100" to="specinterface_ln0" fromId="100" toId="11">
</dataflow>
<dataflow id="102" from="StgValue_100" to="specinterface_ln0" fromId="100" toId="11">
</dataflow>
<dataflow id="103" from="StgValue_100" to="specinterface_ln0" fromId="100" toId="11">
</dataflow>
<dataflow id="104" from="StgValue_100" to="specinterface_ln0" fromId="100" toId="11">
</dataflow>
<dataflow id="105" from="empty_0" to="specinterface_ln0" fromId="90" toId="11">
</dataflow>
<dataflow id="106" from="empty_0" to="specinterface_ln0" fromId="90" toId="11">
</dataflow>
<dataflow id="108" from="_ssdm_op_Read.ap_auto.i64" to="y_read" fromId="107" toId="12">
</dataflow>
<dataflow id="109" from="y" to="y_read" fromId="56" toId="12">
</dataflow>
<dataflow id="111" from="StgValue_110" to="store_ln0" fromId="110" toId="13">
</dataflow>
<dataflow id="112" from="indvars_iv" to="store_ln0" fromId="7" toId="13">
</dataflow>
<dataflow id="113" from="StgValue_110" to="store_ln0" fromId="110" toId="14">
</dataflow>
<dataflow id="114" from="idx" to="store_ln0" fromId="6" toId="14">
</dataflow>
<dataflow id="115" from="idx" to="idx_1" fromId="6" toId="16">
</dataflow>
<dataflow id="116" from="indvars_iv" to="indvars_iv_load" fromId="7" toId="17">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="117" toId="18">
</dataflow>
<dataflow id="119" from="gmem" to="specbitsmap_ln0" fromId="55" toId="18">
</dataflow>
<dataflow id="120" from="gmem" to="gmem_addr" fromId="55" toId="19">
</dataflow>
<dataflow id="121" from="y_read" to="gmem_addr" fromId="12" toId="19">
</dataflow>
<dataflow id="122" from="idx_1" to="icmp_ln19" fromId="16" toId="20">
</dataflow>
<dataflow id="124" from="StgValue_123" to="icmp_ln19" fromId="123" toId="20">
</dataflow>
<dataflow id="126" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="125" toId="21">
</dataflow>
<dataflow id="128" from="StgValue_127" to="empty" fromId="127" toId="21">
</dataflow>
<dataflow id="129" from="StgValue_127" to="empty" fromId="127" toId="21">
</dataflow>
<dataflow id="130" from="StgValue_127" to="empty" fromId="127" toId="21">
</dataflow>
<dataflow id="131" from="indvars_iv_load" to="indvars_iv_next" fromId="17" toId="22">
</dataflow>
<dataflow id="133" from="StgValue_132" to="indvars_iv_next" fromId="132" toId="22">
</dataflow>
<dataflow id="134" from="icmp_ln19" to="br_ln19" fromId="20" toId="23">
</dataflow>
<dataflow id="135" from="indvars_iv_load" to="zext_ln587" fromId="17" toId="24">
</dataflow>
<dataflow id="136" from="x_x0_V" to="x_x0_V_addr" fromId="57" toId="25">
</dataflow>
<dataflow id="138" from="StgValue_137" to="x_x0_V_addr" fromId="137" toId="25">
</dataflow>
<dataflow id="139" from="zext_ln587" to="x_x0_V_addr" fromId="24" toId="25">
</dataflow>
<dataflow id="140" from="x_x0_V_addr" to="tmp_V" fromId="25" toId="26">
</dataflow>
<dataflow id="141" from="x_x1_V" to="x_x1_V_addr" fromId="58" toId="27">
</dataflow>
<dataflow id="142" from="StgValue_137" to="x_x1_V_addr" fromId="137" toId="27">
</dataflow>
<dataflow id="143" from="zext_ln587" to="x_x1_V_addr" fromId="24" toId="27">
</dataflow>
<dataflow id="144" from="x_x1_V_addr" to="tmp_V_1" fromId="27" toId="28">
</dataflow>
<dataflow id="145" from="x_x2_V" to="x_x2_V_addr" fromId="59" toId="29">
</dataflow>
<dataflow id="146" from="StgValue_137" to="x_x2_V_addr" fromId="137" toId="29">
</dataflow>
<dataflow id="147" from="zext_ln587" to="x_x2_V_addr" fromId="24" toId="29">
</dataflow>
<dataflow id="148" from="x_x2_V_addr" to="tmp_V_2" fromId="29" toId="30">
</dataflow>
<dataflow id="149" from="idx_1" to="add_ln21" fromId="16" toId="31">
</dataflow>
<dataflow id="150" from="StgValue_132" to="add_ln21" fromId="132" toId="31">
</dataflow>
<dataflow id="151" from="indvars_iv_next" to="store_ln0" fromId="22" toId="32">
</dataflow>
<dataflow id="152" from="indvars_iv" to="store_ln0" fromId="7" toId="32">
</dataflow>
<dataflow id="153" from="add_ln21" to="store_ln21" fromId="31" toId="33">
</dataflow>
<dataflow id="154" from="idx" to="store_ln21" fromId="6" toId="33">
</dataflow>
<dataflow id="155" from="x_x0_V_addr" to="tmp_V" fromId="25" toId="34">
</dataflow>
<dataflow id="156" from="x_x1_V_addr" to="tmp_V_1" fromId="27" toId="35">
</dataflow>
<dataflow id="157" from="x_x2_V_addr" to="tmp_V_2" fromId="29" toId="36">
</dataflow>
<dataflow id="158" from="tmp_V" to="add_ln70" fromId="34" toId="37">
</dataflow>
<dataflow id="159" from="tmp_V_2" to="add_ln70" fromId="36" toId="37">
</dataflow>
<dataflow id="160" from="add_ln70" to="add_ln70_1" fromId="37" toId="38">
</dataflow>
<dataflow id="161" from="tmp_V_1" to="add_ln70_1" fromId="35" toId="38">
</dataflow>
<dataflow id="163" from="_ssdm_op_SpecPipeline" to="specpipeline_ln321" fromId="162" toId="39">
</dataflow>
<dataflow id="164" from="StgValue_60" to="specpipeline_ln321" fromId="60" toId="39">
</dataflow>
<dataflow id="165" from="StgValue_87" to="specpipeline_ln321" fromId="87" toId="39">
</dataflow>
<dataflow id="166" from="StgValue_87" to="specpipeline_ln321" fromId="87" toId="39">
</dataflow>
<dataflow id="167" from="StgValue_87" to="specpipeline_ln321" fromId="87" toId="39">
</dataflow>
<dataflow id="168" from="empty_0" to="specpipeline_ln321" fromId="90" toId="39">
</dataflow>
<dataflow id="170" from="_ssdm_op_SpecLoopName" to="specloopname_ln321" fromId="169" toId="40">
</dataflow>
<dataflow id="172" from="empty_13" to="specloopname_ln321" fromId="171" toId="40">
</dataflow>
<dataflow id="174" from="_ssdm_op_Write.m_axi.p1i8" to="write_ln21" fromId="173" toId="41">
</dataflow>
<dataflow id="175" from="gmem_addr" to="write_ln21" fromId="19" toId="41">
</dataflow>
<dataflow id="176" from="add_ln70_1" to="write_ln21" fromId="38" toId="41">
</dataflow>
<dataflow id="178" from="StgValue_177" to="write_ln21" fromId="177" toId="41">
</dataflow>
<dataflow id="179" from="icmp_ln19" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="180" from="icmp_ln19" to="StgValue_3" fromId="20" toId="3">
</dataflow>
</dataflows>


</stg>
