# reading modelsim.ini
# Loading project modelsim
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:52:25 on Oct 24,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Too few port connections. Expected 35, found 30.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'local_ready'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'state'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'flash_data'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'flash_empty'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'local_init_done'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34305 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 358877070 ps
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 15:20:36 on Oct 24,2016, Elapsed time: 0:28:11
# Errors: 0, Warnings: 8
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 15:20:36 on Oct 24,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Too few port connections. Expected 35, found 30.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'local_ready'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'state'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'flash_data'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'flash_empty'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'local_init_done'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34305 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 271095661 ps
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 09:38:26 on Oct 25,2016, Elapsed time: 18:17:50
# Errors: 0, Warnings: 8
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 09:38:26 on Oct 25,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Too few port connections. Expected 35, found 30.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'local_ready'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'state'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'flash_data'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'flash_empty'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'local_init_done'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34309 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 250325956 ps
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 09:56:17 on Oct 25,2016, Elapsed time: 0:17:51
# Errors: 0, Warnings: 8
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 09:56:17 on Oct 25,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Too few port connections. Expected 35, found 30.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'local_ready'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'state'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'flash_data'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'flash_empty'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'local_init_done'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34310 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 295977279 ps

do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v failed with 6 errors.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 1 failed with 6 errors.
# End time: 10:50:41 on Oct 26,2016, Elapsed time: 24:54:24
# Errors: 0, Warnings: 8
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 10:50:41 on Oct 26,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Too few port connections. Expected 35, found 30.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'local_ready'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'state'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'flash_data'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'flash_empty'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'local_init_done'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(522): [TFMPC] - Too few port connections. Expected 18, found 15.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/flash_interface_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/flash_interface.v
# ** Error: (vsim-3063) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(522): Port 'flash_dq' not found in the connected module (15th connection).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/flash_interface_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/flash_interface.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(522): [TFMPC] - Missing connection for port 'flash_dq0'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(522): [TFMPC] - Missing connection for port 'flash_dq1'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(522): [TFMPC] - Missing connection for port 'flash_wb'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(522): [TFMPC] - Missing connection for port 'flash_holdb'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 58
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v failed with 6 errors.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 1 failed with 6 errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 10:50:41 on Oct 26,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Too few port connections. Expected 35, found 30.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'local_ready'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'state'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'flash_data'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'flash_empty'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'local_init_done'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(522): [TFMPC] - Too few port connections. Expected 18, found 15.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/flash_interface_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/flash_interface.v
# ** Error: (vsim-3063) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(522): Port 'flash_dq' not found in the connected module (15th connection).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/flash_interface_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/flash_interface.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(522): [TFMPC] - Missing connection for port 'flash_dq0'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(522): [TFMPC] - Missing connection for port 'flash_dq1'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(522): [TFMPC] - Missing connection for port 'flash_wb'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(522): [TFMPC] - Missing connection for port 'flash_holdb'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 58
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v failed with 5 errors.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 1 failed with 5 errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 10:50:41 on Oct 26,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Too few port connections. Expected 35, found 30.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'local_ready'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'state'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'flash_data'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'flash_empty'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'local_init_done'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(522): [TFMPC] - Too few port connections. Expected 18, found 15.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/flash_interface_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/flash_interface.v
# ** Error: (vsim-3063) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(522): Port 'flash_dq' not found in the connected module (15th connection).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/flash_interface_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/flash_interface.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(522): [TFMPC] - Missing connection for port 'flash_dq0'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(522): [TFMPC] - Missing connection for port 'flash_dq1'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(522): [TFMPC] - Missing connection for port 'flash_wb'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(522): [TFMPC] - Missing connection for port 'flash_holdb'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 58
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v failed with 2 errors.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 1 failed with 2 errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 10:50:41 on Oct 26,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Too few port connections. Expected 35, found 30.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'local_ready'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'state'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'flash_data'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'flash_empty'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'local_init_done'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(522): [TFMPC] - Too few port connections. Expected 18, found 15.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/flash_interface_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/flash_interface.v
# ** Error: (vsim-3063) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(522): Port 'flash_dq' not found in the connected module (15th connection).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/flash_interface_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/flash_interface.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(522): [TFMPC] - Missing connection for port 'flash_dq0'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(522): [TFMPC] - Missing connection for port 'flash_dq1'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(522): [TFMPC] - Missing connection for port 'flash_wb'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(522): [TFMPC] - Missing connection for port 'flash_holdb'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 58
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 10:50:41 on Oct 26,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Too few port connections. Expected 38, found 30.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
# ** Error: (vsim-3063) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): Port 'flash_dq' not found in the connected module (25th connection).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'flash_dq0'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'flash_dq1'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'flash_wb'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'flash_holdb'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'local_ready'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'state'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'flash_data'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'flash_empty'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'local_init_done'.
# Loading altera_ver.PRIM_GDFF_LOW
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 58
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v failed with 2 errors.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 1 failed with 2 errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 10:50:41 on Oct 26,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Too few port connections. Expected 38, found 30.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
# ** Error: (vsim-3063) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): Port 'flash_dq' not found in the connected module (25th connection).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'flash_dq0'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'flash_dq1'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'flash_wb'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'flash_holdb'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'local_ready'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'state'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'flash_data'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'flash_empty'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(243): [TFMPC] - Missing connection for port 'local_init_done'.
# Loading altera_ver.PRIM_GDFF_LOW
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 58
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 10:50:41 on Oct 26,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Too few port connections. Expected 38, found 33.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'local_ready'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'state'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'flash_data'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'flash_empty'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'local_init_done'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34326 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 306126762 ps
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 11:25:42 on Oct 26,2016, Elapsed time: 0:35:01
# Errors: 6, Warnings: 72
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 11:25:42 on Oct 26,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Too few port connections. Expected 38, found 33.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'local_ready'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'state'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'flash_data'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'flash_empty'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'local_init_done'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34326 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 630 us
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 12:18:33 on Oct 26,2016, Elapsed time: 0:52:51
# Errors: 0, Warnings: 8
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 12:18:33 on Oct 26,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Too few port connections. Expected 38, found 33.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'local_ready'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'state'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'flash_data'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'flash_empty'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'local_init_done'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34326 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 630 us
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 14:01:35 on Oct 26,2016, Elapsed time: 1:43:02
# Errors: 0, Warnings: 8
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:01:35 on Oct 26,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Too few port connections. Expected 38, found 33.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'local_ready'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'state'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'flash_data'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'flash_empty'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'local_init_done'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34328 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 358675808 ps
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v failed with 1 errors.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 1 failed with 1 error.
# End time: 14:29:36 on Oct 26,2016, Elapsed time: 0:28:01
# Errors: 0, Warnings: 8
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:29:36 on Oct 26,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Too few port connections. Expected 38, found 33.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'local_ready'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'state'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'flash_data'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'flash_empty'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'local_init_done'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34328 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 1 ns
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 14:30:37 on Oct 26,2016, Elapsed time: 0:01:01
# Errors: 0, Warnings: 8
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:30:37 on Oct 26,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Too few port connections. Expected 38, found 33.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'local_ready'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'state'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'flash_data'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'flash_empty'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'local_init_done'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34330 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 542976318 ps
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 15:20:37 on Oct 26,2016, Elapsed time: 0:50:00
# Errors: 0, Warnings: 8
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 15:20:37 on Oct 26,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Too few port connections. Expected 38, found 33.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'local_ready'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'state'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'flash_data'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'flash_empty'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'local_init_done'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34324 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 11913661 ps
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 15:22:07 on Oct 26,2016, Elapsed time: 0:01:30
# Errors: 0, Warnings: 8
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 15:22:07 on Oct 26,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Too few port connections. Expected 38, found 33.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'local_ready'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'state'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'flash_data'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'flash_empty'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'local_init_done'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34325 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 5177876 ps
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 15:22:56 on Oct 26,2016, Elapsed time: 0:00:49
# Errors: 0, Warnings: 8
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 15:22:56 on Oct 26,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Too few port connections. Expected 38, found 33.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'local_ready'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'state'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'flash_data'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'flash_empty'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'local_init_done'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34325 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 7162305 ps
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 15:28:17 on Oct 26,2016, Elapsed time: 0:05:21
# Errors: 0, Warnings: 8
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 15:28:17 on Oct 26,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(249): [TFMPC] - Too few port connections. Expected 38, found 33.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(249): [TFMPC] - Missing connection for port 'local_ready'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(249): [TFMPC] - Missing connection for port 'state'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(249): [TFMPC] - Missing connection for port 'flash_data'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(249): [TFMPC] - Missing connection for port 'flash_empty'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(249): [TFMPC] - Missing connection for port 'local_init_done'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34327 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 5761366 ps
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 15:29:47 on Oct 26,2016, Elapsed time: 0:01:30
# Errors: 0, Warnings: 8
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 15:29:47 on Oct 26,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Too few port connections. Expected 38, found 33.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'local_ready'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'state'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'flash_data'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'flash_empty'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'local_init_done'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34325 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 248321656 ps
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 15:48:27 on Oct 26,2016, Elapsed time: 0:18:40
# Errors: 0, Warnings: 8
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 15:48:27 on Oct 26,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Too few port connections. Expected 38, found 33.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'local_ready'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'state'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'flash_data'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'flash_empty'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'local_init_done'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34325 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 280313956 ps
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 16:08:43 on Oct 26,2016, Elapsed time: 0:20:16
# Errors: 0, Warnings: 8
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 16:08:43 on Oct 26,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Too few port connections. Expected 38, found 33.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'local_ready'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'state'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'flash_data'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'flash_empty'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'local_init_done'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34325 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# Break key hit
# Break in Module MF_cycloneiii_pll at /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v line 16875
# Error opening /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# Path name '/build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v' doesn't exist.
# 0 ps
# 255310426 ps
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 16:31:59 on Oct 26,2016, Elapsed time: 0:23:16
# Errors: 1, Warnings: 8
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 16:31:59 on Oct 26,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Too few port connections. Expected 38, found 33.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'local_ready'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'state'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'flash_data'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'flash_empty'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'local_init_done'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34324 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 1 ns
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 16:32:26 on Oct 26,2016, Elapsed time: 0:00:27
# Errors: 0, Warnings: 8
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 16:32:26 on Oct 26,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Too few port connections. Expected 38, found 33.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'local_ready'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'state'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'flash_data'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'flash_empty'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'local_init_done'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34323 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 1891025 ps
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 16:33:15 on Oct 26,2016, Elapsed time: 0:00:49
# Errors: 0, Warnings: 8
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 16:33:15 on Oct 26,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Too few port connections. Expected 38, found 33.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'local_ready'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'state'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'flash_data'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'flash_empty'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'local_init_done'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34324 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 263431647 ps
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 16:52:43 on Oct 26,2016, Elapsed time: 0:19:28
# Errors: 0, Warnings: 8
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 16:52:43 on Oct 26,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Too few port connections. Expected 38, found 33.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'local_ready'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'state'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'flash_data'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'flash_empty'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'local_init_done'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34325 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 255984963 ps
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 17:11:14 on Oct 26,2016, Elapsed time: 0:18:31
# Errors: 0, Warnings: 8
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 17:11:14 on Oct 26,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Too few port connections. Expected 38, found 33.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'local_ready'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'state'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'flash_data'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'flash_empty'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'local_init_done'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34326 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 322397393 ps
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 17:34:11 on Oct 26,2016, Elapsed time: 0:22:57
# Errors: 0, Warnings: 8
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 17:34:11 on Oct 26,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Too few port connections. Expected 38, found 33.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'local_ready'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'state'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'flash_data'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'flash_empty'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(246): [TFMPC] - Missing connection for port 'local_init_done'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34326 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 424117446 ps
# End time: 18:03:26 on Oct 26,2016, Elapsed time: 0:29:15
# Errors: 0, Warnings: 8
