// Seed: 106951755
module module_0 (
    input uwire id_0,
    output tri0 id_1,
    input tri0 id_2,
    input uwire id_3,
    input supply1 id_4
    , id_8,
    output uwire id_5,
    output tri id_6
);
  wire [1 : -1] id_9;
  assign id_6 = id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd66
) (
    output uwire id_0,
    input wand id_1,
    output supply1 _id_2,
    output wand id_3,
    output supply1 id_4,
    input tri id_5,
    input wire id_6
);
  logic [id_2  !=  -1 : 1] id_8;
  ;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_6,
      id_1,
      id_6,
      id_0,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
