Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Oct 28 03:21:10 2023
| Host         : BAYERNchampions running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file up_timing_summary_routed.rpt -pb up_timing_summary_routed.pb -rpx up_timing_summary_routed.rpx -warn_on_violation
| Design       : up
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   10          inf        0.000                      0                   10           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.089ns  (logic 3.261ns (64.089%)  route 1.827ns (35.911%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  FSM_sequential_state_reg[1]/Q
                         net (fo=2, routed)           1.827     2.246    state_OBUF[1]
    AB12                 OBUF (Prop_obuf_I_O)         2.842     5.089 r  state_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.089    state[1]
    AB12                                                              r  state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.791ns  (logic 3.107ns (64.866%)  route 1.683ns (35.134%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  FSM_sequential_state_reg[0]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_sequential_state_reg[0]/Q
                         net (fo=3, routed)           1.683     2.139    state_OBUF[0]
    Y12                  OBUF (Prop_obuf_I_O)         2.651     4.791 r  state_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.791    state[0]
    Y12                                                               r  state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_sequential_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.062ns  (logic 1.105ns (36.079%)  route 1.957ns (63.921%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA11                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AA11                 IBUF (Prop_ibuf_I_O)         0.981     0.981 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.376     2.357    rst_IBUF
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.124     2.481 f  FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           0.581     3.062    FSM_sequential_state[1]_i_2_n_0
    SLICE_X0Y13          FDCE                                         f  FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_sequential_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.062ns  (logic 1.105ns (36.079%)  route 1.957ns (63.921%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA11                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AA11                 IBUF (Prop_ibuf_I_O)         0.981     0.981 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.376     2.357    rst_IBUF
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.124     2.481 f  FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           0.581     3.062    FSM_sequential_state[1]_i_2_n_0
    SLICE_X0Y13          FDCE                                         f  FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_reg_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.062ns  (logic 1.105ns (36.079%)  route 1.957ns (63.921%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA11                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AA11                 IBUF (Prop_ibuf_I_O)         0.981     0.981 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.376     2.357    rst_IBUF
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.124     2.481 f  FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           0.581     3.062    FSM_sequential_state[1]_i_2_n_0
    SLICE_X0Y13          FDCE                                         f  x_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_trig_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.062ns  (logic 1.105ns (36.079%)  route 1.957ns (63.921%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA11                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AA11                 IBUF (Prop_ibuf_I_O)         0.981     0.981 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.376     2.357    rst_IBUF
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.124     2.481 f  FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           0.581     3.062    FSM_sequential_state[1]_i_2_n_0
    SLICE_X0Y13          FDCE                                         f  x_trig_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            x_trig_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.183ns  (logic 1.108ns (50.775%)  route 1.074ns (49.225%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    Y13                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  x_IBUF_inst/O
                         net (fo=2, routed)           1.074     2.059    x_IBUF
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.124     2.183 r  x_trig_i_1/O
                         net (fo=1, routed)           0.000     2.183    x_trig_i_1_n_0
    SLICE_X0Y13          FDCE                                         r  x_trig_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            x_reg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.940ns  (logic 0.984ns (50.736%)  route 0.956ns (49.264%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    Y13                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  x_IBUF_inst/O
                         net (fo=2, routed)           0.956     1.940    x_IBUF
    SLICE_X0Y13          FDCE                                         r  x_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_trig_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.266ns  (logic 0.608ns (48.028%)  route 0.658ns (51.972%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  x_trig_reg/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  x_trig_reg/Q
                         net (fo=2, routed)           0.658     1.114    x_trig
    SLICE_X0Y13          LUT3 (Prop_lut3_I1_O)        0.152     1.266 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.266    state__0[1]
    SLICE_X0Y13          FDCE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_trig_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.238ns  (logic 0.580ns (46.852%)  route 0.658ns (53.148%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  x_trig_reg/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  x_trig_reg/Q
                         net (fo=2, routed)           0.658     1.114    x_trig
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.124     1.238 r  FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.238    state__0[0]
    SLICE_X0Y13          FDCE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  FSM_sequential_state_reg[0]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[0]/Q
                         net (fo=3, routed)           0.185     0.326    state_OBUF[0]
    SLICE_X0Y13          LUT3 (Prop_lut3_I2_O)        0.042     0.368 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.368    state__0[1]
    SLICE_X0Y13          FDCE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  FSM_sequential_state_reg[0]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[0]/Q
                         net (fo=3, routed)           0.185     0.326    state_OBUF[0]
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.045     0.371 r  FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.371    state__0[0]
    SLICE_X0Y13          FDCE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_trig_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.226ns (49.770%)  route 0.228ns (50.230%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  x_reg_reg/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.128     0.128 f  x_reg_reg/Q
                         net (fo=1, routed)           0.228     0.356    x_reg
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.098     0.454 r  x_trig_i_1/O
                         net (fo=1, routed)           0.000     0.454    x_trig_i_1_n_0
    SLICE_X0Y13          FDCE                                         r  x_trig_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            x_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.580ns  (logic 0.213ns (36.730%)  route 0.367ns (63.270%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    Y13                  IBUF (Prop_ibuf_I_O)         0.213     0.213 r  x_IBUF_inst/O
                         net (fo=2, routed)           0.367     0.580    x_IBUF
    SLICE_X0Y13          FDCE                                         r  x_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_sequential_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.254ns (26.429%)  route 0.708ns (73.571%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA11                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AA11                 IBUF (Prop_ibuf_I_O)         0.209     0.209 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.524     0.734    rst_IBUF
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.045     0.779 f  FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           0.184     0.963    FSM_sequential_state[1]_i_2_n_0
    SLICE_X0Y13          FDCE                                         f  FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_sequential_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.254ns (26.429%)  route 0.708ns (73.571%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA11                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AA11                 IBUF (Prop_ibuf_I_O)         0.209     0.209 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.524     0.734    rst_IBUF
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.045     0.779 f  FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           0.184     0.963    FSM_sequential_state[1]_i_2_n_0
    SLICE_X0Y13          FDCE                                         f  FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_reg_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.254ns (26.429%)  route 0.708ns (73.571%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA11                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AA11                 IBUF (Prop_ibuf_I_O)         0.209     0.209 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.524     0.734    rst_IBUF
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.045     0.779 f  FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           0.184     0.963    FSM_sequential_state[1]_i_2_n_0
    SLICE_X0Y13          FDCE                                         f  x_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_trig_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.254ns (26.429%)  route 0.708ns (73.571%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA11                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AA11                 IBUF (Prop_ibuf_I_O)         0.209     0.209 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.524     0.734    rst_IBUF
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.045     0.779 f  FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           0.184     0.963    FSM_sequential_state[1]_i_2_n_0
    SLICE_X0Y13          FDCE                                         f  x_trig_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.643ns  (logic 1.309ns (79.667%)  route 0.334ns (20.333%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  FSM_sequential_state_reg[0]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[0]/Q
                         net (fo=3, routed)           0.334     0.475    state_OBUF[0]
    Y12                  OBUF (Prop_obuf_I_O)         1.168     1.643 r  state_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.643    state[0]
    Y12                                                               r  state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.774ns  (logic 1.366ns (76.981%)  route 0.408ns (23.019%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  FSM_sequential_state_reg[1]/Q
                         net (fo=2, routed)           0.408     0.536    state_OBUF[1]
    AB12                 OBUF (Prop_obuf_I_O)         1.238     1.774 r  state_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.774    state[1]
    AB12                                                              r  state[1] (OUT)
  -------------------------------------------------------------------    -------------------





