Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Aug 28 18:03:27 2017
| Host         : DESKTOP-VK82MLB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file LBOx2_timing_summary_routed.rpt -rpx LBOx2_timing_summary_routed.rpx
| Design       : LBOx2
| Device       : 7k160t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 41 register/latch pins with no clock driven by root clock pin: ADC/LTC2195_SPI_inst/spi_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ADC/hzClk/div_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC/spi_data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC/spi_data_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC/spi_data_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ADC/spi_trigger_reg/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: DAC0/AD_9783_SPI_inst/spi_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DAC0/spi_data_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC0/spi_data_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DAC0/spi_data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC0/spi_data_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: DAC0/spi_trigger_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: DAC1/AD_9783_SPI_inst/spi_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC1/spi_trigger_reg/Q (HIGH)

 There are 458 register/latch pins with no clock driven by root clock pin: new_param_deser1/deser_clk_origin/div_clk_reg/Q (HIGH)

 There are 596 register/latch pins with no clock driven by root clock pin: new_param_deser1/on_in_reg/Q (HIGH)

 There are 458 register/latch pins with no clock driven by root clock pin: new_param_deser2/deser_clk_origin/div_clk_reg/Q (HIGH)

 There are 596 register/latch pins with no clock driven by root clock pin: new_param_deser2/on_in_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: startup_reset/rst_in_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4797 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 51 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.075        0.000                      0                 3359       -0.175       -0.296                      2                 3359       -0.350       -0.350                       1                  2023  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk                       {0.000 5.000}        10.000          100.000         
  MMCME2_BASE_inst_n_2    {0.000 2.500}        5.000           200.000         
  MMCME2_BASE_inst_n_2_1  {0.000 2.500}        5.000           200.000         
  clkDLYi                 {0.625 3.125}        5.000           200.000         
  clkENC_int              {0.000 5.000}        10.000          100.000         
  clkFB                   {0.000 5.000}        10.000          100.000         
  clkFB_1                 {0.000 5.000}        10.000          100.000         
  clkFB_2                 {0.000 5.000}        10.000          100.000         
  clk_div_int             {0.000 5.000}        10.000          100.000         
  clk_int                 {0.000 0.625}        1.250           800.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                             0.490        0.000                      0                 2798        0.080        0.000                      0                 2798        3.000        0.000                       0                  1874  
  MMCME2_BASE_inst_n_2          0.471        0.000                      0                   32        0.653        0.000                      0                   32        2.100        0.000                       0                    51  
  MMCME2_BASE_inst_n_2_1        0.231        0.000                      0                   32        0.311        0.000                      0                   32        2.150        0.000                       0                    51  
  clkDLYi                                                                                                                                                                   3.400        0.000                       0                     3  
  clkENC_int                                                                                                                                                                8.400        0.000                       0                     3  
  clkFB                                                                                                                                                                     8.751        0.000                       0                     2  
  clkFB_1                                                                                                                                                                   8.751        0.000                       0                     2  
  clkFB_2                                                                                                                                                                   8.751        0.000                       0                     2  
  clk_div_int                   5.797        0.000                      0                   13        0.173        0.000                      0                   13        4.600        0.000                       0                    15  
  clk_int                                                                                                                                                                  -0.350       -0.350                       1                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_div_int             clk                           2.897        0.000                      0                  312        1.159        0.000                      0                  312  
clk                     MMCME2_BASE_inst_n_2          0.306        0.000                      0                   32       -0.175       -0.296                      2                   32  
clk                     MMCME2_BASE_inst_n_2_1        0.075        0.000                      0                   32        0.084        0.000                      0                   32  
clk                     clk_div_int                   6.627        0.000                      0                   13        0.059        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      5.130        0.000                      0                   98        0.725        0.000                      0                   98  
**async_default**  clk                clkENC_int               2.277        0.000                      0                    1        0.713        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 a1_2_PD_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/yNew1__0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.758ns  (logic 6.372ns (72.754%)  route 2.386ns (27.246%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 14.222 - 10.000 ) 
    Source Clock Delay      (SCD):    4.672ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.794     4.672    clk_in
    SLICE_X42Y49         FDRE                                         r  a1_2_PD_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.308     4.980 r  a1_2_PD_reg[18]/Q
                         net (fo=2, routed)           0.505     5.485    LBO2/PD/Q[18]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      3.421     8.906 r  LBO2/PD/yNew1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.906    LBO2/PD/yNew1_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.286    10.192 r  LBO2/PD/yNew1__0/P[2]
                         net (fo=1, routed)           0.843    11.035    LBO2/PD/yNew1__0_n_103
    SLICE_X43Y49         LUT2 (Prop_lut2_I1_O)        0.053    11.088 r  LBO2/PD/yNew1_i_39/O
                         net (fo=1, routed)           0.000    11.088    LBO2/PD/yNew1_i_39_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.401 r  LBO2/PD/yNew1_i_11/CO[3]
                         net (fo=1, routed)           0.001    11.401    LBO2/PD/yNew1_i_11_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    11.540 r  LBO2/PD/yNew1_i_6/O[0]
                         net (fo=2, routed)           0.472    12.013    LBO2/PD/yNew1__0__0[40]
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.155    12.168 r  LBO2/PD/yNew1_i_10/O
                         net (fo=1, routed)           0.000    12.168    LBO2/PD/yNew1_i_10_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    12.465 r  LBO2/PD/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.465    LBO2/PD/yNew1_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.525 r  LBO2/PD/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.525    LBO2/PD/yNew1__0_i_5_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.585 r  LBO2/PD/yNew1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.585    LBO2/PD/yNew1__0_i_4_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.645 r  LBO2/PD/yNew1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.645    LBO2/PD/yNew1__0_i_3_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    12.865 r  LBO2/PD/yNew1__0_i_2/O[1]
                         net (fo=3, routed)           0.565    13.430    LBO2/PD/yNew0[15]
    DSP48_X2Y22          DSP48E1                                      r  LBO2/PD/yNew1__0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.548    14.222    LBO2/PD/clk_in
    DSP48_X2Y22          DSP48E1                                      r  LBO2/PD/yNew1__0/CLK
                         clock pessimism              0.216    14.438    
                         clock uncertainty           -0.035    14.403    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.483    13.920    LBO2/PD/yNew1__0
  -------------------------------------------------------------------
                         required time                         13.920    
                         arrival time                         -13.430    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 a1_2_PD_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/yNew1__0/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.710ns  (logic 6.333ns (72.706%)  route 2.377ns (27.294%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 14.222 - 10.000 ) 
    Source Clock Delay      (SCD):    4.672ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.794     4.672    clk_in
    SLICE_X42Y49         FDRE                                         r  a1_2_PD_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.308     4.980 r  a1_2_PD_reg[18]/Q
                         net (fo=2, routed)           0.505     5.485    LBO2/PD/Q[18]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      3.421     8.906 r  LBO2/PD/yNew1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.906    LBO2/PD/yNew1_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.286    10.192 r  LBO2/PD/yNew1__0/P[2]
                         net (fo=1, routed)           0.843    11.035    LBO2/PD/yNew1__0_n_103
    SLICE_X43Y49         LUT2 (Prop_lut2_I1_O)        0.053    11.088 r  LBO2/PD/yNew1_i_39/O
                         net (fo=1, routed)           0.000    11.088    LBO2/PD/yNew1_i_39_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.401 r  LBO2/PD/yNew1_i_11/CO[3]
                         net (fo=1, routed)           0.001    11.401    LBO2/PD/yNew1_i_11_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    11.540 r  LBO2/PD/yNew1_i_6/O[0]
                         net (fo=2, routed)           0.472    12.013    LBO2/PD/yNew1__0__0[40]
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.155    12.168 r  LBO2/PD/yNew1_i_10/O
                         net (fo=1, routed)           0.000    12.168    LBO2/PD/yNew1_i_10_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    12.465 r  LBO2/PD/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.465    LBO2/PD/yNew1_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.525 r  LBO2/PD/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.525    LBO2/PD/yNew1__0_i_5_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.585 r  LBO2/PD/yNew1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.585    LBO2/PD/yNew1__0_i_4_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.645 r  LBO2/PD/yNew1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.645    LBO2/PD/yNew1__0_i_3_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    12.826 r  LBO2/PD/yNew1__0_i_2/O[3]
                         net (fo=2, routed)           0.556    13.382    LBO2/PD/B[16]
    DSP48_X2Y22          DSP48E1                                      r  LBO2/PD/yNew1__0/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.548    14.222    LBO2/PD/clk_in
    DSP48_X2Y22          DSP48E1                                      r  LBO2/PD/yNew1__0/CLK
                         clock pessimism              0.216    14.438    
                         clock uncertainty           -0.035    14.403    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.470    13.933    LBO2/PD/yNew1__0
  -------------------------------------------------------------------
                         required time                         13.933    
                         arrival time                         -13.382    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 a1_2_PD_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/yNew1__0/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.679ns  (logic 6.347ns (73.134%)  route 2.332ns (26.866%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 14.222 - 10.000 ) 
    Source Clock Delay      (SCD):    4.672ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.794     4.672    clk_in
    SLICE_X42Y49         FDRE                                         r  a1_2_PD_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.308     4.980 r  a1_2_PD_reg[18]/Q
                         net (fo=2, routed)           0.505     5.485    LBO2/PD/Q[18]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      3.421     8.906 r  LBO2/PD/yNew1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.906    LBO2/PD/yNew1_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.286    10.192 r  LBO2/PD/yNew1__0/P[2]
                         net (fo=1, routed)           0.843    11.035    LBO2/PD/yNew1__0_n_103
    SLICE_X43Y49         LUT2 (Prop_lut2_I1_O)        0.053    11.088 r  LBO2/PD/yNew1_i_39/O
                         net (fo=1, routed)           0.000    11.088    LBO2/PD/yNew1_i_39_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.401 r  LBO2/PD/yNew1_i_11/CO[3]
                         net (fo=1, routed)           0.001    11.401    LBO2/PD/yNew1_i_11_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    11.540 r  LBO2/PD/yNew1_i_6/O[0]
                         net (fo=2, routed)           0.472    12.013    LBO2/PD/yNew1__0__0[40]
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.155    12.168 r  LBO2/PD/yNew1_i_10/O
                         net (fo=1, routed)           0.000    12.168    LBO2/PD/yNew1_i_10_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    12.465 r  LBO2/PD/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.465    LBO2/PD/yNew1_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.525 r  LBO2/PD/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.525    LBO2/PD/yNew1__0_i_5_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.585 r  LBO2/PD/yNew1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.585    LBO2/PD/yNew1__0_i_4_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.645 r  LBO2/PD/yNew1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.645    LBO2/PD/yNew1__0_i_3_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.705 r  LBO2/PD/yNew1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.705    LBO2/PD/yNew1__0_i_2_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    12.840 r  LBO2/PD/yNew1__0_i_1/O[0]
                         net (fo=2, routed)           0.511    13.350    LBO2/PD/B[17]
    DSP48_X2Y22          DSP48E1                                      r  LBO2/PD/yNew1__0/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.548    14.222    LBO2/PD/clk_in
    DSP48_X2Y22          DSP48E1                                      r  LBO2/PD/yNew1__0/CLK
                         clock pessimism              0.216    14.438    
                         clock uncertainty           -0.035    14.403    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.481    13.922    LBO2/PD/yNew1__0
  -------------------------------------------------------------------
                         required time                         13.922    
                         arrival time                         -13.350    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 a1_2_PD_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/yNew1__0/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.660ns  (logic 6.312ns (72.890%)  route 2.348ns (27.110%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 14.222 - 10.000 ) 
    Source Clock Delay      (SCD):    4.672ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.794     4.672    clk_in
    SLICE_X42Y49         FDRE                                         r  a1_2_PD_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.308     4.980 r  a1_2_PD_reg[18]/Q
                         net (fo=2, routed)           0.505     5.485    LBO2/PD/Q[18]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      3.421     8.906 r  LBO2/PD/yNew1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.906    LBO2/PD/yNew1_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.286    10.192 r  LBO2/PD/yNew1__0/P[2]
                         net (fo=1, routed)           0.843    11.035    LBO2/PD/yNew1__0_n_103
    SLICE_X43Y49         LUT2 (Prop_lut2_I1_O)        0.053    11.088 r  LBO2/PD/yNew1_i_39/O
                         net (fo=1, routed)           0.000    11.088    LBO2/PD/yNew1_i_39_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.401 r  LBO2/PD/yNew1_i_11/CO[3]
                         net (fo=1, routed)           0.001    11.401    LBO2/PD/yNew1_i_11_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    11.540 r  LBO2/PD/yNew1_i_6/O[0]
                         net (fo=2, routed)           0.472    12.013    LBO2/PD/yNew1__0__0[40]
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.155    12.168 r  LBO2/PD/yNew1_i_10/O
                         net (fo=1, routed)           0.000    12.168    LBO2/PD/yNew1_i_10_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    12.465 r  LBO2/PD/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.465    LBO2/PD/yNew1_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.525 r  LBO2/PD/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.525    LBO2/PD/yNew1__0_i_5_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.585 r  LBO2/PD/yNew1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.585    LBO2/PD/yNew1__0_i_4_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    12.805 r  LBO2/PD/yNew1__0_i_3/O[1]
                         net (fo=3, routed)           0.527    13.331    LBO2/PD/yNew0[11]
    DSP48_X2Y22          DSP48E1                                      r  LBO2/PD/yNew1__0/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.548    14.222    LBO2/PD/clk_in
    DSP48_X2Y22          DSP48E1                                      r  LBO2/PD/yNew1__0/CLK
                         clock pessimism              0.216    14.438    
                         clock uncertainty           -0.035    14.403    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.483    13.920    LBO2/PD/yNew1__0
  -------------------------------------------------------------------
                         required time                         13.920    
                         arrival time                         -13.331    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 a1_2_PD_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/yNew1__0/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.658ns  (logic 6.281ns (72.542%)  route 2.377ns (27.458%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 14.222 - 10.000 ) 
    Source Clock Delay      (SCD):    4.672ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.794     4.672    clk_in
    SLICE_X42Y49         FDRE                                         r  a1_2_PD_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.308     4.980 r  a1_2_PD_reg[18]/Q
                         net (fo=2, routed)           0.505     5.485    LBO2/PD/Q[18]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      3.421     8.906 r  LBO2/PD/yNew1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.906    LBO2/PD/yNew1_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.286    10.192 r  LBO2/PD/yNew1__0/P[2]
                         net (fo=1, routed)           0.843    11.035    LBO2/PD/yNew1__0_n_103
    SLICE_X43Y49         LUT2 (Prop_lut2_I1_O)        0.053    11.088 r  LBO2/PD/yNew1_i_39/O
                         net (fo=1, routed)           0.000    11.088    LBO2/PD/yNew1_i_39_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.401 r  LBO2/PD/yNew1_i_11/CO[3]
                         net (fo=1, routed)           0.001    11.401    LBO2/PD/yNew1_i_11_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    11.540 r  LBO2/PD/yNew1_i_6/O[0]
                         net (fo=2, routed)           0.472    12.013    LBO2/PD/yNew1__0__0[40]
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.155    12.168 r  LBO2/PD/yNew1_i_10/O
                         net (fo=1, routed)           0.000    12.168    LBO2/PD/yNew1_i_10_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    12.465 r  LBO2/PD/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.465    LBO2/PD/yNew1_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.525 r  LBO2/PD/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.525    LBO2/PD/yNew1__0_i_5_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.585 r  LBO2/PD/yNew1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.585    LBO2/PD/yNew1__0_i_4_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189    12.774 r  LBO2/PD/yNew1__0_i_3/O[3]
                         net (fo=3, routed)           0.556    13.330    LBO2/PD/yNew0[13]
    DSP48_X2Y22          DSP48E1                                      r  LBO2/PD/yNew1__0/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.548    14.222    LBO2/PD/clk_in
    DSP48_X2Y22          DSP48E1                                      r  LBO2/PD/yNew1__0/CLK
                         clock pessimism              0.216    14.438    
                         clock uncertainty           -0.035    14.403    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.470    13.933    LBO2/PD/yNew1__0
  -------------------------------------------------------------------
                         required time                         13.933    
                         arrival time                         -13.330    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 a1_2_PD_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/yNew1__0/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.626ns  (logic 6.294ns (72.969%)  route 2.332ns (27.031%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 14.222 - 10.000 ) 
    Source Clock Delay      (SCD):    4.672ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.794     4.672    clk_in
    SLICE_X42Y49         FDRE                                         r  a1_2_PD_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.308     4.980 r  a1_2_PD_reg[18]/Q
                         net (fo=2, routed)           0.505     5.485    LBO2/PD/Q[18]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      3.421     8.906 r  LBO2/PD/yNew1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.906    LBO2/PD/yNew1_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.286    10.192 r  LBO2/PD/yNew1__0/P[2]
                         net (fo=1, routed)           0.843    11.035    LBO2/PD/yNew1__0_n_103
    SLICE_X43Y49         LUT2 (Prop_lut2_I1_O)        0.053    11.088 r  LBO2/PD/yNew1_i_39/O
                         net (fo=1, routed)           0.000    11.088    LBO2/PD/yNew1_i_39_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.401 r  LBO2/PD/yNew1_i_11/CO[3]
                         net (fo=1, routed)           0.001    11.401    LBO2/PD/yNew1_i_11_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    11.540 r  LBO2/PD/yNew1_i_6/O[0]
                         net (fo=2, routed)           0.472    12.013    LBO2/PD/yNew1__0__0[40]
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.155    12.168 r  LBO2/PD/yNew1_i_10/O
                         net (fo=1, routed)           0.000    12.168    LBO2/PD/yNew1_i_10_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    12.465 r  LBO2/PD/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.465    LBO2/PD/yNew1_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.525 r  LBO2/PD/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.525    LBO2/PD/yNew1__0_i_5_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.585 r  LBO2/PD/yNew1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.585    LBO2/PD/yNew1__0_i_4_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.645 r  LBO2/PD/yNew1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.645    LBO2/PD/yNew1__0_i_3_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.142    12.787 r  LBO2/PD/yNew1__0_i_2/O[0]
                         net (fo=3, routed)           0.511    13.297    LBO2/PD/yNew0[14]
    DSP48_X2Y22          DSP48E1                                      r  LBO2/PD/yNew1__0/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.548    14.222    LBO2/PD/clk_in
    DSP48_X2Y22          DSP48E1                                      r  LBO2/PD/yNew1__0/CLK
                         clock pessimism              0.216    14.438    
                         clock uncertainty           -0.035    14.403    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.481    13.922    LBO2/PD/yNew1__0
  -------------------------------------------------------------------
                         required time                         13.922    
                         arrival time                         -13.297    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 a1_2_PD_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/yNew1__2/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.869ns  (logic 6.372ns (71.849%)  route 2.497ns (28.151%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.416ns = ( 14.416 - 10.000 ) 
    Source Clock Delay      (SCD):    4.672ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.794     4.672    clk_in
    SLICE_X42Y49         FDRE                                         r  a1_2_PD_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.308     4.980 r  a1_2_PD_reg[18]/Q
                         net (fo=2, routed)           0.505     5.485    LBO2/PD/Q[18]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      3.421     8.906 r  LBO2/PD/yNew1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.906    LBO2/PD/yNew1_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.286    10.192 r  LBO2/PD/yNew1__0/P[2]
                         net (fo=1, routed)           0.843    11.035    LBO2/PD/yNew1__0_n_103
    SLICE_X43Y49         LUT2 (Prop_lut2_I1_O)        0.053    11.088 r  LBO2/PD/yNew1_i_39/O
                         net (fo=1, routed)           0.000    11.088    LBO2/PD/yNew1_i_39_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.401 r  LBO2/PD/yNew1_i_11/CO[3]
                         net (fo=1, routed)           0.001    11.401    LBO2/PD/yNew1_i_11_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    11.540 r  LBO2/PD/yNew1_i_6/O[0]
                         net (fo=2, routed)           0.472    12.013    LBO2/PD/yNew1__0__0[40]
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.155    12.168 r  LBO2/PD/yNew1_i_10/O
                         net (fo=1, routed)           0.000    12.168    LBO2/PD/yNew1_i_10_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    12.465 r  LBO2/PD/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.465    LBO2/PD/yNew1_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.525 r  LBO2/PD/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.525    LBO2/PD/yNew1__0_i_5_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.585 r  LBO2/PD/yNew1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.585    LBO2/PD/yNew1__0_i_4_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.645 r  LBO2/PD/yNew1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.645    LBO2/PD/yNew1__0_i_3_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    12.865 r  LBO2/PD/yNew1__0_i_2/O[1]
                         net (fo=3, routed)           0.676    13.540    LBO2/PD/yNew0[15]
    DSP48_X2Y18          DSP48E1                                      r  LBO2/PD/yNew1__2/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.742    14.416    LBO2/PD/clk_in
    DSP48_X2Y18          DSP48E1                                      r  LBO2/PD/yNew1__2/CLK
                         clock pessimism              0.297    14.713    
                         clock uncertainty           -0.035    14.678    
    DSP48_X2Y18          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.483    14.195    LBO2/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                         -13.540    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 a1_2_PD_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/yNew1__0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 6.252ns (72.822%)  route 2.333ns (27.178%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 14.222 - 10.000 ) 
    Source Clock Delay      (SCD):    4.672ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.794     4.672    clk_in
    SLICE_X42Y49         FDRE                                         r  a1_2_PD_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.308     4.980 r  a1_2_PD_reg[18]/Q
                         net (fo=2, routed)           0.505     5.485    LBO2/PD/Q[18]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      3.421     8.906 r  LBO2/PD/yNew1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.906    LBO2/PD/yNew1_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.286    10.192 r  LBO2/PD/yNew1__0/P[2]
                         net (fo=1, routed)           0.843    11.035    LBO2/PD/yNew1__0_n_103
    SLICE_X43Y49         LUT2 (Prop_lut2_I1_O)        0.053    11.088 r  LBO2/PD/yNew1_i_39/O
                         net (fo=1, routed)           0.000    11.088    LBO2/PD/yNew1_i_39_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.401 r  LBO2/PD/yNew1_i_11/CO[3]
                         net (fo=1, routed)           0.001    11.401    LBO2/PD/yNew1_i_11_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    11.540 r  LBO2/PD/yNew1_i_6/O[0]
                         net (fo=2, routed)           0.472    12.013    LBO2/PD/yNew1__0__0[40]
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.155    12.168 r  LBO2/PD/yNew1_i_10/O
                         net (fo=1, routed)           0.000    12.168    LBO2/PD/yNew1_i_10_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    12.465 r  LBO2/PD/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.465    LBO2/PD/yNew1_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.525 r  LBO2/PD/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.525    LBO2/PD/yNew1__0_i_5_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    12.745 r  LBO2/PD/yNew1__0_i_4/O[1]
                         net (fo=3, routed)           0.512    13.257    LBO2/PD/yNew0[7]
    DSP48_X2Y22          DSP48E1                                      r  LBO2/PD/yNew1__0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.548    14.222    LBO2/PD/clk_in
    DSP48_X2Y22          DSP48E1                                      r  LBO2/PD/yNew1__0/CLK
                         clock pessimism              0.216    14.438    
                         clock uncertainty           -0.035    14.403    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.483    13.920    LBO2/PD/yNew1__0
  -------------------------------------------------------------------
                         required time                         13.920    
                         arrival time                         -13.257    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 a1_2_PD_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/yNew1__0/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.587ns  (logic 6.237ns (72.636%)  route 2.350ns (27.364%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 14.222 - 10.000 ) 
    Source Clock Delay      (SCD):    4.672ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.794     4.672    clk_in
    SLICE_X42Y49         FDRE                                         r  a1_2_PD_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.308     4.980 r  a1_2_PD_reg[18]/Q
                         net (fo=2, routed)           0.505     5.485    LBO2/PD/Q[18]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      3.421     8.906 r  LBO2/PD/yNew1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.906    LBO2/PD/yNew1_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.286    10.192 r  LBO2/PD/yNew1__0/P[2]
                         net (fo=1, routed)           0.843    11.035    LBO2/PD/yNew1__0_n_103
    SLICE_X43Y49         LUT2 (Prop_lut2_I1_O)        0.053    11.088 r  LBO2/PD/yNew1_i_39/O
                         net (fo=1, routed)           0.000    11.088    LBO2/PD/yNew1_i_39_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.401 r  LBO2/PD/yNew1_i_11/CO[3]
                         net (fo=1, routed)           0.001    11.401    LBO2/PD/yNew1_i_11_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    11.540 r  LBO2/PD/yNew1_i_6/O[0]
                         net (fo=2, routed)           0.472    12.013    LBO2/PD/yNew1__0__0[40]
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.155    12.168 r  LBO2/PD/yNew1_i_10/O
                         net (fo=1, routed)           0.000    12.168    LBO2/PD/yNew1_i_10_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    12.465 r  LBO2/PD/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.465    LBO2/PD/yNew1_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.525 r  LBO2/PD/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.525    LBO2/PD/yNew1__0_i_5_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.585 r  LBO2/PD/yNew1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.585    LBO2/PD/yNew1__0_i_4_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.145    12.730 r  LBO2/PD/yNew1__0_i_3/O[2]
                         net (fo=3, routed)           0.529    13.258    LBO2/PD/yNew0[12]
    DSP48_X2Y22          DSP48E1                                      r  LBO2/PD/yNew1__0/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.548    14.222    LBO2/PD/clk_in
    DSP48_X2Y22          DSP48E1                                      r  LBO2/PD/yNew1__0/CLK
                         clock pessimism              0.216    14.438    
                         clock uncertainty           -0.035    14.403    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.480    13.923    LBO2/PD/yNew1__0
  -------------------------------------------------------------------
                         required time                         13.923    
                         arrival time                         -13.258    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 a1_2_PD_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/yNew1__0/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.593ns  (logic 6.221ns (72.394%)  route 2.372ns (27.606%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 14.222 - 10.000 ) 
    Source Clock Delay      (SCD):    4.672ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.794     4.672    clk_in
    SLICE_X42Y49         FDRE                                         r  a1_2_PD_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.308     4.980 r  a1_2_PD_reg[18]/Q
                         net (fo=2, routed)           0.505     5.485    LBO2/PD/Q[18]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      3.421     8.906 r  LBO2/PD/yNew1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.906    LBO2/PD/yNew1_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.286    10.192 r  LBO2/PD/yNew1__0/P[2]
                         net (fo=1, routed)           0.843    11.035    LBO2/PD/yNew1__0_n_103
    SLICE_X43Y49         LUT2 (Prop_lut2_I1_O)        0.053    11.088 r  LBO2/PD/yNew1_i_39/O
                         net (fo=1, routed)           0.000    11.088    LBO2/PD/yNew1_i_39_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.401 r  LBO2/PD/yNew1_i_11/CO[3]
                         net (fo=1, routed)           0.001    11.401    LBO2/PD/yNew1_i_11_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    11.540 r  LBO2/PD/yNew1_i_6/O[0]
                         net (fo=2, routed)           0.472    12.013    LBO2/PD/yNew1__0__0[40]
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.155    12.168 r  LBO2/PD/yNew1_i_10/O
                         net (fo=1, routed)           0.000    12.168    LBO2/PD/yNew1_i_10_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    12.465 r  LBO2/PD/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.465    LBO2/PD/yNew1_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.525 r  LBO2/PD/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.525    LBO2/PD/yNew1__0_i_5_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189    12.714 r  LBO2/PD/yNew1__0_i_4/O[3]
                         net (fo=3, routed)           0.551    13.265    LBO2/PD/yNew0[9]
    DSP48_X2Y22          DSP48E1                                      r  LBO2/PD/yNew1__0/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.548    14.222    LBO2/PD/clk_in
    DSP48_X2Y22          DSP48E1                                      r  LBO2/PD/yNew1__0/CLK
                         clock pessimism              0.216    14.438    
                         clock uncertainty           -0.035    14.403    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.470    13.933    LBO2/PD/yNew1__0
  -------------------------------------------------------------------
                         required time                         13.933    
                         arrival time                         -13.265    
  -------------------------------------------------------------------
                         slack                                  0.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 new_param_deser1/deser_clk_origin/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser1/deser_clk_origin/counter_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.755%)  route 0.230ns (64.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.541     1.642    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X57Y145        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y145        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  new_param_deser1/deser_clk_origin/counter_reg[0]/Q
                         net (fo=11, routed)          0.230     1.972    new_param_deser1/deser_clk_origin/counter_reg_n_0_[0]
    SLICE_X54Y145        LUT6 (Prop_lut6_I1_O)        0.028     2.000 r  new_param_deser1/deser_clk_origin/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.000    new_param_deser1/deser_clk_origin/counter[4]_i_1__0_n_0
    SLICE_X54Y145        FDSE                                         r  new_param_deser1/deser_clk_origin/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.740     1.989    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X54Y145        FDSE                                         r  new_param_deser1/deser_clk_origin/counter_reg[4]/C
                         clock pessimism             -0.155     1.833    
    SLICE_X54Y145        FDSE (Hold_fdse_C_D)         0.087     1.920    new_param_deser1/deser_clk_origin/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 relockSweep1/next_val_f_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep1/next_val_f_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.229ns (74.673%)  route 0.078ns (25.327%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.635     1.736    relockSweep1/clk_in
    SLICE_X9Y99          FDRE                                         r  relockSweep1/next_val_f_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.100     1.836 r  relockSweep1/next_val_f_reg[15]/Q
                         net (fo=4, routed)           0.077     1.913    relockSweep1/next_val_f[15]
    SLICE_X9Y99          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088     2.001 r  relockSweep1/next_val_f_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.002    relockSweep1/next_val_f_reg[15]_i_1_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.043 r  relockSweep1/next_val_f_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.043    relockSweep1/next_val_f0_in[16]
    SLICE_X9Y100         FDRE                                         r  relockSweep1/next_val_f_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.782     2.031    relockSweep1/clk_in
    SLICE_X9Y100         FDRE                                         r  relockSweep1/next_val_f_reg[16]/C
                         clock pessimism             -0.155     1.875    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.071     1.946    relockSweep1/next_val_f_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 sweep_stepsize_1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep1/next_val_f_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.204ns (65.848%)  route 0.106ns (34.152%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.635     1.736    clk_in
    SLICE_X11Y99         FDRE                                         r  sweep_stepsize_1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.091     1.827 r  sweep_stepsize_1_reg[19]/Q
                         net (fo=1, routed)           0.106     1.933    relockSweep1/sweep_stepsize_1_reg[31][19]
    SLICE_X9Y100         LUT3 (Prop_lut3_I0_O)        0.064     1.997 r  relockSweep1/next_val_f[19]_i_2/O
                         net (fo=1, routed)           0.000     1.997    relockSweep1/next_val_f[19]_i_2_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.046 r  relockSweep1/next_val_f_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.046    relockSweep1/next_val_f0_in[19]
    SLICE_X9Y100         FDRE                                         r  relockSweep1/next_val_f_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.782     2.031    relockSweep1/clk_in
    SLICE_X9Y100         FDRE                                         r  relockSweep1/next_val_f_reg[19]/C
                         clock pessimism             -0.155     1.875    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.071     1.946    relockSweep1/next_val_f_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 new_param_deser1/deser_clk_origin/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser1/deser_clk_origin/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.253ns (69.733%)  route 0.110ns (30.267%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.542     1.643    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X55Y149        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  new_param_deser1/deser_clk_origin/counter_reg[20]/Q
                         net (fo=2, routed)           0.109     1.852    new_param_deser1/deser_clk_origin/p_0_in[6]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.964 r  new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.965    new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.006 r  new_param_deser1/deser_clk_origin/counter_reg[24]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.006    new_param_deser1/deser_clk_origin/data0[21]
    SLICE_X55Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.732     1.981    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X55Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[21]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    new_param_deser1/deser_clk_origin/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 sweep_max_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep1/current_val_f_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.424%)  route 0.174ns (57.576%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.635     1.736    clk_in
    SLICE_X11Y99         FDRE                                         r  sweep_max_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.100     1.836 r  sweep_max_1_reg[6]/Q
                         net (fo=3, routed)           0.174     2.010    relockSweep1/Q[6]
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.028     2.038 r  relockSweep1/current_val_f[22]_i_1/O
                         net (fo=1, routed)           0.000     2.038    relockSweep1/current_val_f[22]_i_1_n_0
    SLICE_X11Y100        FDRE                                         r  relockSweep1/current_val_f_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.782     2.031    relockSweep1/clk_in
    SLICE_X11Y100        FDRE                                         r  relockSweep1/current_val_f_reg[22]/C
                         clock pessimism             -0.155     1.875    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.060     1.935    relockSweep1/current_val_f_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 LBO2/PI/b1x0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PI/b0x1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.193ns (41.952%)  route 0.267ns (58.048%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.634     1.735    LBO2/PI/clk_in
    SLICE_X14Y51         FDRE                                         r  LBO2/PI/b1x0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.118     1.853 r  LBO2/PI/b1x0_reg[9]/Q
                         net (fo=1, routed)           0.267     2.120    LBO2/PI/b1x0_reg_n_0_[9]
    SLICE_X12Y48         LUT2 (Prop_lut2_I1_O)        0.028     2.148 r  LBO2/PI/b0x10_carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.148    LBO2/PI/b0x10_carry__1_i_3__2_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     2.195 r  LBO2/PI/b0x10_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.195    LBO2/PI/b0x10_carry__1_n_6
    SLICE_X12Y48         FDRE                                         r  LBO2/PI/b0x1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.926     2.175    LBO2/PI/clk_in
    SLICE_X12Y48         FDRE                                         r  LBO2/PI/b0x1_reg[9]/C
                         clock pessimism             -0.175     1.999    
    SLICE_X12Y48         FDRE (Hold_fdre_C_D)         0.092     2.091    LBO2/PI/b0x1_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 relockSweep1/next_val_f_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep1/next_val_f_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.240ns (75.550%)  route 0.078ns (24.450%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.635     1.736    relockSweep1/clk_in
    SLICE_X9Y99          FDRE                                         r  relockSweep1/next_val_f_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.100     1.836 r  relockSweep1/next_val_f_reg[15]/Q
                         net (fo=4, routed)           0.077     1.913    relockSweep1/next_val_f[15]
    SLICE_X9Y99          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088     2.001 r  relockSweep1/next_val_f_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.002    relockSweep1/next_val_f_reg[15]_i_1_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.054 r  relockSweep1/next_val_f_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.054    relockSweep1/next_val_f0_in[18]
    SLICE_X9Y100         FDRE                                         r  relockSweep1/next_val_f_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.782     2.031    relockSweep1/clk_in
    SLICE_X9Y100         FDRE                                         r  relockSweep1/next_val_f_reg[18]/C
                         clock pessimism             -0.155     1.875    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.071     1.946    relockSweep1/next_val_f_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 LBO2/PI/b1x0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PI/b0x1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.192ns (41.212%)  route 0.274ns (58.788%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.634     1.735    LBO2/PI/clk_in
    SLICE_X14Y51         FDRE                                         r  LBO2/PI/b1x0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.118     1.853 r  LBO2/PI/b1x0_reg[11]/Q
                         net (fo=1, routed)           0.274     2.127    LBO2/PI/b1x0_reg_n_0_[11]
    SLICE_X12Y48         LUT2 (Prop_lut2_I1_O)        0.028     2.155 r  LBO2/PI/b0x10_carry__1_i_1__2/O
                         net (fo=1, routed)           0.000     2.155    LBO2/PI/b0x10_carry__1_i_1__2_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.201 r  LBO2/PI/b0x10_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.201    LBO2/PI/b0x10_carry__1_n_4
    SLICE_X12Y48         FDRE                                         r  LBO2/PI/b0x1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.926     2.175    LBO2/PI/clk_in
    SLICE_X12Y48         FDRE                                         r  LBO2/PI/b0x1_reg[11]/C
                         clock pessimism             -0.175     1.999    
    SLICE_X12Y48         FDRE (Hold_fdre_C_D)         0.092     2.091    LBO2/PI/b0x1_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 new_param_deser1/deser_clk_origin/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser1/deser_clk_origin/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.264ns (70.624%)  route 0.110ns (29.376%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.542     1.643    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X55Y149        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  new_param_deser1/deser_clk_origin/counter_reg[20]/Q
                         net (fo=2, routed)           0.109     1.852    new_param_deser1/deser_clk_origin/p_0_in[6]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.964 r  new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.965    new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.017 r  new_param_deser1/deser_clk_origin/counter_reg[24]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.017    new_param_deser1/deser_clk_origin/data0[23]
    SLICE_X55Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.732     1.981    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X55Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[23]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    new_param_deser1/deser_clk_origin/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 relockSweep1/next_val_f_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep1/next_val_f_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.248ns (76.150%)  route 0.078ns (23.850%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.635     1.736    relockSweep1/clk_in
    SLICE_X9Y99          FDRE                                         r  relockSweep1/next_val_f_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.100     1.836 r  relockSweep1/next_val_f_reg[15]/Q
                         net (fo=4, routed)           0.077     1.913    relockSweep1/next_val_f[15]
    SLICE_X9Y99          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088     2.001 r  relockSweep1/next_val_f_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.002    relockSweep1/next_val_f_reg[15]_i_1_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.062 r  relockSweep1/next_val_f_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.062    relockSweep1/next_val_f0_in[17]
    SLICE_X9Y100         FDRE                                         r  relockSweep1/next_val_f_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.782     2.031    relockSweep1/clk_in
    SLICE_X9Y100         FDRE                                         r  relockSweep1/next_val_f_reg[17]/C
                         clock pessimism             -0.155     1.875    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.071     1.946    relockSweep1/next_val_f_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.600         10.000      8.400      BUFGCTRL_X0Y7    BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X15Y84     LBO1/PI/b1x0_reg[1]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X8Y91      ADC/FSM_onehot_state_f_reg[2]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X10Y90     ADC/FSM_onehot_state_f_reg[5]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X9Y90      ADC/FSM_onehot_state_f_reg[8]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X15Y84     LBO1/PI/b1x0_reg[2]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X4Y92      ADC/LTC2195_SPI_inst/clk_counter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X15Y84     LBO1/PI/b1x0_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X15Y84     LBO1/PI/b1x0_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X20Y92     b0_1_PI_reg[28]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X20Y92     b0_1_PI_reg[30]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC/FR0_out_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC/FR0_out_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC/FR0_out_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC/FR0_out_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        0.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.653ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[12].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.246ns (6.962%)  route 3.287ns (93.038%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.318ns = ( 12.318 - 5.000 ) 
    Source Clock Delay      (SCD):    7.995ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.709     7.995    DAC0/clkD
    SLICE_X3Y97          FDRE                                         r  DAC0/data_in_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.246     8.241 r  DAC0/data_in_reg[30]/Q
                         net (fo=1, routed)           3.287    11.528    DAC0/data_in[30]
    OLOGIC_X0Y186        ODDR                                         r  DAC0/pins[12].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.459    12.318    DAC0/clkD
    OLOGIC_X0Y186        ODDR                                         r  DAC0/pins[12].ODDR_inst/C
                         clock pessimism              0.426    12.745    
                         clock uncertainty           -0.072    12.673    
    OLOGIC_X0Y186        ODDR (Setup_oddr_C_D2)      -0.674    11.999    DAC0/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.999    
                         arrival time                         -11.528    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.962ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[14].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.308ns (9.227%)  route 3.030ns (90.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.319ns = ( 12.319 - 5.000 ) 
    Source Clock Delay      (SCD):    7.798ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.512     7.798    DAC0/clkD
    SLICE_X6Y102         FDRE                                         r  DAC0/data_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDRE (Prop_fdre_C_Q)         0.308     8.106 r  DAC0/data_in_reg[14]/Q
                         net (fo=1, routed)           3.030    11.135    DAC0/data_in[14]
    OLOGIC_X0Y188        ODDR                                         r  DAC0/pins[14].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.460    12.319    DAC0/clkD
    OLOGIC_X0Y188        ODDR                                         r  DAC0/pins[14].ODDR_inst/C
                         clock pessimism              0.426    12.746    
                         clock uncertainty           -0.072    12.674    
    OLOGIC_X0Y188        ODDR (Setup_oddr_C_D1)      -0.576    12.098    DAC0/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.098    
                         arrival time                         -11.135    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[13].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.246ns (8.222%)  route 2.746ns (91.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.309ns = ( 12.309 - 5.000 ) 
    Source Clock Delay      (SCD):    7.995ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.709     7.995    DAC0/clkD
    SLICE_X3Y97          FDRE                                         r  DAC0/data_in_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.246     8.241 r  DAC0/data_in_reg[31]/Q
                         net (fo=1, routed)           2.746    10.987    DAC0/data_in[31]
    OLOGIC_X0Y176        ODDR                                         r  DAC0/pins[13].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.450    12.309    DAC0/clkD
    OLOGIC_X0Y176        ODDR                                         r  DAC0/pins[13].ODDR_inst/C
                         clock pessimism              0.426    12.736    
                         clock uncertainty           -0.072    12.664    
    OLOGIC_X0Y176        ODDR (Setup_oddr_C_D2)      -0.669    11.995    DAC0/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.995    
                         arrival time                         -10.987    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[10].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 0.308ns (10.013%)  route 2.768ns (89.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.311ns = ( 12.311 - 5.000 ) 
    Source Clock Delay      (SCD):    7.995ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.709     7.995    DAC0/clkD
    SLICE_X2Y97          FDRE                                         r  DAC0/data_in_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.308     8.303 r  DAC0/data_in_reg[28]/Q
                         net (fo=1, routed)           2.768    11.070    DAC0/data_in[28]
    OLOGIC_X0Y178        ODDR                                         r  DAC0/pins[10].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.452    12.311    DAC0/clkD
    OLOGIC_X0Y178        ODDR                                         r  DAC0/pins[10].ODDR_inst/C
                         clock pessimism              0.426    12.738    
                         clock uncertainty           -0.072    12.666    
    OLOGIC_X0Y178        ODDR (Setup_oddr_C_D2)      -0.569    12.097    DAC0/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                         -11.070    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.036ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[7].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.067ns  (logic 0.308ns (10.043%)  route 2.759ns (89.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.312ns = ( 12.312 - 5.000 ) 
    Source Clock Delay      (SCD):    7.995ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.709     7.995    DAC0/clkD
    SLICE_X2Y97          FDRE                                         r  DAC0/data_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.308     8.303 r  DAC0/data_in_reg[25]/Q
                         net (fo=1, routed)           2.759    11.061    DAC0/data_in[25]
    OLOGIC_X0Y170        ODDR                                         r  DAC0/pins[7].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.453    12.312    DAC0/clkD
    OLOGIC_X0Y170        ODDR                                         r  DAC0/pins[7].ODDR_inst/C
                         clock pessimism              0.426    12.739    
                         clock uncertainty           -0.072    12.667    
    OLOGIC_X0Y170        ODDR (Setup_oddr_C_D2)      -0.569    12.098    DAC0/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.098    
                         arrival time                         -11.061    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[9].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 0.308ns (9.567%)  route 2.911ns (90.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.317ns = ( 12.317 - 5.000 ) 
    Source Clock Delay      (SCD):    7.798ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.512     7.798    DAC0/clkD
    SLICE_X2Y104         FDRE                                         r  DAC0/data_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.308     8.106 r  DAC0/data_in_reg[27]/Q
                         net (fo=1, routed)           2.911    11.017    DAC0/data_in[27]
    OLOGIC_X0Y184        ODDR                                         r  DAC0/pins[9].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.458    12.317    DAC0/clkD
    OLOGIC_X0Y184        ODDR                                         r  DAC0/pins[9].ODDR_inst/C
                         clock pessimism              0.426    12.744    
                         clock uncertainty           -0.072    12.672    
    OLOGIC_X0Y184        ODDR (Setup_oddr_C_D2)      -0.569    12.103    DAC0/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.103    
                         arrival time                         -11.017    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[11].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 0.308ns (9.699%)  route 2.868ns (90.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.312ns = ( 12.312 - 5.000 ) 
    Source Clock Delay      (SCD):    7.798ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.512     7.798    DAC0/clkD
    SLICE_X6Y101         FDRE                                         r  DAC0/data_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.308     8.106 r  DAC0/data_in_reg[11]/Q
                         net (fo=1, routed)           2.868    10.973    DAC0/data_in[11]
    OLOGIC_X0Y180        ODDR                                         r  DAC0/pins[11].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.453    12.312    DAC0/clkD
    OLOGIC_X0Y180        ODDR                                         r  DAC0/pins[11].ODDR_inst/C
                         clock pessimism              0.426    12.739    
                         clock uncertainty           -0.072    12.667    
    OLOGIC_X0Y180        ODDR (Setup_oddr_C_D1)      -0.576    12.091    DAC0/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.091    
                         arrival time                         -10.973    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[11].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 0.308ns (9.785%)  route 2.840ns (90.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.312ns = ( 12.312 - 5.000 ) 
    Source Clock Delay      (SCD):    7.798ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.512     7.798    DAC0/clkD
    SLICE_X2Y104         FDRE                                         r  DAC0/data_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.308     8.106 r  DAC0/data_in_reg[29]/Q
                         net (fo=1, routed)           2.840    10.945    DAC0/data_in[29]
    OLOGIC_X0Y180        ODDR                                         r  DAC0/pins[11].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.453    12.312    DAC0/clkD
    OLOGIC_X0Y180        ODDR                                         r  DAC0/pins[11].ODDR_inst/C
                         clock pessimism              0.426    12.739    
                         clock uncertainty           -0.072    12.667    
    OLOGIC_X0Y180        ODDR (Setup_oddr_C_D2)      -0.569    12.098    DAC0/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.098    
                         arrival time                         -10.945    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[9].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.308ns (9.793%)  route 2.837ns (90.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.317ns = ( 12.317 - 5.000 ) 
    Source Clock Delay      (SCD):    7.798ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.512     7.798    DAC0/clkD
    SLICE_X6Y101         FDRE                                         r  DAC0/data_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.308     8.106 r  DAC0/data_in_reg[9]/Q
                         net (fo=1, routed)           2.837    10.943    DAC0/data_in[9]
    OLOGIC_X0Y184        ODDR                                         r  DAC0/pins[9].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.458    12.317    DAC0/clkD
    OLOGIC_X0Y184        ODDR                                         r  DAC0/pins[9].ODDR_inst/C
                         clock pessimism              0.426    12.744    
                         clock uncertainty           -0.072    12.672    
    OLOGIC_X0Y184        ODDR (Setup_oddr_C_D1)      -0.576    12.096    DAC0/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.096    
                         arrival time                         -10.943    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.181ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[4].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.269ns (9.207%)  route 2.653ns (90.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.311ns = ( 12.311 - 5.000 ) 
    Source Clock Delay      (SCD):    7.995ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.709     7.995    DAC0/clkD
    SLICE_X3Y97          FDRE                                         r  DAC0/data_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.269     8.264 r  DAC0/data_in_reg[22]/Q
                         net (fo=1, routed)           2.653    10.916    DAC0/data_in[22]
    OLOGIC_X0Y172        ODDR                                         r  DAC0/pins[4].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.452    12.311    DAC0/clkD
    OLOGIC_X0Y172        ODDR                                         r  DAC0/pins[4].ODDR_inst/C
                         clock pessimism              0.426    12.738    
                         clock uncertainty           -0.072    12.666    
    OLOGIC_X0Y172        ODDR (Setup_oddr_C_D2)      -0.569    12.097    DAC0/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                         -10.916    
  -------------------------------------------------------------------
                         slack                                  1.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[3].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.118ns (16.143%)  route 0.613ns (83.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.666     2.998    DAC0/clkD
    SLICE_X2Y97          FDRE                                         r  DAC0/data_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.118     3.116 r  DAC0/data_in_reg[21]/Q
                         net (fo=1, routed)           0.613     3.729    DAC0/data_in[21]
    OLOGIC_X0Y162        ODDR                                         r  DAC0/pins[3].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.831     3.588    DAC0/clkD
    OLOGIC_X0Y162        ODDR                                         r  DAC0/pins[3].ODDR_inst/C
                         clock pessimism             -0.424     3.163    
    OLOGIC_X0Y162        ODDR (Hold_oddr_C_D2)       -0.087     3.076    DAC0/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.076    
                         arrival time                           3.729    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[8].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.118ns (13.483%)  route 0.757ns (86.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.583ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.612     2.944    DAC0/clkD
    SLICE_X6Y101         FDRE                                         r  DAC0/data_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.118     3.062 r  DAC0/data_in_reg[8]/Q
                         net (fo=1, routed)           0.757     3.819    DAC0/data_in[8]
    OLOGIC_X0Y182        ODDR                                         r  DAC0/pins[8].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.826     3.583    DAC0/clkD
    OLOGIC_X0Y182        ODDR                                         r  DAC0/pins[8].ODDR_inst/C
                         clock pessimism             -0.424     3.158    
    OLOGIC_X0Y182        ODDR (Hold_oddr_C_D1)       -0.087     3.071    DAC0/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.071    
                         arrival time                           3.819    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[12].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.118ns (12.754%)  route 0.807ns (87.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.585ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.612     2.944    DAC0/clkD
    SLICE_X6Y102         FDRE                                         r  DAC0/data_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDRE (Prop_fdre_C_Q)         0.118     3.062 r  DAC0/data_in_reg[12]/Q
                         net (fo=1, routed)           0.807     3.869    DAC0/data_in[12]
    OLOGIC_X0Y186        ODDR                                         r  DAC0/pins[12].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.828     3.585    DAC0/clkD
    OLOGIC_X0Y186        ODDR                                         r  DAC0/pins[12].ODDR_inst/C
                         clock pessimism             -0.424     3.160    
    OLOGIC_X0Y186        ODDR (Hold_oddr_C_D1)       -0.087     3.073    DAC0/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.073    
                         arrival time                           3.869    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[8].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.118ns (12.497%)  route 0.826ns (87.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.583ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.613     2.945    DAC0/clkD
    SLICE_X2Y104         FDRE                                         r  DAC0/data_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.118     3.063 r  DAC0/data_in_reg[26]/Q
                         net (fo=1, routed)           0.826     3.889    DAC0/data_in[26]
    OLOGIC_X0Y182        ODDR                                         r  DAC0/pins[8].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.826     3.583    DAC0/clkD
    OLOGIC_X0Y182        ODDR                                         r  DAC0/pins[8].ODDR_inst/C
                         clock pessimism             -0.424     3.158    
    OLOGIC_X0Y182        ODDR (Hold_oddr_C_D2)       -0.087     3.071    DAC0/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.071    
                         arrival time                           3.889    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[14].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.091ns (9.828%)  route 0.835ns (90.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.666     2.998    DAC0/clkD
    SLICE_X3Y97          FDRE                                         r  DAC0/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.091     3.089 r  DAC0/data_in_reg[32]/Q
                         net (fo=1, routed)           0.835     3.924    DAC0/data_in[32]
    OLOGIC_X0Y188        ODDR                                         r  DAC0/pins[14].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.831     3.588    DAC0/clkD
    OLOGIC_X0Y188        ODDR                                         r  DAC0/pins[14].ODDR_inst/C
                         clock pessimism             -0.424     3.163    
    OLOGIC_X0Y188        ODDR (Hold_oddr_C_D2)       -0.123     3.040    DAC0/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.040    
                         arrival time                           3.924    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[4].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.118ns (11.470%)  route 0.911ns (88.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.580ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.612     2.944    DAC0/clkD
    SLICE_X6Y100         FDRE                                         r  DAC0/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.118     3.062 r  DAC0/data_in_reg[4]/Q
                         net (fo=1, routed)           0.911     3.973    DAC0/data_in[4]
    OLOGIC_X0Y172        ODDR                                         r  DAC0/pins[4].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.823     3.580    DAC0/clkD
    OLOGIC_X0Y172        ODDR                                         r  DAC0/pins[4].ODDR_inst/C
                         clock pessimism             -0.424     3.155    
    OLOGIC_X0Y172        ODDR (Hold_oddr_C_D1)       -0.087     3.068    DAC0/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.068    
                         arrival time                           3.973    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.949ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[0].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.100ns (9.727%)  route 0.928ns (90.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.666     2.998    DAC0/clkD
    SLICE_X3Y97          FDRE                                         r  DAC0/data_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.100     3.098 r  DAC0/data_in_reg[18]/Q
                         net (fo=1, routed)           0.928     4.026    DAC0/data_in[18]
    OLOGIC_X0Y156        ODDR                                         r  DAC0/pins[0].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.832     3.589    DAC0/clkD
    OLOGIC_X0Y156        ODDR                                         r  DAC0/pins[0].ODDR_inst/C
                         clock pessimism             -0.424     3.164    
    OLOGIC_X0Y156        ODDR (Hold_oddr_C_D2)       -0.087     3.077    DAC0/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           4.026    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[0].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.118ns (11.031%)  route 0.952ns (88.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.665     2.997    DAC0/clkD
    SLICE_X6Y99          FDRE                                         r  DAC0/data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.118     3.115 r  DAC0/data_in_reg[0]/Q
                         net (fo=1, routed)           0.952     4.067    DAC0/data_in[0]
    OLOGIC_X0Y156        ODDR                                         r  DAC0/pins[0].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.832     3.589    DAC0/clkD
    OLOGIC_X0Y156        ODDR                                         r  DAC0/pins[0].ODDR_inst/C
                         clock pessimism             -0.424     3.164    
    OLOGIC_X0Y156        ODDR (Hold_oddr_C_D1)       -0.087     3.077    DAC0/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           4.067    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             0.992ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[6].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.100ns (9.393%)  route 0.965ns (90.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.583ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.666     2.998    DAC0/clkD
    SLICE_X3Y97          FDRE                                         r  DAC0/data_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.100     3.098 r  DAC0/data_in_reg[24]/Q
                         net (fo=1, routed)           0.965     4.063    DAC0/data_in[24]
    OLOGIC_X0Y168        ODDR                                         r  DAC0/pins[6].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.826     3.583    DAC0/clkD
    OLOGIC_X0Y168        ODDR                                         r  DAC0/pins[6].ODDR_inst/C
                         clock pessimism             -0.424     3.158    
    OLOGIC_X0Y168        ODDR (Hold_oddr_C_D2)       -0.087     3.071    DAC0/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.071    
                         arrival time                           4.063    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[1].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.118ns (10.836%)  route 0.971ns (89.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.665     2.997    DAC0/clkD
    SLICE_X6Y99          FDRE                                         r  DAC0/data_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.118     3.115 r  DAC0/data_in_reg[1]/Q
                         net (fo=1, routed)           0.971     4.086    DAC0/data_in[1]
    OLOGIC_X0Y160        ODDR                                         r  DAC0/pins[1].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.831     3.588    DAC0/clkD
    OLOGIC_X0Y160        ODDR                                         r  DAC0/pins[1].ODDR_inst/C
                         clock pessimism             -0.424     3.163    
    OLOGIC_X0Y160        ODDR (Hold_oddr_C_D1)       -0.087     3.076    DAC0/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.076    
                         arrival time                           4.086    
  -------------------------------------------------------------------
                         slack                                  1.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y1    DAC0/BUFG_clkD/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y156    DAC0/pins[0].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y178    DAC0/pins[10].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y180    DAC0/pins[11].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y186    DAC0/pins[12].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y176    DAC0/pins[13].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y188    DAC0/pins[14].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y190    DAC0/pins[15].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y164    DAC0/pins[16].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X6Y99      DAC0/data_in_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X3Y97      DAC0/data_in_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X3Y97      DAC0/data_in_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X3Y97      DAC0/data_in_reg[32]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X3Y97      DAC0/data_in_reg[33]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X6Y99      DAC0/data_in_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X3Y97      DAC0/data_in_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X3Y97      DAC0/data_in_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X3Y97      DAC0/data_in_reg[32]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X3Y97      DAC0/data_in_reg[33]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X6Y99      DAC0/data_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X6Y101     DAC0/data_in_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X6Y101     DAC0/data_in_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X6Y102     DAC0/data_in_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X6Y102     DAC0/data_in_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X6Y102     DAC0/data_in_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X6Y102     DAC0/data_in_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y97      DAC0/data_in_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X6Y99      DAC0/data_in_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X6Y99      DAC0/data_in_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2_1
  To Clock:  MMCME2_BASE_inst_n_2_1

Setup :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.269ns (6.706%)  route 3.742ns (93.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.560ns = ( 13.560 - 5.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.706     9.131    DAC1/clkD
    SLICE_X3Y60          FDRE                                         r  DAC1/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.269     9.400 r  DAC1/data_in_reg[2]/Q
                         net (fo=1, routed)           3.742    13.142    DAC1/data_in[2]
    OLOGIC_X0Y202        ODDR                                         r  DAC1/pins[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.596    13.560    DAC1/clkD
    OLOGIC_X0Y202        ODDR                                         r  DAC1/pins[2].ODDR_inst/C
                         clock pessimism              0.460    14.021    
                         clock uncertainty           -0.072    13.949    
    OLOGIC_X0Y202        ODDR (Setup_oddr_C_D1)      -0.576    13.373    DAC1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                         -13.142    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[6].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.269ns (6.736%)  route 3.725ns (93.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.557ns = ( 13.557 - 5.000 ) 
    Source Clock Delay      (SCD):    9.130ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.705     9.130    DAC1/clkD
    SLICE_X3Y61          FDRE                                         r  DAC1/data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.269     9.399 r  DAC1/data_in_reg[6]/Q
                         net (fo=1, routed)           3.725    13.123    DAC1/data_in[6]
    OLOGIC_X0Y210        ODDR                                         r  DAC1/pins[6].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.593    13.557    DAC1/clkD
    OLOGIC_X0Y210        ODDR                                         r  DAC1/pins[6].ODDR_inst/C
                         clock pessimism              0.460    14.018    
                         clock uncertainty           -0.072    13.946    
    OLOGIC_X0Y210        ODDR (Setup_oddr_C_D1)      -0.576    13.370    DAC1/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.370    
                         arrival time                         -13.123    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[13].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 0.269ns (6.760%)  route 3.710ns (93.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.550ns = ( 13.550 - 5.000 ) 
    Source Clock Delay      (SCD):    9.128ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.703     9.128    DAC1/clkD
    SLICE_X3Y63          FDRE                                         r  DAC1/data_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.269     9.397 r  DAC1/data_in_reg[13]/Q
                         net (fo=1, routed)           3.710    13.107    DAC1/data_in[13]
    OLOGIC_X0Y220        ODDR                                         r  DAC1/pins[13].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.586    13.550    DAC1/clkD
    OLOGIC_X0Y220        ODDR                                         r  DAC1/pins[13].ODDR_inst/C
                         clock pessimism              0.460    14.011    
                         clock uncertainty           -0.072    13.939    
    OLOGIC_X0Y220        ODDR (Setup_oddr_C_D1)      -0.576    13.363    DAC1/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.363    
                         arrival time                         -13.107    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[10].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 0.269ns (6.773%)  route 3.703ns (93.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.547ns = ( 13.547 - 5.000 ) 
    Source Clock Delay      (SCD):    9.129ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.704     9.129    DAC1/clkD
    SLICE_X3Y62          FDRE                                         r  DAC1/data_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.269     9.398 r  DAC1/data_in_reg[10]/Q
                         net (fo=1, routed)           3.703    13.100    DAC1/data_in[10]
    OLOGIC_X0Y224        ODDR                                         r  DAC1/pins[10].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.583    13.547    DAC1/clkD
    OLOGIC_X0Y224        ODDR                                         r  DAC1/pins[10].ODDR_inst/C
                         clock pessimism              0.460    14.008    
                         clock uncertainty           -0.072    13.936    
    OLOGIC_X0Y224        ODDR (Setup_oddr_C_D1)      -0.576    13.360    DAC1/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.360    
                         arrival time                         -13.100    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[1].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.269ns (6.996%)  route 3.576ns (93.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.426ns = ( 13.426 - 5.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.706     9.131    DAC1/clkD
    SLICE_X3Y60          FDRE                                         r  DAC1/data_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.269     9.400 r  DAC1/data_in_reg[1]/Q
                         net (fo=1, routed)           3.576    12.976    DAC1/data_in[1]
    OLOGIC_X0Y196        ODDR                                         r  DAC1/pins[1].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.462    13.426    DAC1/clkD
    OLOGIC_X0Y196        ODDR                                         r  DAC1/pins[1].ODDR_inst/C
                         clock pessimism              0.460    13.887    
                         clock uncertainty           -0.072    13.815    
    OLOGIC_X0Y196        ODDR (Setup_oddr_C_D1)      -0.576    13.239    DAC1/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.239    
                         arrival time                         -12.976    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[4].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.269ns (7.011%)  route 3.568ns (92.989%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.559ns = ( 13.559 - 5.000 ) 
    Source Clock Delay      (SCD):    9.130ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.705     9.130    DAC1/clkD
    SLICE_X3Y61          FDRE                                         r  DAC1/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.269     9.399 r  DAC1/data_in_reg[4]/Q
                         net (fo=1, routed)           3.568    12.966    DAC1/data_in[4]
    OLOGIC_X0Y204        ODDR                                         r  DAC1/pins[4].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.595    13.559    DAC1/clkD
    OLOGIC_X0Y204        ODDR                                         r  DAC1/pins[4].ODDR_inst/C
                         clock pessimism              0.460    14.020    
                         clock uncertainty           -0.072    13.948    
    OLOGIC_X0Y204        ODDR (Setup_oddr_C_D1)      -0.576    13.372    DAC1/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.372    
                         arrival time                         -12.966    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[8].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.269ns (7.953%)  route 3.113ns (92.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.553ns = ( 13.553 - 5.000 ) 
    Source Clock Delay      (SCD):    9.129ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.704     9.129    DAC1/clkD
    SLICE_X3Y62          FDRE                                         r  DAC1/data_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.269     9.398 r  DAC1/data_in_reg[8]/Q
                         net (fo=1, routed)           3.113    12.511    DAC1/data_in[8]
    OLOGIC_X0Y218        ODDR                                         r  DAC1/pins[8].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.589    13.553    DAC1/clkD
    OLOGIC_X0Y218        ODDR                                         r  DAC1/pins[8].ODDR_inst/C
                         clock pessimism              0.460    14.014    
                         clock uncertainty           -0.072    13.942    
    OLOGIC_X0Y218        ODDR (Setup_oddr_C_D1)      -0.576    13.366    DAC1/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.366    
                         arrival time                         -12.511    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             1.002ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[12].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.269ns (8.304%)  route 2.971ns (91.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.556ns = ( 13.556 - 5.000 ) 
    Source Clock Delay      (SCD):    9.128ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.703     9.128    DAC1/clkD
    SLICE_X3Y63          FDRE                                         r  DAC1/data_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.269     9.397 r  DAC1/data_in_reg[12]/Q
                         net (fo=1, routed)           2.971    12.367    DAC1/data_in[12]
    OLOGIC_X0Y236        ODDR                                         r  DAC1/pins[12].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.592    13.556    DAC1/clkD
    OLOGIC_X0Y236        ODDR                                         r  DAC1/pins[12].ODDR_inst/C
                         clock pessimism              0.460    14.017    
                         clock uncertainty           -0.072    13.945    
    OLOGIC_X0Y236        ODDR (Setup_oddr_C_D1)      -0.576    13.369    DAC1/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.369    
                         arrival time                         -12.367    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[10].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 0.308ns (9.051%)  route 3.095ns (90.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.547ns = ( 13.547 - 5.000 ) 
    Source Clock Delay      (SCD):    8.936ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.511     8.936    DAC1/clkD
    SLICE_X2Y141         FDRE                                         r  DAC1/data_in_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.308     9.244 r  DAC1/data_in_reg[28]/Q
                         net (fo=1, routed)           3.095    12.338    DAC1/data_in[28]
    OLOGIC_X0Y224        ODDR                                         r  DAC1/pins[10].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.583    13.547    DAC1/clkD
    OLOGIC_X0Y224        ODDR                                         r  DAC1/pins[10].ODDR_inst/C
                         clock pessimism              0.460    14.008    
                         clock uncertainty           -0.072    13.936    
    OLOGIC_X0Y224        ODDR (Setup_oddr_C_D2)      -0.569    13.367    DAC1/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.367    
                         arrival time                         -12.338    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[9].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.269ns (8.399%)  route 2.934ns (91.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.555ns = ( 13.555 - 5.000 ) 
    Source Clock Delay      (SCD):    9.129ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.704     9.129    DAC1/clkD
    SLICE_X3Y62          FDRE                                         r  DAC1/data_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.269     9.398 r  DAC1/data_in_reg[9]/Q
                         net (fo=1, routed)           2.934    12.331    DAC1/data_in[9]
    OLOGIC_X0Y216        ODDR                                         r  DAC1/pins[9].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.591    13.555    DAC1/clkD
    OLOGIC_X0Y216        ODDR                                         r  DAC1/pins[9].ODDR_inst/C
                         clock pessimism              0.460    14.016    
                         clock uncertainty           -0.072    13.944    
    OLOGIC_X0Y216        ODDR (Setup_oddr_C_D1)      -0.576    13.368    DAC1/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                         -12.331    
  -------------------------------------------------------------------
                         slack                                  1.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[12].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.100ns (35.236%)  route 0.184ns (64.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.202ns
    Source Clock Delay      (SCD):    3.480ns
    Clock Pessimism Removal (CPR):    0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.675     3.480    DAC1/clkD
    SLICE_X0Y235         FDRE                                         r  DAC1/data_in_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y235         FDRE (Prop_fdre_C_Q)         0.100     3.580 r  DAC1/data_in_reg[30]/Q
                         net (fo=1, routed)           0.184     3.764    DAC1/data_in[30]
    OLOGIC_X0Y236        ODDR                                         r  DAC1/pins[12].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.928     4.202    DAC1/clkD
    OLOGIC_X0Y236        ODDR                                         r  DAC1/pins[12].ODDR_inst/C
                         clock pessimism             -0.661     3.540    
    OLOGIC_X0Y236        ODDR (Hold_oddr_C_D2)       -0.087     3.453    DAC1/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.453    
                         arrival time                           3.764    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[14].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.118ns (33.199%)  route 0.237ns (66.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.258ns
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.713     3.518    DAC1/clkD
    SLICE_X6Y12          FDRE                                         r  DAC1/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.118     3.636 r  DAC1/data_in_reg[32]/Q
                         net (fo=1, routed)           0.237     3.874    DAC1/data_in[32]
    OLOGIC_X0Y10         ODDR                                         r  DAC1/pins[14].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.984     4.258    DAC1/clkD
    OLOGIC_X0Y10         ODDR                                         r  DAC1/pins[14].ODDR_inst/C
                         clock pessimism             -0.676     3.581    
    OLOGIC_X0Y10         ODDR (Hold_oddr_C_D2)       -0.087     3.494    DAC1/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.494    
                         arrival time                           3.874    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[15].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.118ns (32.547%)  route 0.245ns (67.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.253ns
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.709     3.514    DAC1/clkD
    SLICE_X6Y18          FDRE                                         r  DAC1/data_in_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.118     3.632 r  DAC1/data_in_reg[33]/Q
                         net (fo=1, routed)           0.245     3.877    DAC1/data_in[33]
    OLOGIC_X0Y18         ODDR                                         r  DAC1/pins[15].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.979     4.253    DAC1/clkD
    OLOGIC_X0Y18         ODDR                                         r  DAC1/pins[15].ODDR_inst/C
                         clock pessimism             -0.676     3.576    
    OLOGIC_X0Y18         ODDR (Hold_oddr_C_D2)       -0.087     3.489    DAC1/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.489    
                         arrival time                           3.877    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[2].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.100ns (12.322%)  route 0.712ns (87.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.208ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.609     3.414    DAC1/clkD
    SLICE_X1Y134         FDRE                                         r  DAC1/data_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.100     3.514 r  DAC1/data_in_reg[20]/Q
                         net (fo=1, routed)           0.712     4.226    DAC1/data_in[20]
    OLOGIC_X0Y202        ODDR                                         r  DAC1/pins[2].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.934     4.208    DAC1/clkD
    OLOGIC_X0Y202        ODDR                                         r  DAC1/pins[2].ODDR_inst/C
                         clock pessimism             -0.468     3.739    
    OLOGIC_X0Y202        ODDR (Hold_oddr_C_D2)       -0.087     3.652    DAC1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.652    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[15].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.100ns (12.876%)  route 0.677ns (87.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.253ns
    Source Clock Delay      (SCD):    3.466ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.661     3.466    DAC1/clkD
    SLICE_X3Y63          FDRE                                         r  DAC1/data_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.100     3.566 r  DAC1/data_in_reg[15]/Q
                         net (fo=1, routed)           0.677     4.243    DAC1/data_in[15]
    OLOGIC_X0Y18         ODDR                                         r  DAC1/pins[15].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.979     4.253    DAC1/clkD
    OLOGIC_X0Y18         ODDR                                         r  DAC1/pins[15].ODDR_inst/C
                         clock pessimism             -0.496     3.756    
    OLOGIC_X0Y18         ODDR (Hold_oddr_C_D1)       -0.087     3.669    DAC1/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.669    
                         arrival time                           4.243    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[8].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.118ns (13.361%)  route 0.765ns (86.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.200ns
    Source Clock Delay      (SCD):    3.417ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.612     3.417    DAC1/clkD
    SLICE_X2Y141         FDRE                                         r  DAC1/data_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.118     3.535 r  DAC1/data_in_reg[26]/Q
                         net (fo=1, routed)           0.765     4.300    DAC1/data_in[26]
    OLOGIC_X0Y218        ODDR                                         r  DAC1/pins[8].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.926     4.200    DAC1/clkD
    OLOGIC_X0Y218        ODDR                                         r  DAC1/pins[8].ODDR_inst/C
                         clock pessimism             -0.468     3.731    
    OLOGIC_X0Y218        ODDR (Hold_oddr_C_D2)       -0.087     3.644    DAC1/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.644    
                         arrival time                           4.300    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[3].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.118ns (14.456%)  route 0.698ns (85.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.108ns
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.607     3.412    DAC1/clkD
    SLICE_X2Y132         FDRE                                         r  DAC1/data_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_fdre_C_Q)         0.118     3.530 r  DAC1/data_in_reg[21]/Q
                         net (fo=1, routed)           0.698     4.229    DAC1/data_in[21]
    OLOGIC_X0Y198        ODDR                                         r  DAC1/pins[3].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.834     4.108    DAC1/clkD
    OLOGIC_X0Y198        ODDR                                         r  DAC1/pins[3].ODDR_inst/C
                         clock pessimism             -0.468     3.639    
    OLOGIC_X0Y198        ODDR (Hold_oddr_C_D2)       -0.087     3.552    DAC1/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.552    
                         arrival time                           4.229    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[0].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.118ns (14.282%)  route 0.708ns (85.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.106ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.609     3.414    DAC1/clkD
    SLICE_X2Y136         FDRE                                         r  DAC1/data_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.118     3.532 r  DAC1/data_in_reg[18]/Q
                         net (fo=1, routed)           0.708     4.240    DAC1/data_in[18]
    OLOGIC_X0Y194        ODDR                                         r  DAC1/pins[0].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.832     4.106    DAC1/clkD
    OLOGIC_X0Y194        ODDR                                         r  DAC1/pins[0].ODDR_inst/C
                         clock pessimism             -0.468     3.637    
    OLOGIC_X0Y194        ODDR (Hold_oddr_C_D2)       -0.087     3.550    DAC1/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.550    
                         arrival time                           4.240    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[11].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.118ns (12.538%)  route 0.823ns (87.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.197ns
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.613     3.418    DAC1/clkD
    SLICE_X2Y145         FDRE                                         r  DAC1/data_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y145         FDRE (Prop_fdre_C_Q)         0.118     3.536 r  DAC1/data_in_reg[29]/Q
                         net (fo=1, routed)           0.823     4.359    DAC1/data_in[29]
    OLOGIC_X0Y222        ODDR                                         r  DAC1/pins[11].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.923     4.197    DAC1/clkD
    OLOGIC_X0Y222        ODDR                                         r  DAC1/pins[11].ODDR_inst/C
                         clock pessimism             -0.468     3.728    
    OLOGIC_X0Y222        ODDR (Hold_oddr_C_D2)       -0.087     3.641    DAC1/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.641    
                         arrival time                           4.359    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[14].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.100ns (10.129%)  route 0.887ns (89.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.258ns
    Source Clock Delay      (SCD):    3.466ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.661     3.466    DAC1/clkD
    SLICE_X3Y63          FDRE                                         r  DAC1/data_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.100     3.566 r  DAC1/data_in_reg[14]/Q
                         net (fo=1, routed)           0.887     4.454    DAC1/data_in[14]
    OLOGIC_X0Y10         ODDR                                         r  DAC1/pins[14].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.984     4.258    DAC1/clkD
    OLOGIC_X0Y10         ODDR                                         r  DAC1/pins[14].ODDR_inst/C
                         clock pessimism             -0.496     3.761    
    OLOGIC_X0Y10         ODDR (Hold_oddr_C_D1)       -0.087     3.674    DAC1/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.674    
                         arrival time                           4.454    
  -------------------------------------------------------------------
                         slack                                  0.779    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { DAC1/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y2    DAC1/BUFG_clkD/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y194    DAC1/pins[0].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y224    DAC1/pins[10].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y222    DAC1/pins[11].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y236    DAC1/pins[12].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y220    DAC1/pins[13].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y10     DAC1/pins[14].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y18     DAC1/pins[15].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y212    DAC1/pins[16].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X2Y136     DAC1/data_in_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X2Y136     DAC1/data_in_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y134     DAC1/data_in_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X2Y136     DAC1/data_in_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X2Y136     DAC1/data_in_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X2Y141     DAC1/data_in_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X2Y141     DAC1/data_in_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X2Y141     DAC1/data_in_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X2Y145     DAC1/data_in_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y235     DAC1/data_in_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y60      DAC1/data_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X2Y136     DAC1/data_in_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X2Y136     DAC1/data_in_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y60      DAC1/data_in_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y134     DAC1/data_in_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X2Y136     DAC1/data_in_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X2Y136     DAC1/data_in_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y60      DAC1/data_in_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X6Y18      DAC1/data_in_reg[33]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y60      DAC1/data_in_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkDLYi
  To Clock:  clkDLYi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkDLYi
Waveform(ns):       { 0.625 3.125 }
Period(ns):         5.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y6    DAC0/BUFG_clkDLY/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT1
Min Period  n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y192    DAC0/ODDR_CLK/C
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkENC_int
  To Clock:  clkENC_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkENC_int
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y5    ADC/BUFG_clkENC/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT0
Min Period  n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y36     ADC/ODDR_inst/C
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkFB
  To Clock:  clkFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC/MMCME2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_1
  To Clock:  clkFB_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_2
  To Clock:  clkFB_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DAC1/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        5.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.361ns (8.846%)  route 3.720ns (91.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.448ns = ( 17.448 - 10.000 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.704     7.985    ADC/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.308     8.293 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           2.066    10.358    ADC/bit_slip0
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.053    10.411 r  ADC/pins[2].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           1.654    12.065    ADC/BS00_out
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.594    17.448    ADC/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.510    17.959    
                         clock uncertainty           -0.080    17.879    
    ILOGIC_X0Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    17.862    ADC/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.862    
                         arrival time                         -12.065    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.373ns (10.135%)  route 3.307ns (89.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.647ns = ( 17.647 - 10.000 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.704     7.985    ADC/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.308     8.293 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           2.066    10.358    ADC/bit_slip0
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.065    10.423 r  ADC/pins[0].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           1.242    11.665    ADC/BS0
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.793    17.647    ADC/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    18.086    
                         clock uncertainty           -0.080    18.006    
    ILOGIC_X0Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.134    17.872    ADC/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.872    
                         arrival time                         -11.665    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.239ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.361ns (9.936%)  route 3.272ns (90.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.443ns = ( 17.443 - 10.000 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.704     7.985    ADC/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.308     8.293 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           2.066    10.358    ADC/bit_slip0
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.053    10.411 r  ADC/pins[2].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           1.207    11.618    ADC/BS00_out
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.589    17.443    ADC/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.510    17.954    
                         clock uncertainty           -0.080    17.874    
    ILOGIC_X0Y70         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    17.857    ADC/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.857    
                         arrival time                         -11.618    
  -------------------------------------------------------------------
                         slack                                  6.239    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.373ns (10.607%)  route 3.144ns (89.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.644ns = ( 17.644 - 10.000 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.704     7.985    ADC/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.308     8.293 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           2.066    10.358    ADC/bit_slip0
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.065    10.423 r  ADC/pins[0].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           1.078    11.501    ADC/BS0
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.790    17.644    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    18.083    
                         clock uncertainty           -0.080    18.003    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.134    17.869    ADC/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.869    
                         arrival time                         -11.501    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.852ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[6].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 0.308ns (9.769%)  route 2.845ns (90.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.647ns = ( 17.647 - 10.000 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.704     7.985    ADC/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.308     8.293 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           2.845    11.137    ADC/bit_slip0
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.793    17.647    ADC/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    18.086    
                         clock uncertainty           -0.080    18.006    
    ILOGIC_X0Y8          ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    17.989    ADC/pins[6].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.989    
                         arrival time                         -11.137    
  -------------------------------------------------------------------
                         slack                                  6.852    

Slack (MET) :             7.156ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[5].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 0.308ns (10.835%)  route 2.535ns (89.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.641ns = ( 17.641 - 10.000 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.704     7.985    ADC/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.308     8.293 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           2.535    10.827    ADC/bit_slip0
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.787    17.641    ADC/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    18.080    
                         clock uncertainty           -0.080    18.000    
    ILOGIC_X0Y16         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    17.983    ADC/pins[5].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.983    
                         arrival time                         -10.827    
  -------------------------------------------------------------------
                         slack                                  7.156    

Slack (MET) :             7.271ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[8].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.721ns  (logic 0.308ns (11.319%)  route 2.413ns (88.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.635ns = ( 17.635 - 10.000 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.704     7.985    ADC/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.308     8.293 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           2.413    10.706    ADC/bit_slip0
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.781    17.635    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    18.074    
                         clock uncertainty           -0.080    17.994    
    ILOGIC_X0Y22         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    17.977    ADC/pins[8].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.977    
                         arrival time                         -10.706    
  -------------------------------------------------------------------
                         slack                                  7.271    

Slack (MET) :             8.130ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[7].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.308ns (16.431%)  route 1.566ns (83.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.647ns = ( 17.647 - 10.000 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.704     7.985    ADC/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.308     8.293 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           1.566     9.859    ADC/bit_slip0
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.793    17.647    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    18.086    
                         clock uncertainty           -0.080    18.006    
    ILOGIC_X0Y46         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    17.989    ADC/pins[7].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.989    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  8.130    

Slack (MET) :             9.017ns  (required time - arrival time)
  Source:                 ADC/counter0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/BS_state0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.361ns (37.055%)  route 0.613ns (62.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.449ns = ( 17.449 - 10.000 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.704     7.985    ADC/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC/counter0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.308     8.293 r  ADC/counter0_reg[0]/Q
                         net (fo=3, routed)           0.613     8.906    ADC/counter0_reg_n_0_[0]
    SLICE_X2Y87          LUT6 (Prop_lut6_I2_O)        0.053     8.959 r  ADC/BS_state0_i_1/O
                         net (fo=1, routed)           0.000     8.959    ADC/BS_state0_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  ADC/BS_state0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.595    17.449    ADC/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC/BS_state0_reg/C
                         clock pessimism              0.535    17.985    
                         clock uncertainty           -0.080    17.905    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.071    17.976    ADC/BS_state0_reg
  -------------------------------------------------------------------
                         required time                         17.976    
                         arrival time                          -8.959    
  -------------------------------------------------------------------
                         slack                                  9.017    

Slack (MET) :             9.087ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.308ns (38.794%)  route 0.486ns (61.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.451ns = ( 17.451 - 10.000 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.704     7.985    ADC/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.308     8.293 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           0.486     8.778    ADC/bit_slip0
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.597    17.451    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.510    17.962    
                         clock uncertainty           -0.080    17.882    
    ILOGIC_X0Y88         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    17.865    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.865    
                         arrival time                          -8.778    
  -------------------------------------------------------------------
                         slack                                  9.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ADC/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/BS_state0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.171ns (65.714%)  route 0.089ns (34.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.662     2.989    ADC/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.107     3.096 r  ADC/counter0_reg[1]/Q
                         net (fo=2, routed)           0.089     3.185    ADC/counter0_reg_n_0_[1]
    SLICE_X2Y87          LUT6 (Prop_lut6_I1_O)        0.064     3.249 r  ADC/BS_state0_i_1/O
                         net (fo=1, routed)           0.000     3.249    ADC/BS_state0_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  ADC/BS_state0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.881     3.633    ADC/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC/BS_state0_reg/C
                         clock pessimism             -0.643     2.989    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.087     3.076    ADC/BS_state0_reg
  -------------------------------------------------------------------
                         required time                         -3.076    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ADC/BS_state0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/bit_slip0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.146ns (47.548%)  route 0.161ns (52.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.662     2.989    ADC/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC/BS_state0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.118     3.107 r  ADC/BS_state0_reg/Q
                         net (fo=4, routed)           0.161     3.268    ADC/state
    SLICE_X2Y87          LUT2 (Prop_lut2_I0_O)        0.028     3.296 r  ADC/bit_slip0_i_1/O
                         net (fo=1, routed)           0.000     3.296    ADC/bit_slip0_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  ADC/bit_slip0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.881     3.633    ADC/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC/bit_slip0_reg/C
                         clock pessimism             -0.643     2.989    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.087     3.076    ADC/bit_slip0_reg
  -------------------------------------------------------------------
                         required time                         -3.076    
                         arrival time                           3.296    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ADC/counter0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.144ns (42.046%)  route 0.198ns (57.954%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.662     2.989    ADC/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC/counter0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.118     3.107 r  ADC/counter0_reg[0]/Q
                         net (fo=3, routed)           0.198     3.306    ADC/counter0_reg_n_0_[0]
    SLICE_X2Y87          LUT4 (Prop_lut4_I1_O)        0.026     3.332 r  ADC/counter0[1]_i_1/O
                         net (fo=1, routed)           0.000     3.332    ADC/counter0[1]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  ADC/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.881     3.633    ADC/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC/counter0_reg[1]/C
                         clock pessimism             -0.643     2.989    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.096     3.085    ADC/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.085    
                         arrival time                           3.332    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.118ns (33.435%)  route 0.235ns (66.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.637ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.662     2.989    ADC/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.118     3.107 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           0.235     3.342    ADC/bit_slip0
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.885     3.637    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.612     3.024    
    ILOGIC_X0Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.091    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.091    
                         arrival time                           3.342    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 ADC/counter0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.146ns (42.382%)  route 0.198ns (57.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.662     2.989    ADC/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC/counter0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.118     3.107 f  ADC/counter0_reg[0]/Q
                         net (fo=3, routed)           0.198     3.306    ADC/counter0_reg_n_0_[0]
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.028     3.334 r  ADC/counter0[0]_i_1/O
                         net (fo=1, routed)           0.000     3.334    ADC/counter0[0]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  ADC/counter0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.881     3.633    ADC/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC/counter0_reg[0]/C
                         clock pessimism             -0.643     2.989    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.087     3.076    ADC/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.076    
                         arrival time                           3.334    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[7].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.118ns (13.342%)  route 0.766ns (86.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.711ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.662     2.989    ADC/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.118     3.107 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           0.766     3.874    ADC/bit_slip0
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.959     3.711    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.452     3.258    
    ILOGIC_X0Y46         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.325    ADC/pins[7].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.325    
                         arrival time                           3.874    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[8].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.358ns  (logic 0.118ns (8.688%)  route 1.240ns (91.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.698ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.662     2.989    ADC/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.118     3.107 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           1.240     4.347    ADC/bit_slip0
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.946     3.698    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.452     3.245    
    ILOGIC_X0Y22         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.312    ADC/pins[8].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.312    
                         arrival time                           4.347    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.106ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[5].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.118ns (8.225%)  route 1.317ns (91.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.704ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.662     2.989    ADC/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.118     3.107 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           1.317     4.424    ADC/bit_slip0
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.952     3.704    ADC/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.452     3.251    
    ILOGIC_X0Y16         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.318    ADC/pins[5].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.318    
                         arrival time                           4.424    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.236ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[6].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.118ns (7.512%)  route 1.453ns (92.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.710ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.662     2.989    ADC/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.118     3.107 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           1.453     4.560    ADC/bit_slip0
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.958     3.710    ADC/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.452     3.257    
    ILOGIC_X0Y8          ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.324    ADC/pins[6].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.324    
                         arrival time                           4.560    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.420ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.148ns (8.652%)  route 1.563ns (91.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.707ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.662     2.989    ADC/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.118     3.107 r  ADC/bit_slip0_reg/Q
                         net (fo=7, routed)           1.036     4.143    ADC/bit_slip0
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.030     4.173 r  ADC/pins[0].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           0.527     4.700    ADC/BS0
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.955     3.707    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.452     3.254    
    ILOGIC_X0Y12         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.026     3.280    ADC/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.280    
                         arrival time                           4.700    
  -------------------------------------------------------------------
                         slack                                  1.420    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_int
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y3    ADC/BUFG_clk_div/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y12     ADC/pins[0].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y6      ADC/pins[1].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y84     ADC/pins[2].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y70     ADC/pins[3].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y88     ADC/pins[4].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y16     ADC/pins[5].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y8      ADC/pins[6].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y46     ADC/pins[7].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y22     ADC/pins[8].ISERDESE2_inst/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X2Y87      ADC/counter0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X2Y87      ADC/counter0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y87      ADC/BS_state0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y87      ADC/bit_slip0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y87      ADC/counter0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y87      ADC/BS_state0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y87      ADC/bit_slip0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y87      ADC/counter0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y87      ADC/BS_state0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y87      ADC/bit_slip0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y87      ADC/counter0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y87      ADC/counter0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y87      ADC/BS_state0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y87      ADC/bit_slip0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y87      ADC/counter0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y87      ADC/counter0_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_int
  To Clock:  clk_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.350ns,  Total Violation       -0.350ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_int
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         1.250       -0.350     BUFGCTRL_X0Y4    ADC/BUFG_clk/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.250       0.001      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y12     ADC/pins[0].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y12     ADC/pins[0].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y6      ADC/pins[1].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y6      ADC/pins[1].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y84     ADC/pins[2].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y84     ADC/pins[2].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y70     ADC/pins[3].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y70     ADC/pins[3].ISERDESE2_inst/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.250       212.110    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.897ns  (required time - arrival time)
  Source:                 ADC/pins[8].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x11/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.573ns (20.192%)  route 2.265ns (79.808%))
  Logic Levels:           0  
  Clock Path Skew:        -3.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 14.275 - 10.000 ) 
    Source Clock Delay      (SCD):    8.170ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.889     8.170    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     8.743 r  ADC/pins[8].ISERDESE2_inst/Q2
                         net (fo=8, routed)           2.265    11.007    LBO2/PD/e_in[1]
    DSP48_X1Y20          DSP48E1                                      r  LBO2/PD/b0x11/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.601    14.275    LBO2/PD/clk_in
    DSP48_X1Y20          DSP48E1                                      r  LBO2/PD/b0x11/CLK
                         clock pessimism              0.204    14.479    
                         clock uncertainty           -0.194    14.285    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.381    13.904    LBO2/PD/b0x11
  -------------------------------------------------------------------
                         required time                         13.904    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                  2.897    

Slack (MET) :             3.079ns  (required time - arrival time)
  Source:                 ADC/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LP1/b0x11__1/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.573ns (20.324%)  route 2.246ns (79.676%))
  Logic Levels:           0  
  Clock Path Skew:        -3.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 14.455 - 10.000 ) 
    Source Clock Delay      (SCD):    8.186ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.905     8.186    ADC/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.573     8.759 r  ADC/pins[1].ISERDESE2_inst/Q1
                         net (fo=4, routed)           2.246    11.005    LP1/signal_in[0]
    DSP48_X1Y10          DSP48E1                                      r  LP1/b0x11__1/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.781    14.455    LP1/clk_in
    DSP48_X1Y10          DSP48E1                                      r  LP1/b0x11__1/CLK
                         clock pessimism              0.204    14.659    
                         clock uncertainty           -0.194    14.465    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.381    14.084    LP1/b0x11__1
  -------------------------------------------------------------------
                         required time                         14.084    
                         arrival time                         -11.005    
  -------------------------------------------------------------------
                         slack                                  3.079    

Slack (MET) :             3.080ns  (required time - arrival time)
  Source:                 ADC/pins[8].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x11__0/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.573ns (21.595%)  route 2.080ns (78.405%))
  Logic Levels:           0  
  Clock Path Skew:        -3.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 14.274 - 10.000 ) 
    Source Clock Delay      (SCD):    8.170ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.889     8.170    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.573     8.743 r  ADC/pins[8].ISERDESE2_inst/Q3
                         net (fo=4, routed)           2.080    10.823    LBO2/PD/e_in[3]
    DSP48_X1Y21          DSP48E1                                      r  LBO2/PD/b0x11__0/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.600    14.274    LBO2/PD/clk_in
    DSP48_X1Y21          DSP48E1                                      r  LBO2/PD/b0x11__0/CLK
                         clock pessimism              0.204    14.478    
                         clock uncertainty           -0.194    14.284    
    DSP48_X1Y21          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.381    13.903    LBO2/PD/b0x11__0
  -------------------------------------------------------------------
                         required time                         13.903    
                         arrival time                         -10.823    
  -------------------------------------------------------------------
                         slack                                  3.080    

Slack (MET) :             3.082ns  (required time - arrival time)
  Source:                 ADC/pins[8].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x11__1/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.573ns (20.135%)  route 2.273ns (79.865%))
  Logic Levels:           0  
  Clock Path Skew:        -3.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 14.468 - 10.000 ) 
    Source Clock Delay      (SCD):    8.170ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.889     8.170    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     8.743 r  ADC/pins[8].ISERDESE2_inst/Q2
                         net (fo=8, routed)           2.273    11.015    LBO2/PD/e_in[1]
    DSP48_X1Y18          DSP48E1                                      r  LBO2/PD/b0x11__1/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.794    14.468    LBO2/PD/clk_in
    DSP48_X1Y18          DSP48E1                                      r  LBO2/PD/b0x11__1/CLK
                         clock pessimism              0.204    14.672    
                         clock uncertainty           -0.194    14.478    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.381    14.097    LBO2/PD/b0x11__1
  -------------------------------------------------------------------
                         required time                         14.097    
                         arrival time                         -11.015    
  -------------------------------------------------------------------
                         slack                                  3.082    

Slack (MET) :             3.112ns  (required time - arrival time)
  Source:                 ADC/pins[8].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x11__0/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.573ns (21.853%)  route 2.049ns (78.147%))
  Logic Levels:           0  
  Clock Path Skew:        -3.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 14.274 - 10.000 ) 
    Source Clock Delay      (SCD):    8.170ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.889     8.170    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.573     8.743 r  ADC/pins[8].ISERDESE2_inst/Q6
                         net (fo=4, routed)           2.049    10.792    LBO2/PD/e_in[9]
    DSP48_X1Y21          DSP48E1                                      r  LBO2/PD/b0x11__0/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.600    14.274    LBO2/PD/clk_in
    DSP48_X1Y21          DSP48E1                                      r  LBO2/PD/b0x11__0/CLK
                         clock pessimism              0.204    14.478    
                         clock uncertainty           -0.194    14.284    
    DSP48_X1Y21          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.381    13.903    LBO2/PD/b0x11__0
  -------------------------------------------------------------------
                         required time                         13.903    
                         arrival time                         -10.792    
  -------------------------------------------------------------------
                         slack                                  3.112    

Slack (MET) :             3.157ns  (required time - arrival time)
  Source:                 ADC/pins[8].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x11__0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.573ns (22.236%)  route 2.004ns (77.764%))
  Logic Levels:           0  
  Clock Path Skew:        -3.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 14.274 - 10.000 ) 
    Source Clock Delay      (SCD):    8.170ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.889     8.170    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573     8.743 r  ADC/pins[8].ISERDESE2_inst/Q4
                         net (fo=4, routed)           2.004    10.746    LBO2/PD/e_in[5]
    DSP48_X1Y21          DSP48E1                                      r  LBO2/PD/b0x11__0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.600    14.274    LBO2/PD/clk_in
    DSP48_X1Y21          DSP48E1                                      r  LBO2/PD/b0x11__0/CLK
                         clock pessimism              0.204    14.478    
                         clock uncertainty           -0.194    14.284    
    DSP48_X1Y21          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.381    13.903    LBO2/PD/b0x11__0
  -------------------------------------------------------------------
                         required time                         13.903    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                  3.157    

Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 ADC/pins[7].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x11__0/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.573ns (22.915%)  route 1.928ns (77.085%))
  Logic Levels:           0  
  Clock Path Skew:        -3.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 14.274 - 10.000 ) 
    Source Clock Delay      (SCD):    8.186ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.905     8.186    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.573     8.759 r  ADC/pins[7].ISERDESE2_inst/Q8
                         net (fo=16, routed)          1.928    10.686    LBO2/PD/e_in[14]
    DSP48_X1Y21          DSP48E1                                      r  LBO2/PD/b0x11__0/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.600    14.274    LBO2/PD/clk_in
    DSP48_X1Y21          DSP48E1                                      r  LBO2/PD/b0x11__0/CLK
                         clock pessimism              0.204    14.478    
                         clock uncertainty           -0.194    14.284    
    DSP48_X1Y21          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.381    13.903    LBO2/PD/b0x11__0
  -------------------------------------------------------------------
                         required time                         13.903    
                         arrival time                         -10.686    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 ADC/pins[7].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x11__0/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.573ns (22.915%)  route 1.928ns (77.085%))
  Logic Levels:           0  
  Clock Path Skew:        -3.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 14.274 - 10.000 ) 
    Source Clock Delay      (SCD):    8.186ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.905     8.186    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.573     8.759 r  ADC/pins[7].ISERDESE2_inst/Q8
                         net (fo=16, routed)          1.928    10.686    LBO2/PD/e_in[14]
    DSP48_X1Y21          DSP48E1                                      r  LBO2/PD/b0x11__0/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.600    14.274    LBO2/PD/clk_in
    DSP48_X1Y21          DSP48E1                                      r  LBO2/PD/b0x11__0/CLK
                         clock pessimism              0.204    14.478    
                         clock uncertainty           -0.194    14.284    
    DSP48_X1Y21          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.381    13.903    LBO2/PD/b0x11__0
  -------------------------------------------------------------------
                         required time                         13.903    
                         arrival time                         -10.686    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.220ns  (required time - arrival time)
  Source:                 ADC/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LP1/b1x00__0/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.573ns (21.318%)  route 2.115ns (78.682%))
  Logic Levels:           0  
  Clock Path Skew:        -3.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    8.186ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.905     8.186    ADC/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573     8.759 r  ADC/pins[1].ISERDESE2_inst/Q5
                         net (fo=4, routed)           2.115    10.873    LP1/signal_in[8]
    DSP48_X0Y13          DSP48E1                                      r  LP1/b1x00__0/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.790    14.464    LP1/clk_in
    DSP48_X0Y13          DSP48E1                                      r  LP1/b1x00__0/CLK
                         clock pessimism              0.204    14.668    
                         clock uncertainty           -0.194    14.474    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.381    14.093    LP1/b1x00__0
  -------------------------------------------------------------------
                         required time                         14.093    
                         arrival time                         -10.873    
  -------------------------------------------------------------------
                         slack                                  3.220    

Slack (MET) :             3.226ns  (required time - arrival time)
  Source:                 ADC/pins[8].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x11__0/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 0.573ns (22.851%)  route 1.935ns (77.149%))
  Logic Levels:           0  
  Clock Path Skew:        -3.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 14.274 - 10.000 ) 
    Source Clock Delay      (SCD):    8.170ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.889     8.170    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     8.743 r  ADC/pins[8].ISERDESE2_inst/Q2
                         net (fo=8, routed)           1.935    10.677    LBO2/PD/e_in[1]
    DSP48_X1Y21          DSP48E1                                      r  LBO2/PD/b0x11__0/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.600    14.274    LBO2/PD/clk_in
    DSP48_X1Y21          DSP48E1                                      r  LBO2/PD/b0x11__0/CLK
                         clock pessimism              0.204    14.478    
                         clock uncertainty           -0.194    14.284    
    DSP48_X1Y21          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.381    13.903    LBO2/PD/b0x11__0
  -------------------------------------------------------------------
                         required time                         13.903    
                         arrival time                         -10.677    
  -------------------------------------------------------------------
                         slack                                  3.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.159ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.193ns (50.212%)  route 0.191ns (49.788%))
  Logic Levels:           0  
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.665     2.992    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     3.185 r  ADC/pins[4].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.191     3.377    ADC/p_40_out
    SLICE_X1Y88          FDRE                                         r  ADC/FR0_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.883     2.132    ADC/clk_in
    SLICE_X1Y88          FDRE                                         r  ADC/FR0_out_reg[0]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.040     2.218    ADC/FR0_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           3.377    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.161ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.193ns (50.212%)  route 0.191ns (49.788%))
  Logic Levels:           0  
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.665     2.992    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     3.185 r  ADC/pins[4].ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.191     3.377    ADC/p_45_out
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.883     2.132    ADC/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[5]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.038     2.216    ADC/FR0_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           3.377    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.199ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.193ns (45.099%)  route 0.235ns (54.901%))
  Logic Levels:           0  
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.665     2.992    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     3.185 r  ADC/pins[4].ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.235     3.420    ADC/p_47_out
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.883     2.132    ADC/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[7]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.043     2.221    ADC/FR0_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           3.420    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.212ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.193ns (43.961%)  route 0.246ns (56.039%))
  Logic Levels:           0  
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.665     2.992    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.193     3.185 r  ADC/pins[4].ISERDESE2_inst/Q6
                         net (fo=1, routed)           0.246     3.431    ADC/p_42_out
    SLICE_X1Y88          FDRE                                         r  ADC/FR0_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.883     2.132    ADC/clk_in
    SLICE_X1Y88          FDRE                                         r  ADC/FR0_out_reg[2]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.041     2.219    ADC/FR0_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           3.431    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.246ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.193ns (40.641%)  route 0.282ns (59.359%))
  Logic Levels:           0  
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.665     2.992    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.193     3.185 r  ADC/pins[4].ISERDESE2_inst/Q5
                         net (fo=1, routed)           0.282     3.467    ADC/p_43_out
    SLICE_X1Y88          FDRE                                         r  ADC/FR0_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.883     2.132    ADC/clk_in
    SLICE_X1Y88          FDRE                                         r  ADC/FR0_out_reg[3]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.043     2.221    ADC/FR0_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           3.467    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.247ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.193ns (41.011%)  route 0.278ns (58.989%))
  Logic Levels:           0  
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.665     2.992    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.193     3.185 r  ADC/pins[4].ISERDESE2_inst/Q7
                         net (fo=1, routed)           0.278     3.463    ADC/p_41_out
    SLICE_X1Y88          FDRE                                         r  ADC/FR0_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.883     2.132    ADC/clk_in
    SLICE_X1Y88          FDRE                                         r  ADC/FR0_out_reg[1]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.038     2.216    ADC/FR0_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           3.463    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.249ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.193ns (40.629%)  route 0.282ns (59.371%))
  Logic Levels:           0  
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.665     2.992    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.193     3.185 r  ADC/pins[4].ISERDESE2_inst/Q4
                         net (fo=1, routed)           0.282     3.467    ADC/p_44_out
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.883     2.132    ADC/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[4]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.040     2.218    ADC/FR0_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           3.467    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.253ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.193ns (40.218%)  route 0.287ns (59.782%))
  Logic Levels:           0  
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.665     2.992    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.193     3.185 r  ADC/pins[4].ISERDESE2_inst/Q2
                         net (fo=1, routed)           0.287     3.472    ADC/p_46_out
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.883     2.132    ADC/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[6]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.041     2.219    ADC/FR0_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           3.472    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 ADC/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO1/PD/b1x00__0/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.193ns (32.896%)  route 0.394ns (67.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.663     2.990    ADC/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     3.183 r  ADC/pins[2].ISERDESE2_inst/Q8
                         net (fo=16, routed)          0.394     3.577    LBO1/PD/e_in[14]
    DSP48_X0Y33          DSP48E1                                      r  LBO1/PD/b1x00__0/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.911     2.160    LBO1/PD/clk_in
    DSP48_X0Y33          DSP48E1                                      r  LBO1/PD/b1x00__0/CLK
                         clock pessimism             -0.147     2.013    
                         clock uncertainty            0.194     2.206    
    DSP48_X0Y33          DSP48E1 (Hold_dsp48e1_CLK_B[16])
                                                      0.070     2.276    LBO1/PD/b1x00__0
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           3.577    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.306ns  (arrival time - required time)
  Source:                 ADC/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO1/PD/b1x00__2/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.193ns (32.758%)  route 0.396ns (67.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.658     2.985    ADC/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.193     3.178 r  ADC/pins[3].ISERDESE2_inst/Q5
                         net (fo=4, routed)           0.396     3.574    LBO1/PD/e_in[7]
    DSP48_X0Y29          DSP48E1                                      r  LBO1/PD/b1x00__2/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.903     2.152    LBO1/PD/clk_in
    DSP48_X0Y29          DSP48E1                                      r  LBO1/PD/b1x00__2/CLK
                         clock pessimism             -0.147     2.005    
                         clock uncertainty            0.194     2.198    
    DSP48_X0Y29          DSP48E1 (Hold_dsp48e1_CLK_B[7])
                                                      0.070     2.268    LBO1/PD/b1x00__2
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           3.574    
  -------------------------------------------------------------------
                         slack                                  1.306    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.175ns,  Total Violation       -0.296ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 LBO1/PI/signal_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.530ns  (logic 0.612ns (8.127%)  route 6.918ns (91.873%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.262ns = ( 12.262 - 5.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.651     4.529    LBO1/PI/clk_in
    SLICE_X11Y98         FDRE                                         r  LBO1/PI/signal_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.246     4.775 r  LBO1/PI/signal_out_reg[14]/Q
                         net (fo=1, routed)           6.918    11.693    relockSweep1/e_out[14]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.158    11.851 r  relockSweep1/data_in[15]_i_3/O
                         net (fo=1, routed)           0.000    11.851    relockSweep1/data_in[15]_i_3_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.208    12.059 r  relockSweep1/data_in_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.059    DAC0/D[15]
    SLICE_X6Y102         FDRE                                         r  DAC0/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.403    12.262    DAC0/clkD
    SLICE_X6Y102         FDRE                                         r  DAC0/data_in_reg[15]/C
                         clock pessimism              0.204    12.467    
                         clock uncertainty           -0.186    12.281    
    SLICE_X6Y102         FDRE (Setup_fdre_C_D)        0.084    12.365    DAC0/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                         -12.059    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 LBO1/PI/signal_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.460ns  (logic 0.542ns (7.265%)  route 6.918ns (92.735%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.262ns = ( 12.262 - 5.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.651     4.529    LBO1/PI/clk_in
    SLICE_X11Y98         FDRE                                         r  LBO1/PI/signal_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.246     4.775 r  LBO1/PI/signal_out_reg[14]/Q
                         net (fo=1, routed)           6.918    11.693    relockSweep1/e_out[14]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.158    11.851 r  relockSweep1/data_in[15]_i_3/O
                         net (fo=1, routed)           0.000    11.851    relockSweep1/data_in[15]_i_3_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.138    11.989 r  relockSweep1/data_in_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.989    DAC0/D[14]
    SLICE_X6Y102         FDRE                                         r  DAC0/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.403    12.262    DAC0/clkD
    SLICE_X6Y102         FDRE                                         r  DAC0/data_in_reg[14]/C
                         clock pessimism              0.204    12.467    
                         clock uncertainty           -0.186    12.281    
    SLICE_X6Y102         FDRE (Setup_fdre_C_D)        0.084    12.365    DAC0/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.563ns  (logic 0.873ns (11.543%)  route 6.690ns (88.457%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        3.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.262ns = ( 12.262 - 5.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.512     4.390    relockSweep1/clk_in
    SLICE_X7Y100         FDRE                                         r  relockSweep1/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.269     4.659 r  relockSweep1/signal_out_reg[2]/Q
                         net (fo=2, routed)           6.689    11.348    relockSweep1/relock1_out[2]
    SLICE_X6Y99          LUT2 (Prop_lut2_I0_O)        0.053    11.401 r  relockSweep1/data_in[3]_i_3/O
                         net (fo=1, routed)           0.000    11.401    relockSweep1/data_in[3]_i_3_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219    11.620 r  relockSweep1/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.620    relockSweep1/data_in_reg[3]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.680 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.680    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.740 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.740    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    11.952 r  relockSweep1/data_in_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.952    DAC0/D[13]
    SLICE_X6Y102         FDRE                                         r  DAC0/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.403    12.262    DAC0/clkD
    SLICE_X6Y102         FDRE                                         r  DAC0/data_in_reg[13]/C
                         clock pessimism              0.204    12.467    
                         clock uncertainty           -0.186    12.281    
    SLICE_X6Y102         FDRE (Setup_fdre_C_D)        0.084    12.365    DAC0/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                         -11.952    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.503ns  (logic 0.813ns (10.836%)  route 6.690ns (89.164%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        3.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.262ns = ( 12.262 - 5.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.512     4.390    relockSweep1/clk_in
    SLICE_X7Y100         FDRE                                         r  relockSweep1/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.269     4.659 r  relockSweep1/signal_out_reg[2]/Q
                         net (fo=2, routed)           6.689    11.348    relockSweep1/relock1_out[2]
    SLICE_X6Y99          LUT2 (Prop_lut2_I0_O)        0.053    11.401 r  relockSweep1/data_in[3]_i_3/O
                         net (fo=1, routed)           0.000    11.401    relockSweep1/data_in[3]_i_3_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219    11.620 r  relockSweep1/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.620    relockSweep1/data_in_reg[3]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.680 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.680    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    11.892 r  relockSweep1/data_in_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.892    DAC0/D[9]
    SLICE_X6Y101         FDRE                                         r  DAC0/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.403    12.262    DAC0/clkD
    SLICE_X6Y101         FDRE                                         r  DAC0/data_in_reg[9]/C
                         clock pessimism              0.204    12.467    
                         clock uncertainty           -0.186    12.281    
    SLICE_X6Y101         FDRE (Setup_fdre_C_D)        0.084    12.365    DAC0/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                         -11.892    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.486ns  (logic 0.796ns (10.633%)  route 6.690ns (89.367%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        3.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.262ns = ( 12.262 - 5.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.512     4.390    relockSweep1/clk_in
    SLICE_X7Y100         FDRE                                         r  relockSweep1/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.269     4.659 r  relockSweep1/signal_out_reg[2]/Q
                         net (fo=2, routed)           6.689    11.348    relockSweep1/relock1_out[2]
    SLICE_X6Y99          LUT2 (Prop_lut2_I0_O)        0.053    11.401 r  relockSweep1/data_in[3]_i_3/O
                         net (fo=1, routed)           0.000    11.401    relockSweep1/data_in[3]_i_3_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219    11.620 r  relockSweep1/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.620    relockSweep1/data_in_reg[3]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.680 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.680    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.740 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.740    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    11.875 r  relockSweep1/data_in_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.875    DAC0/D[12]
    SLICE_X6Y102         FDRE                                         r  DAC0/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.403    12.262    DAC0/clkD
    SLICE_X6Y102         FDRE                                         r  DAC0/data_in_reg[12]/C
                         clock pessimism              0.204    12.467    
                         clock uncertainty           -0.186    12.281    
    SLICE_X6Y102         FDRE (Setup_fdre_C_D)        0.084    12.365    DAC0/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                         -11.875    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.472ns  (logic 0.782ns (10.466%)  route 6.690ns (89.534%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        3.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.262ns = ( 12.262 - 5.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.512     4.390    relockSweep1/clk_in
    SLICE_X7Y100         FDRE                                         r  relockSweep1/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.269     4.659 r  relockSweep1/signal_out_reg[2]/Q
                         net (fo=2, routed)           6.689    11.348    relockSweep1/relock1_out[2]
    SLICE_X6Y99          LUT2 (Prop_lut2_I0_O)        0.053    11.401 r  relockSweep1/data_in[3]_i_3/O
                         net (fo=1, routed)           0.000    11.401    relockSweep1/data_in[3]_i_3_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219    11.620 r  relockSweep1/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.620    relockSweep1/data_in_reg[3]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.680 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.680    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    11.861 r  relockSweep1/data_in_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.861    DAC0/D[11]
    SLICE_X6Y101         FDRE                                         r  DAC0/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.403    12.262    DAC0/clkD
    SLICE_X6Y101         FDRE                                         r  DAC0/data_in_reg[11]/C
                         clock pessimism              0.204    12.467    
                         clock uncertainty           -0.186    12.281    
    SLICE_X6Y101         FDRE (Setup_fdre_C_D)        0.084    12.365    DAC0/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                         -11.861    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.443ns  (logic 0.753ns (10.117%)  route 6.690ns (89.883%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.262ns = ( 12.262 - 5.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.512     4.390    relockSweep1/clk_in
    SLICE_X7Y100         FDRE                                         r  relockSweep1/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.269     4.659 r  relockSweep1/signal_out_reg[2]/Q
                         net (fo=2, routed)           6.689    11.348    relockSweep1/relock1_out[2]
    SLICE_X6Y99          LUT2 (Prop_lut2_I0_O)        0.053    11.401 r  relockSweep1/data_in[3]_i_3/O
                         net (fo=1, routed)           0.000    11.401    relockSweep1/data_in[3]_i_3_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219    11.620 r  relockSweep1/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.620    relockSweep1/data_in_reg[3]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    11.832 r  relockSweep1/data_in_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.832    DAC0/D[5]
    SLICE_X6Y100         FDRE                                         r  DAC0/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.403    12.262    DAC0/clkD
    SLICE_X6Y100         FDRE                                         r  DAC0/data_in_reg[5]/C
                         clock pessimism              0.204    12.467    
                         clock uncertainty           -0.186    12.281    
    SLICE_X6Y100         FDRE (Setup_fdre_C_D)        0.084    12.365    DAC0/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                         -11.832    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.428ns  (logic 0.738ns (9.936%)  route 6.690ns (90.064%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        3.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.262ns = ( 12.262 - 5.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.512     4.390    relockSweep1/clk_in
    SLICE_X7Y100         FDRE                                         r  relockSweep1/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.269     4.659 r  relockSweep1/signal_out_reg[2]/Q
                         net (fo=2, routed)           6.689    11.348    relockSweep1/relock1_out[2]
    SLICE_X6Y99          LUT2 (Prop_lut2_I0_O)        0.053    11.401 r  relockSweep1/data_in[3]_i_3/O
                         net (fo=1, routed)           0.000    11.401    relockSweep1/data_in[3]_i_3_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219    11.620 r  relockSweep1/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.620    relockSweep1/data_in_reg[3]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.680 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.680    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137    11.817 r  relockSweep1/data_in_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.817    DAC0/D[10]
    SLICE_X6Y101         FDRE                                         r  DAC0/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.403    12.262    DAC0/clkD
    SLICE_X6Y101         FDRE                                         r  DAC0/data_in_reg[10]/C
                         clock pessimism              0.204    12.467    
                         clock uncertainty           -0.186    12.281    
    SLICE_X6Y101         FDRE (Setup_fdre_C_D)        0.084    12.365    DAC0/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                         -11.817    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.426ns  (logic 0.736ns (9.911%)  route 6.690ns (90.089%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        3.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.262ns = ( 12.262 - 5.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.512     4.390    relockSweep1/clk_in
    SLICE_X7Y100         FDRE                                         r  relockSweep1/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.269     4.659 r  relockSweep1/signal_out_reg[2]/Q
                         net (fo=2, routed)           6.689    11.348    relockSweep1/relock1_out[2]
    SLICE_X6Y99          LUT2 (Prop_lut2_I0_O)        0.053    11.401 r  relockSweep1/data_in[3]_i_3/O
                         net (fo=1, routed)           0.000    11.401    relockSweep1/data_in[3]_i_3_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219    11.620 r  relockSweep1/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.620    relockSweep1/data_in_reg[3]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.680 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.680    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    11.815 r  relockSweep1/data_in_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.815    DAC0/D[8]
    SLICE_X6Y101         FDRE                                         r  DAC0/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.403    12.262    DAC0/clkD
    SLICE_X6Y101         FDRE                                         r  DAC0/data_in_reg[8]/C
                         clock pessimism              0.204    12.467    
                         clock uncertainty           -0.186    12.281    
    SLICE_X6Y101         FDRE (Setup_fdre_C_D)        0.084    12.365    DAC0/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                         -11.815    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.722ns (9.741%)  route 6.690ns (90.259%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.262ns = ( 12.262 - 5.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.512     4.390    relockSweep1/clk_in
    SLICE_X7Y100         FDRE                                         r  relockSweep1/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.269     4.659 r  relockSweep1/signal_out_reg[2]/Q
                         net (fo=2, routed)           6.689    11.348    relockSweep1/relock1_out[2]
    SLICE_X6Y99          LUT2 (Prop_lut2_I0_O)        0.053    11.401 r  relockSweep1/data_in[3]_i_3/O
                         net (fo=1, routed)           0.000    11.401    relockSweep1/data_in[3]_i_3_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219    11.620 r  relockSweep1/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.620    relockSweep1/data_in_reg[3]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    11.801 r  relockSweep1/data_in_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.801    DAC0/D[7]
    SLICE_X6Y100         FDRE                                         r  DAC0/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.403    12.262    DAC0/clkD
    SLICE_X6Y100         FDRE                                         r  DAC0/data_in_reg[7]/C
                         clock pessimism              0.204    12.467    
                         clock uncertainty           -0.186    12.281    
    SLICE_X6Y100         FDRE (Setup_fdre_C_D)        0.084    12.365    DAC0/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                         -11.801    
  -------------------------------------------------------------------
                         slack                                  0.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.175ns  (arrival time - required time)
  Source:                 LBO1/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.395ns (10.248%)  route 3.459ns (89.752%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.995ns
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.538     4.211    LBO1/PI/clk_in
    SLICE_X10Y96         FDRE                                         r  LBO1/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDRE (Prop_fdre_C_Q)         0.248     4.459 r  LBO1/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           3.459     7.919    relockSweep1/e_out[2]
    SLICE_X6Y99          LUT2 (Prop_lut2_I1_O)        0.042     7.961 r  relockSweep1/data_in[3]_i_3/O
                         net (fo=1, routed)           0.000     7.961    relockSweep1/data_in[3]_i_3_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.105     8.066 r  relockSweep1/data_in_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.066    DAC0/D[2]
    SLICE_X6Y99          FDRE                                         r  DAC0/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.709     7.995    DAC0/clkD
    SLICE_X6Y99          FDRE                                         r  DAC0/data_in_reg[2]/C
                         clock pessimism             -0.204     7.790    
                         clock uncertainty            0.186     7.976    
    SLICE_X6Y99          FDRE (Hold_fdre_C_D)         0.264     8.240    DAC0/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -8.240    
                         arrival time                           8.066    
  -------------------------------------------------------------------
                         slack                                 -0.175    

Slack (VIOLATED) :        -0.122ns  (arrival time - required time)
  Source:                 LBO1/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.448ns (11.466%)  route 3.459ns (88.534%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.995ns
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.538     4.211    LBO1/PI/clk_in
    SLICE_X10Y96         FDRE                                         r  LBO1/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDRE (Prop_fdre_C_Q)         0.248     4.459 r  LBO1/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           3.459     7.919    relockSweep1/e_out[2]
    SLICE_X6Y99          LUT2 (Prop_lut2_I1_O)        0.042     7.961 r  relockSweep1/data_in[3]_i_3/O
                         net (fo=1, routed)           0.000     7.961    relockSweep1/data_in[3]_i_3_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.158     8.119 r  relockSweep1/data_in_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.119    DAC0/D[3]
    SLICE_X6Y99          FDRE                                         r  DAC0/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.709     7.995    DAC0/clkD
    SLICE_X6Y99          FDRE                                         r  DAC0/data_in_reg[3]/C
                         clock pessimism             -0.204     7.790    
                         clock uncertainty            0.186     7.976    
    SLICE_X6Y99          FDRE (Hold_fdre_C_D)         0.264     8.240    DAC0/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -8.240    
                         arrival time                           8.119    
  -------------------------------------------------------------------
                         slack                                 -0.122    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 LBO1/PI/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.392ns (10.085%)  route 3.495ns (89.915%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.798ns
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.538     4.211    LBO1/PI/clk_in
    SLICE_X10Y96         FDRE                                         r  LBO1/PI/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDRE (Prop_fdre_C_Q)         0.248     4.459 r  LBO1/PI/signal_out_reg[5]/Q
                         net (fo=1, routed)           3.495     7.954    relockSweep1/e_out[5]
    SLICE_X6Y100         LUT2 (Prop_lut2_I1_O)        0.042     7.996 r  relockSweep1/data_in[7]_i_4/O
                         net (fo=1, routed)           0.000     7.996    relockSweep1/data_in[7]_i_4_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.102     8.098 r  relockSweep1/data_in_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.098    DAC0/D[5]
    SLICE_X6Y100         FDRE                                         r  DAC0/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.512     7.798    DAC0/clkD
    SLICE_X6Y100         FDRE                                         r  DAC0/data_in_reg[5]/C
                         clock pessimism             -0.204     7.593    
                         clock uncertainty            0.186     7.779    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.264     8.043    DAC0/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -8.043    
                         arrival time                           8.098    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 LBO1/PI/signal_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.363ns (9.340%)  route 3.523ns (90.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.798ns
    Source Clock Delay      (SCD):    4.212ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.539     4.212    LBO1/PI/clk_in
    SLICE_X11Y98         FDRE                                         r  LBO1/PI/signal_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.216     4.428 r  LBO1/PI/signal_out_reg[11]/Q
                         net (fo=1, routed)           3.523     7.952    relockSweep1/e_out[11]
    SLICE_X6Y101         LUT2 (Prop_lut2_I1_O)        0.042     7.994 r  relockSweep1/data_in[11]_i_2/O
                         net (fo=1, routed)           0.000     7.994    relockSweep1/data_in[11]_i_2_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.105     8.099 r  relockSweep1/data_in_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.099    DAC0/D[11]
    SLICE_X6Y101         FDRE                                         r  DAC0/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.512     7.798    DAC0/clkD
    SLICE_X6Y101         FDRE                                         r  DAC0/data_in_reg[11]/C
                         clock pessimism             -0.204     7.593    
                         clock uncertainty            0.186     7.779    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.264     8.043    DAC0/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -8.043    
                         arrival time                           8.099    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 LP1/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 0.216ns (5.452%)  route 3.746ns (94.548%))
  Logic Levels:           0  
  Clock Path Skew:        3.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.995ns
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.596     4.269    LP1/clk_in
    SLICE_X7Y90          FDRE                                         r  LP1/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.216     4.485 r  LP1/signal_out_reg[5]/Q
                         net (fo=3, routed)           3.746     8.231    DAC0/D[21]
    SLICE_X2Y97          FDRE                                         r  DAC0/data_in_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.709     7.995    DAC0/clkD
    SLICE_X2Y97          FDRE                                         r  DAC0/data_in_reg[23]/C
                         clock pessimism             -0.204     7.790    
                         clock uncertainty            0.186     7.976    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.182     8.158    DAC0/data_in_reg[23]
  -------------------------------------------------------------------
                         required time                         -8.158    
                         arrival time                           8.231    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 LP1/signal_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.216ns (5.711%)  route 3.566ns (94.289%))
  Logic Levels:           0  
  Clock Path Skew:        3.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.798ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.597     4.270    LP1/clk_in
    SLICE_X7Y95          FDRE                                         r  LP1/signal_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.216     4.486 r  LP1/signal_out_reg[11]/Q
                         net (fo=3, routed)           3.566     8.052    DAC0/D[27]
    SLICE_X2Y104         FDRE                                         r  DAC0/data_in_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.512     7.798    DAC0/clkD
    SLICE_X2Y104         FDRE                                         r  DAC0/data_in_reg[29]/C
                         clock pessimism             -0.204     7.593    
                         clock uncertainty            0.186     7.779    
    SLICE_X2Y104         FDRE (Hold_fdre_C_D)         0.191     7.970    DAC0/data_in_reg[29]
  -------------------------------------------------------------------
                         required time                         -7.970    
                         arrival time                           8.052    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 LP1/signal_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.216ns (5.470%)  route 3.733ns (94.530%))
  Logic Levels:           0  
  Clock Path Skew:        3.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.995ns
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.596     4.269    LP1/clk_in
    SLICE_X7Y90          FDRE                                         r  LP1/signal_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.216     4.485 r  LP1/signal_out_reg[13]/Q
                         net (fo=3, routed)           3.733     8.218    DAC0/D[29]
    SLICE_X3Y97          FDRE                                         r  DAC0/data_in_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.709     7.995    DAC0/clkD
    SLICE_X3Y97          FDRE                                         r  DAC0/data_in_reg[31]/C
                         clock pessimism             -0.204     7.790    
                         clock uncertainty            0.186     7.976    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.150     8.126    DAC0/data_in_reg[31]
  -------------------------------------------------------------------
                         required time                         -8.126    
                         arrival time                           8.218    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 relockSweep1/signal_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 0.558ns (13.731%)  route 3.506ns (86.269%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        3.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.798ns
    Source Clock Delay      (SCD):    4.076ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.403     4.076    relockSweep1/clk_in
    SLICE_X7Y100         FDRE                                         r  relockSweep1/signal_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.197     4.273 r  relockSweep1/signal_out_reg[7]/Q
                         net (fo=2, routed)           3.506     7.779    relockSweep1/relock1_out[7]
    SLICE_X6Y100         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.270     8.049 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.049    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.091     8.140 r  relockSweep1/data_in_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.140    DAC0/D[8]
    SLICE_X6Y101         FDRE                                         r  DAC0/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.512     7.798    DAC0/clkD
    SLICE_X6Y101         FDRE                                         r  DAC0/data_in_reg[8]/C
                         clock pessimism             -0.204     7.593    
                         clock uncertainty            0.186     7.779    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.264     8.043    DAC0/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -8.043    
                         arrival time                           8.140    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 LBO1/PI/signal_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 0.395ns (9.572%)  route 3.731ns (90.428%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.798ns
    Source Clock Delay      (SCD):    4.017ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.344     4.017    LBO1/PI/clk_in
    SLICE_X10Y102        FDRE                                         r  LBO1/PI/signal_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.248     4.265 r  LBO1/PI/signal_out_reg[15]/Q
                         net (fo=1, routed)           3.731     7.997    relockSweep1/e_out[15]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.042     8.039 r  relockSweep1/data_in[15]_i_2/O
                         net (fo=1, routed)           0.000     8.039    relockSweep1/data_in[15]_i_2_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.105     8.144 r  relockSweep1/data_in_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.144    DAC0/D[15]
    SLICE_X6Y102         FDRE                                         r  DAC0/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.512     7.798    DAC0/clkD
    SLICE_X6Y102         FDRE                                         r  DAC0/data_in_reg[15]/C
                         clock pessimism             -0.204     7.593    
                         clock uncertainty            0.186     7.779    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.264     8.043    DAC0/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -8.043    
                         arrival time                           8.144    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 relockSweep1/signal_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 0.495ns (12.159%)  route 3.576ns (87.841%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        3.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.798ns
    Source Clock Delay      (SCD):    4.076ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.403     4.076    relockSweep1/clk_in
    SLICE_X7Y102         FDRE                                         r  relockSweep1/signal_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.216     4.292 r  relockSweep1/signal_out_reg[11]/Q
                         net (fo=2, routed)           3.576     7.868    relockSweep1/relock1_out[11]
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.188     8.056 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.056    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.091     8.147 r  relockSweep1/data_in_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.147    DAC0/D[12]
    SLICE_X6Y102         FDRE                                         r  DAC0/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.512     7.798    DAC0/clkD
    SLICE_X6Y102         FDRE                                         r  DAC0/data_in_reg[12]/C
                         clock pessimism             -0.204     7.593    
                         clock uncertainty            0.186     7.779    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.264     8.043    DAC0/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -8.043    
                         arrival time                           8.147    
  -------------------------------------------------------------------
                         slack                                  0.104    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2_1

Setup :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.969ns  (logic 0.828ns (9.231%)  route 8.141ns (90.769%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        4.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 13.558 - 5.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.706     4.584    relockSweep2/clk_in
    SLICE_X4Y59          FDRE                                         r  relockSweep2/signal_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  relockSweep2/signal_out_reg[6]/Q
                         net (fo=2, routed)           8.141    12.994    relockSweep2/relock2_out[6]
    SLICE_X3Y61          LUT2 (Prop_lut2_I0_O)        0.053    13.047 r  relockSweep2/data_in[7]_i_3__0/O
                         net (fo=1, routed)           0.000    13.047    relockSweep2/data_in[7]_i_3__0_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    13.282 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.282    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.340 r  relockSweep2/data_in_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.340    relockSweep2/data_in_reg[11]_i_1__0_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    13.553 r  relockSweep2/data_in_reg[15]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    13.553    DAC1/D[13]
    SLICE_X3Y63          FDRE                                         r  DAC1/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.594    13.558    DAC1/clkD
    SLICE_X3Y63          FDRE                                         r  DAC1/data_in_reg[13]/C
                         clock pessimism              0.204    13.763    
                         clock uncertainty           -0.186    13.577    
    SLICE_X3Y63          FDRE (Setup_fdre_C_D)        0.051    13.628    DAC1/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         13.628    
                         arrival time                         -13.553    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.935ns  (logic 0.794ns (8.886%)  route 8.141ns (91.114%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        4.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 13.558 - 5.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.706     4.584    relockSweep2/clk_in
    SLICE_X4Y59          FDRE                                         r  relockSweep2/signal_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  relockSweep2/signal_out_reg[6]/Q
                         net (fo=2, routed)           8.141    12.994    relockSweep2/relock2_out[6]
    SLICE_X3Y61          LUT2 (Prop_lut2_I0_O)        0.053    13.047 r  relockSweep2/data_in[7]_i_3__0/O
                         net (fo=1, routed)           0.000    13.047    relockSweep2/data_in[7]_i_3__0_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    13.282 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.282    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.340 r  relockSweep2/data_in_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.340    relockSweep2/data_in_reg[11]_i_1__0_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    13.519 r  relockSweep2/data_in_reg[15]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    13.519    DAC1/D[15]
    SLICE_X3Y63          FDRE                                         r  DAC1/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.594    13.558    DAC1/clkD
    SLICE_X3Y63          FDRE                                         r  DAC1/data_in_reg[15]/C
                         clock pessimism              0.204    13.763    
                         clock uncertainty           -0.186    13.577    
    SLICE_X3Y63          FDRE (Setup_fdre_C_D)        0.051    13.628    DAC1/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         13.628    
                         arrival time                         -13.519    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.911ns  (logic 0.770ns (8.641%)  route 8.141ns (91.359%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        4.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.559ns = ( 13.559 - 5.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.706     4.584    relockSweep2/clk_in
    SLICE_X4Y59          FDRE                                         r  relockSweep2/signal_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  relockSweep2/signal_out_reg[6]/Q
                         net (fo=2, routed)           8.141    12.994    relockSweep2/relock2_out[6]
    SLICE_X3Y61          LUT2 (Prop_lut2_I0_O)        0.053    13.047 r  relockSweep2/data_in[7]_i_3__0/O
                         net (fo=1, routed)           0.000    13.047    relockSweep2/data_in[7]_i_3__0_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    13.282 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.282    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    13.495 r  relockSweep2/data_in_reg[11]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    13.495    DAC1/D[9]
    SLICE_X3Y62          FDRE                                         r  DAC1/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.595    13.559    DAC1/clkD
    SLICE_X3Y62          FDRE                                         r  DAC1/data_in_reg[9]/C
                         clock pessimism              0.204    13.764    
                         clock uncertainty           -0.186    13.578    
    SLICE_X3Y62          FDRE (Setup_fdre_C_D)        0.051    13.629    DAC1/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         13.629    
                         arrival time                         -13.495    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.895ns  (logic 0.754ns (8.476%)  route 8.141ns (91.524%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        4.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 13.558 - 5.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.706     4.584    relockSweep2/clk_in
    SLICE_X4Y59          FDRE                                         r  relockSweep2/signal_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  relockSweep2/signal_out_reg[6]/Q
                         net (fo=2, routed)           8.141    12.994    relockSweep2/relock2_out[6]
    SLICE_X3Y61          LUT2 (Prop_lut2_I0_O)        0.053    13.047 r  relockSweep2/data_in[7]_i_3__0/O
                         net (fo=1, routed)           0.000    13.047    relockSweep2/data_in[7]_i_3__0_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    13.282 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.282    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.340 r  relockSweep2/data_in_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.340    relockSweep2/data_in_reg[11]_i_1__0_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    13.479 r  relockSweep2/data_in_reg[15]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    13.479    DAC1/D[12]
    SLICE_X3Y63          FDRE                                         r  DAC1/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.594    13.558    DAC1/clkD
    SLICE_X3Y63          FDRE                                         r  DAC1/data_in_reg[12]/C
                         clock pessimism              0.204    13.763    
                         clock uncertainty           -0.186    13.577    
    SLICE_X3Y63          FDRE (Setup_fdre_C_D)        0.051    13.628    DAC1/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         13.628    
                         arrival time                         -13.479    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.892ns  (logic 0.751ns (8.445%)  route 8.141ns (91.555%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        4.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 13.558 - 5.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.706     4.584    relockSweep2/clk_in
    SLICE_X4Y59          FDRE                                         r  relockSweep2/signal_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  relockSweep2/signal_out_reg[6]/Q
                         net (fo=2, routed)           8.141    12.994    relockSweep2/relock2_out[6]
    SLICE_X3Y61          LUT2 (Prop_lut2_I0_O)        0.053    13.047 r  relockSweep2/data_in[7]_i_3__0/O
                         net (fo=1, routed)           0.000    13.047    relockSweep2/data_in[7]_i_3__0_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    13.282 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.282    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.340 r  relockSweep2/data_in_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.340    relockSweep2/data_in_reg[11]_i_1__0_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136    13.476 r  relockSweep2/data_in_reg[15]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    13.476    DAC1/D[14]
    SLICE_X3Y63          FDRE                                         r  DAC1/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.594    13.558    DAC1/clkD
    SLICE_X3Y63          FDRE                                         r  DAC1/data_in_reg[14]/C
                         clock pessimism              0.204    13.763    
                         clock uncertainty           -0.186    13.577    
    SLICE_X3Y63          FDRE (Setup_fdre_C_D)        0.051    13.628    DAC1/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         13.628    
                         arrival time                         -13.476    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.877ns  (logic 0.736ns (8.291%)  route 8.141ns (91.709%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        4.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.559ns = ( 13.559 - 5.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.706     4.584    relockSweep2/clk_in
    SLICE_X4Y59          FDRE                                         r  relockSweep2/signal_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  relockSweep2/signal_out_reg[6]/Q
                         net (fo=2, routed)           8.141    12.994    relockSweep2/relock2_out[6]
    SLICE_X3Y61          LUT2 (Prop_lut2_I0_O)        0.053    13.047 r  relockSweep2/data_in[7]_i_3__0/O
                         net (fo=1, routed)           0.000    13.047    relockSweep2/data_in[7]_i_3__0_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    13.282 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.282    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    13.461 r  relockSweep2/data_in_reg[11]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    13.461    DAC1/D[11]
    SLICE_X3Y62          FDRE                                         r  DAC1/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.595    13.559    DAC1/clkD
    SLICE_X3Y62          FDRE                                         r  DAC1/data_in_reg[11]/C
                         clock pessimism              0.204    13.764    
                         clock uncertainty           -0.186    13.578    
    SLICE_X3Y62          FDRE (Setup_fdre_C_D)        0.051    13.629    DAC1/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         13.629    
                         arrival time                         -13.461    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.837ns  (logic 0.696ns (7.876%)  route 8.141ns (92.124%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        4.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.559ns = ( 13.559 - 5.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.706     4.584    relockSweep2/clk_in
    SLICE_X4Y59          FDRE                                         r  relockSweep2/signal_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  relockSweep2/signal_out_reg[6]/Q
                         net (fo=2, routed)           8.141    12.994    relockSweep2/relock2_out[6]
    SLICE_X3Y61          LUT2 (Prop_lut2_I0_O)        0.053    13.047 r  relockSweep2/data_in[7]_i_3__0/O
                         net (fo=1, routed)           0.000    13.047    relockSweep2/data_in[7]_i_3__0_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    13.282 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.282    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    13.421 r  relockSweep2/data_in_reg[11]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    13.421    DAC1/D[8]
    SLICE_X3Y62          FDRE                                         r  DAC1/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.595    13.559    DAC1/clkD
    SLICE_X3Y62          FDRE                                         r  DAC1/data_in_reg[8]/C
                         clock pessimism              0.204    13.764    
                         clock uncertainty           -0.186    13.578    
    SLICE_X3Y62          FDRE (Setup_fdre_C_D)        0.051    13.629    DAC1/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         13.629    
                         arrival time                         -13.421    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.834ns  (logic 0.693ns (7.844%)  route 8.141ns (92.156%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        4.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.559ns = ( 13.559 - 5.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.706     4.584    relockSweep2/clk_in
    SLICE_X4Y59          FDRE                                         r  relockSweep2/signal_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  relockSweep2/signal_out_reg[6]/Q
                         net (fo=2, routed)           8.141    12.994    relockSweep2/relock2_out[6]
    SLICE_X3Y61          LUT2 (Prop_lut2_I0_O)        0.053    13.047 r  relockSweep2/data_in[7]_i_3__0/O
                         net (fo=1, routed)           0.000    13.047    relockSweep2/data_in[7]_i_3__0_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    13.282 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.282    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136    13.418 r  relockSweep2/data_in_reg[11]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    13.418    DAC1/D[10]
    SLICE_X3Y62          FDRE                                         r  DAC1/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.595    13.559    DAC1/clkD
    SLICE_X3Y62          FDRE                                         r  DAC1/data_in_reg[10]/C
                         clock pessimism              0.204    13.764    
                         clock uncertainty           -0.186    13.578    
    SLICE_X3Y62          FDRE (Setup_fdre_C_D)        0.051    13.629    DAC1/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         13.629    
                         arrival time                         -13.418    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 LP2/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.370ns  (logic 0.308ns (3.680%)  route 8.062ns (96.320%))
  Logic Levels:           0  
  Clock Path Skew:        3.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.363ns = ( 13.363 - 5.000 ) 
    Source Clock Delay      (SCD):    4.719ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.841     4.719    LP2/clk_in
    SLICE_X10Y36         FDRE                                         r  LP2/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.308     5.027 r  LP2/signal_out_reg[2]/Q
                         net (fo=3, routed)           8.062    13.089    DAC1/D[18]
    SLICE_X1Y134         FDRE                                         r  DAC1/data_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.399    13.363    DAC1/clkD
    SLICE_X1Y134         FDRE                                         r  DAC1/data_in_reg[20]/C
                         clock pessimism              0.204    13.568    
                         clock uncertainty           -0.186    13.382    
    SLICE_X1Y134         FDRE (Setup_fdre_C_D)       -0.034    13.348    DAC1/data_in_reg[20]
  -------------------------------------------------------------------
                         required time                         13.348    
                         arrival time                         -13.089    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.763ns  (logic 0.848ns (9.677%)  route 7.915ns (90.323%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        4.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.560ns = ( 13.560 - 5.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.706     4.584    relockSweep2/clk_in
    SLICE_X5Y59          FDRE                                         r  relockSweep2/signal_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  relockSweep2/signal_out_reg[0]/Q
                         net (fo=2, routed)           7.915    12.767    relockSweep2/relock2_out[0]
    SLICE_X3Y60          LUT2 (Prop_lut2_I0_O)        0.053    12.820 r  relockSweep2/data_in[3]_i_5__0/O
                         net (fo=1, routed)           0.000    12.820    relockSweep2/data_in[3]_i_5__0_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    13.133 r  relockSweep2/data_in_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.133    relockSweep2/data_in_reg[3]_i_1__0_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    13.346 r  relockSweep2/data_in_reg[7]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    13.346    DAC1/D[5]
    SLICE_X3Y61          FDRE                                         r  DAC1/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.596    13.560    DAC1/clkD
    SLICE_X3Y61          FDRE                                         r  DAC1/data_in_reg[5]/C
                         clock pessimism              0.204    13.765    
                         clock uncertainty           -0.186    13.579    
    SLICE_X3Y61          FDRE (Setup_fdre_C_D)        0.051    13.630    DAC1/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         13.630    
                         arrival time                         -13.346    
  -------------------------------------------------------------------
                         slack                                  0.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 LP2/signal_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.248ns (5.183%)  route 4.537ns (94.817%))
  Logic Levels:           0  
  Clock Path Skew:        4.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.932ns
    Source Clock Delay      (SCD):    4.403ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.730     4.403    LP2/clk_in
    SLICE_X8Y40          FDRE                                         r  LP2/signal_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.248     4.651 r  LP2/signal_out_reg[7]/Q
                         net (fo=3, routed)           4.537     9.188    DAC1/D[23]
    SLICE_X2Y136         FDRE                                         r  DAC1/data_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.507     8.932    DAC1/clkD
    SLICE_X2Y136         FDRE                                         r  DAC1/data_in_reg[25]/C
                         clock pessimism             -0.204     8.727    
                         clock uncertainty            0.186     8.913    
    SLICE_X2Y136         FDRE (Hold_fdre_C_D)         0.191     9.104    DAC1/data_in_reg[25]
  -------------------------------------------------------------------
                         required time                         -9.104    
                         arrival time                           9.188    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 LP2/signal_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.875ns  (logic 0.248ns (5.087%)  route 4.627ns (94.913%))
  Logic Levels:           0  
  Clock Path Skew:        4.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.932ns
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.728     4.401    LP2/clk_in
    SLICE_X10Y36         FDRE                                         r  LP2/signal_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.248     4.649 r  LP2/signal_out_reg[0]/Q
                         net (fo=3, routed)           4.627     9.276    DAC1/D[16]
    SLICE_X2Y136         FDRE                                         r  DAC1/data_in_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.507     8.932    DAC1/clkD
    SLICE_X2Y136         FDRE                                         r  DAC1/data_in_reg[18]/C
                         clock pessimism             -0.204     8.727    
                         clock uncertainty            0.186     8.913    
    SLICE_X2Y136         FDRE (Hold_fdre_C_D)         0.189     9.102    DAC1/data_in_reg[18]
  -------------------------------------------------------------------
                         required time                         -9.102    
                         arrival time                           9.276    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 LP2/signal_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 0.248ns (5.082%)  route 4.632ns (94.918%))
  Logic Levels:           0  
  Clock Path Skew:        4.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.928ns
    Source Clock Delay      (SCD):    4.403ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.730     4.403    LP2/clk_in
    SLICE_X8Y40          FDRE                                         r  LP2/signal_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.248     4.651 r  LP2/signal_out_reg[4]/Q
                         net (fo=3, routed)           4.632     9.283    DAC1/D[20]
    SLICE_X2Y132         FDRE                                         r  DAC1/data_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.503     8.928    DAC1/clkD
    SLICE_X2Y132         FDRE                                         r  DAC1/data_in_reg[22]/C
                         clock pessimism             -0.204     8.723    
                         clock uncertainty            0.186     8.909    
    SLICE_X2Y132         FDRE (Hold_fdre_C_D)         0.182     9.091    DAC1/data_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -9.091    
                         arrival time                           9.283    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 relockSweep2/signal_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.266ns  (logic 0.365ns (6.931%)  route 4.901ns (93.069%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.129ns
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.593     4.266    relockSweep2/clk_in
    SLICE_X4Y63          FDRE                                         r  relockSweep2/signal_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.216     4.482 r  relockSweep2/signal_out_reg[11]/Q
                         net (fo=2, routed)           4.901     9.383    relockSweep2/relock2_out[11]
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.042     9.425 r  relockSweep2/data_in[11]_i_2__0/O
                         net (fo=1, routed)           0.000     9.425    relockSweep2/data_in[11]_i_2__0_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.107     9.532 r  relockSweep2/data_in_reg[11]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.532    DAC1/D[11]
    SLICE_X3Y62          FDRE                                         r  DAC1/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.704     9.129    DAC1/clkD
    SLICE_X3Y62          FDRE                                         r  DAC1/data_in_reg[11]/C
                         clock pessimism             -0.204     8.924    
                         clock uncertainty            0.186     9.110    
    SLICE_X3Y62          FDRE (Hold_fdre_C_D)         0.229     9.339    DAC1/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -9.339    
                         arrival time                           9.532    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 LBO2/PI/signal_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 0.391ns (7.319%)  route 4.951ns (92.681%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.131ns
    Source Clock Delay      (SCD):    4.210ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.537     4.210    LBO2/PI/clk_in
    SLICE_X10Y59         FDRE                                         r  LBO2/PI/signal_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_fdre_C_Q)         0.248     4.458 r  LBO2/PI/signal_out_reg[1]/Q
                         net (fo=1, routed)           4.951     9.410    relockSweep2/signal_out_reg[15]_0[1]
    SLICE_X3Y60          LUT2 (Prop_lut2_I1_O)        0.042     9.452 r  relockSweep2/data_in[3]_i_4__0/O
                         net (fo=1, routed)           0.000     9.452    relockSweep2/data_in[3]_i_4__0_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.101     9.553 r  relockSweep2/data_in_reg[3]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.553    DAC1/D[1]
    SLICE_X3Y60          FDRE                                         r  DAC1/data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.706     9.131    DAC1/clkD
    SLICE_X3Y60          FDRE                                         r  DAC1/data_in_reg[1]/C
                         clock pessimism             -0.204     8.926    
                         clock uncertainty            0.186     9.112    
    SLICE_X3Y60          FDRE (Hold_fdre_C_D)         0.229     9.341    DAC1/data_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.341    
                         arrival time                           9.553    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 relockSweep2/signal_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 0.495ns (9.337%)  route 4.807ns (90.663%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        4.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.128ns
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.593     4.266    relockSweep2/clk_in
    SLICE_X4Y63          FDRE                                         r  relockSweep2/signal_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.216     4.482 r  relockSweep2/signal_out_reg[11]/Q
                         net (fo=2, routed)           4.807     9.289    relockSweep2/relock2_out[11]
    SLICE_X3Y62          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.185     9.474 r  relockSweep2/data_in_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.474    relockSweep2/data_in_reg[11]_i_1__0_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.094     9.568 r  relockSweep2/data_in_reg[15]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.568    DAC1/D[12]
    SLICE_X3Y63          FDRE                                         r  DAC1/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.703     9.128    DAC1/clkD
    SLICE_X3Y63          FDRE                                         r  DAC1/data_in_reg[12]/C
                         clock pessimism             -0.204     8.923    
                         clock uncertainty            0.186     9.109    
    SLICE_X3Y63          FDRE (Hold_fdre_C_D)         0.229     9.338    DAC1/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -9.338    
                         arrival time                           9.568    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 LP2/signal_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 0.216ns (4.374%)  route 4.722ns (95.626%))
  Logic Levels:           0  
  Clock Path Skew:        4.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.937ns
    Source Clock Delay      (SCD):    4.403ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.730     4.403    LP2/clk_in
    SLICE_X9Y40          FDRE                                         r  LP2/signal_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.216     4.619 r  LP2/signal_out_reg[11]/Q
                         net (fo=3, routed)           4.722     9.342    DAC1/D[27]
    SLICE_X2Y145         FDRE                                         r  DAC1/data_in_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.512     8.937    DAC1/clkD
    SLICE_X2Y145         FDRE                                         r  DAC1/data_in_reg[29]/C
                         clock pessimism             -0.204     8.732    
                         clock uncertainty            0.186     8.918    
    SLICE_X2Y145         FDRE (Hold_fdre_C_D)         0.189     9.107    DAC1/data_in_reg[29]
  -------------------------------------------------------------------
                         required time                         -9.107    
                         arrival time                           9.342    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 relockSweep2/signal_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 0.509ns (9.576%)  route 4.807ns (90.424%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        4.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.128ns
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.593     4.266    relockSweep2/clk_in
    SLICE_X4Y63          FDRE                                         r  relockSweep2/signal_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.216     4.482 r  relockSweep2/signal_out_reg[11]/Q
                         net (fo=2, routed)           4.807     9.289    relockSweep2/relock2_out[11]
    SLICE_X3Y62          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.185     9.474 r  relockSweep2/data_in_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.474    relockSweep2/data_in_reg[11]_i_1__0_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     9.582 r  relockSweep2/data_in_reg[15]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.582    DAC1/D[14]
    SLICE_X3Y63          FDRE                                         r  DAC1/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.703     9.128    DAC1/clkD
    SLICE_X3Y63          FDRE                                         r  DAC1/data_in_reg[14]/C
                         clock pessimism             -0.204     8.923    
                         clock uncertainty            0.186     9.109    
    SLICE_X3Y63          FDRE (Hold_fdre_C_D)         0.229     9.338    DAC1/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -9.338    
                         arrival time                           9.582    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 LBO2/PI/signal_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.385ns  (logic 0.456ns (8.468%)  route 4.929ns (91.532%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.130ns
    Source Clock Delay      (SCD):    4.209ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.536     4.209    LBO2/PI/clk_in
    SLICE_X8Y60          FDRE                                         r  LBO2/PI/signal_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.226     4.435 r  LBO2/PI/signal_out_reg[6]/Q
                         net (fo=1, routed)           4.929     9.364    relockSweep2/signal_out_reg[15]_0[6]
    SLICE_X3Y61          LUT2 (Prop_lut2_I1_O)        0.123     9.487 r  relockSweep2/data_in[7]_i_3__0/O
                         net (fo=1, routed)           0.000     9.487    relockSweep2/data_in[7]_i_3__0_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.107     9.594 r  relockSweep2/data_in_reg[7]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.594    DAC1/D[6]
    SLICE_X3Y61          FDRE                                         r  DAC1/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.705     9.130    DAC1/clkD
    SLICE_X3Y61          FDRE                                         r  DAC1/data_in_reg[6]/C
                         clock pessimism             -0.204     8.925    
                         clock uncertainty            0.186     9.111    
    SLICE_X3Y61          FDRE (Hold_fdre_C_D)         0.229     9.340    DAC1/data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -9.340    
                         arrival time                           9.594    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 relockSweep2/signal_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.350ns  (logic 0.543ns (10.150%)  route 4.807ns (89.850%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        4.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.128ns
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.593     4.266    relockSweep2/clk_in
    SLICE_X4Y63          FDRE                                         r  relockSweep2/signal_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.216     4.482 r  relockSweep2/signal_out_reg[11]/Q
                         net (fo=2, routed)           4.807     9.289    relockSweep2/relock2_out[11]
    SLICE_X3Y62          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.185     9.474 r  relockSweep2/data_in_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.474    relockSweep2/data_in_reg[11]_i_1__0_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.142     9.616 r  relockSweep2/data_in_reg[15]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.616    DAC1/D[15]
    SLICE_X3Y63          FDRE                                         r  DAC1/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.703     9.128    DAC1/clkD
    SLICE_X3Y63          FDRE                                         r  DAC1/data_in_reg[15]/C
                         clock pessimism             -0.204     8.923    
                         clock uncertainty            0.186     9.109    
    SLICE_X3Y63          FDRE (Hold_fdre_C_D)         0.229     9.338    DAC1/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -9.338    
                         arrival time                           9.616    
  -------------------------------------------------------------------
                         slack                                  0.278    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        6.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.627ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 0.269ns (4.589%)  route 5.592ns (95.411%))
  Logic Levels:           0  
  Clock Path Skew:        3.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.448ns = ( 17.448 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.639     4.517    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.269     4.786 r  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        5.592    10.378    ADC/rst_in
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.594    17.448    ADC/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    17.653    
                         clock uncertainty           -0.194    17.459    
    ILOGIC_X0Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    17.005    ADC/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.005    
                         arrival time                         -10.378    
  -------------------------------------------------------------------
                         slack                                  6.627    

Slack (MET) :             6.639ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 0.269ns (4.447%)  route 5.780ns (95.553%))
  Logic Levels:           0  
  Clock Path Skew:        3.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.647ns = ( 17.647 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.639     4.517    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.269     4.786 r  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        5.780    10.565    ADC/rst_in
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.793    17.647    ADC/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    17.852    
                         clock uncertainty           -0.194    17.658    
    ILOGIC_X0Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    17.204    ADC/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.204    
                         arrival time                         -10.565    
  -------------------------------------------------------------------
                         slack                                  6.639    

Slack (MET) :             6.672ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 0.269ns (4.623%)  route 5.550ns (95.377%))
  Logic Levels:           0  
  Clock Path Skew:        3.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.451ns = ( 17.451 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.639     4.517    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.269     4.786 r  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        5.550    10.336    ADC/rst_in
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.597    17.451    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    17.656    
                         clock uncertainty           -0.194    17.462    
    ILOGIC_X0Y88         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    17.008    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.008    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  6.672    

Slack (MET) :             6.722ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 0.322ns (5.116%)  route 5.972ns (94.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.449ns = ( 17.449 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.639     4.517    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.269     4.786 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        5.972    10.758    ADC/rst_in
    SLICE_X2Y87          LUT3 (Prop_lut3_I2_O)        0.053    10.811 r  ADC/counter0[0]_i_1/O
                         net (fo=1, routed)           0.000    10.811    ADC/counter0[0]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  ADC/counter0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.595    17.449    ADC/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC/counter0_reg[0]/C
                         clock pessimism              0.204    17.654    
                         clock uncertainty           -0.194    17.460    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.073    17.533    ADC/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                         17.533    
                         arrival time                         -10.811    
  -------------------------------------------------------------------
                         slack                                  6.722    

Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.332ns (5.266%)  route 5.972ns (94.734%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.449ns = ( 17.449 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.639     4.517    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.269     4.786 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        5.972    10.758    ADC/rst_in
    SLICE_X2Y87          LUT4 (Prop_lut4_I3_O)        0.063    10.821 r  ADC/counter0[1]_i_1/O
                         net (fo=1, routed)           0.000    10.821    ADC/counter0[1]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  ADC/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.595    17.449    ADC/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC/counter0_reg[1]/C
                         clock pessimism              0.204    17.654    
                         clock uncertainty           -0.194    17.460    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.092    17.552    ADC/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         17.552    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             6.750ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[6].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.938ns  (logic 0.269ns (4.531%)  route 5.669ns (95.469%))
  Logic Levels:           0  
  Clock Path Skew:        3.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.647ns = ( 17.647 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.639     4.517    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.269     4.786 r  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        5.669    10.454    ADC/rst_in
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.793    17.647    ADC/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    17.852    
                         clock uncertainty           -0.194    17.658    
    ILOGIC_X0Y8          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    17.204    ADC/pins[6].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.204    
                         arrival time                         -10.454    
  -------------------------------------------------------------------
                         slack                                  6.750    

Slack (MET) :             6.798ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 0.269ns (4.570%)  route 5.617ns (95.430%))
  Logic Levels:           0  
  Clock Path Skew:        3.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.644ns = ( 17.644 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.639     4.517    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.269     4.786 r  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        5.617    10.403    ADC/rst_in
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.790    17.644    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    17.849    
                         clock uncertainty           -0.194    17.655    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    17.201    ADC/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.201    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                                  6.798    

Slack (MET) :             6.900ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/BS_state0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 0.322ns (5.266%)  route 5.792ns (94.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.449ns = ( 17.449 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.639     4.517    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.269     4.786 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        5.792    10.578    ADC/rst_in
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.053    10.631 r  ADC/BS_state0_i_1/O
                         net (fo=1, routed)           0.000    10.631    ADC/BS_state0_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  ADC/BS_state0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.595    17.449    ADC/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC/BS_state0_reg/C
                         clock pessimism              0.204    17.654    
                         clock uncertainty           -0.194    17.460    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.071    17.531    ADC/BS_state0_reg
  -------------------------------------------------------------------
                         required time                         17.531    
                         arrival time                         -10.631    
  -------------------------------------------------------------------
                         slack                                  6.900    

Slack (MET) :             6.903ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/bit_slip0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 0.322ns (5.268%)  route 5.790ns (94.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.449ns = ( 17.449 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.639     4.517    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.269     4.786 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        5.790    10.576    ADC/rst_in
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.053    10.629 r  ADC/bit_slip0_i_1/O
                         net (fo=1, routed)           0.000    10.629    ADC/bit_slip0_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  ADC/bit_slip0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.595    17.449    ADC/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC/bit_slip0_reg/C
                         clock pessimism              0.204    17.654    
                         clock uncertainty           -0.194    17.460    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.072    17.532    ADC/bit_slip0_reg
  -------------------------------------------------------------------
                         required time                         17.532    
                         arrival time                         -10.629    
  -------------------------------------------------------------------
                         slack                                  6.903    

Slack (MET) :             7.172ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[5].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.509ns  (logic 0.269ns (4.883%)  route 5.240ns (95.117%))
  Logic Levels:           0  
  Clock Path Skew:        3.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.641ns = ( 17.641 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.639     4.517    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.269     4.786 r  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        5.240    10.026    ADC/rst_in
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.787    17.641    ADC/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    17.846    
                         clock uncertainty           -0.194    17.652    
    ILOGIC_X0Y16         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    17.198    ADC/pins[5].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.198    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                  7.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ADC/FR0_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/BS_state0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.300ns (7.467%)  route 3.718ns (92.533%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.985ns
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.596     4.269    ADC/clk_in
    SLICE_X1Y88          FDRE                                         r  ADC/FR0_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.216     4.485 f  ADC/FR0_out_reg[1]/Q
                         net (fo=1, routed)           1.700     6.185    ADC/FR0_out_reg_n_0_[1]
    SLICE_X2Y88          LUT4 (Prop_lut4_I2_O)        0.042     6.227 r  ADC/BS_state0_i_3/O
                         net (fo=1, routed)           2.018     8.245    ADC/BS_state0_i_3_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I4_O)        0.042     8.287 r  ADC/BS_state0_i_1/O
                         net (fo=1, routed)           0.000     8.287    ADC/BS_state0_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  ADC/BS_state0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.704     7.985    ADC/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC/BS_state0_reg/C
                         clock pessimism             -0.204     7.780    
                         clock uncertainty            0.194     7.974    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.254     8.228    ADC/BS_state0_reg
  -------------------------------------------------------------------
                         required time                         -8.228    
                         arrival time                           8.287    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[7].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 0.216ns (5.016%)  route 4.090ns (94.984%))
  Logic Levels:           0  
  Clock Path Skew:        3.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.186ns
    Source Clock Delay      (SCD):    4.203ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.530     4.203    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.216     4.419 r  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        4.090     8.510    ADC/rst_in
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.905     8.186    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204     7.981    
                         clock uncertainty            0.194     8.175    
    ILOGIC_X0Y46         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176     7.999    ADC/pins[7].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -7.999    
                         arrival time                           8.510    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[8].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.100ns (3.834%)  route 2.508ns (96.166%))
  Logic Levels:           0  
  Clock Path Skew:        1.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.698ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.626     1.727    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.100     1.827 r  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        2.508     4.335    ADC/rst_in
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.946     3.698    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     3.550    
                         clock uncertainty            0.194     3.744    
    ILOGIC_X0Y22         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     3.645    ADC/pins[8].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.645    
                         arrival time                           4.335    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 0.100ns (3.889%)  route 2.471ns (96.111%))
  Logic Levels:           0  
  Clock Path Skew:        1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.628ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.626     1.727    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.100     1.827 r  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        2.471     4.299    ADC/rst_in
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.876     3.628    ADC/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     3.480    
                         clock uncertainty            0.194     3.674    
    ILOGIC_X0Y70         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     3.575    ADC/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.575    
                         arrival time                           4.299    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[5].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.100ns (3.714%)  route 2.592ns (96.286%))
  Logic Levels:           0  
  Clock Path Skew:        1.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.704ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.626     1.727    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.100     1.827 r  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        2.592     4.419    ADC/rst_in
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.952     3.704    ADC/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     3.556    
                         clock uncertainty            0.194     3.750    
    ILOGIC_X0Y16         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     3.651    ADC/pins[5].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.651    
                         arrival time                           4.419    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.100ns (3.487%)  route 2.768ns (96.513%))
  Logic Levels:           0  
  Clock Path Skew:        1.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.707ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.626     1.727    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.100     1.827 r  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        2.768     4.595    ADC/rst_in
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.955     3.707    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     3.559    
                         clock uncertainty            0.194     3.753    
    ILOGIC_X0Y12         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     3.654    ADC/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.654    
                         arrival time                           4.595    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.957ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[6].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.100ns (3.464%)  route 2.787ns (96.536%))
  Logic Levels:           0  
  Clock Path Skew:        1.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.710ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.626     1.727    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.100     1.827 r  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        2.787     4.614    ADC/rst_in
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.958     3.710    ADC/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     3.562    
                         clock uncertainty            0.194     3.756    
    ILOGIC_X0Y8          ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     3.657    ADC/pins[6].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.657    
                         arrival time                           4.614    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/bit_slip0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.128ns (4.256%)  route 2.879ns (95.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.626     1.727    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.100     1.827 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        2.879     4.706    ADC/rst_in
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.028     4.734 r  ADC/bit_slip0_i_1/O
                         net (fo=1, routed)           0.000     4.734    ADC/bit_slip0_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  ADC/bit_slip0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.881     3.633    ADC/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC/bit_slip0_reg/C
                         clock pessimism             -0.147     3.485    
                         clock uncertainty            0.194     3.679    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.087     3.766    ADC/bit_slip0_reg
  -------------------------------------------------------------------
                         required time                         -3.766    
                         arrival time                           4.734    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.977ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.100ns (3.528%)  route 2.734ns (96.472%))
  Logic Levels:           0  
  Clock Path Skew:        1.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.637ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.626     1.727    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.100     1.827 r  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        2.734     4.561    ADC/rst_in
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.885     3.637    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     3.489    
                         clock uncertainty            0.194     3.683    
    ILOGIC_X0Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     3.584    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.584    
                         arrival time                           4.561    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.100ns (3.519%)  route 2.741ns (96.481%))
  Logic Levels:           0  
  Clock Path Skew:        1.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.626     1.727    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.100     1.827 r  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        2.741     4.569    ADC/rst_in
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.881     3.633    ADC/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     3.485    
                         clock uncertainty            0.194     3.679    
    ILOGIC_X0Y84         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     3.580    ADC/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.580    
                         arrival time                           4.569    
  -------------------------------------------------------------------
                         slack                                  0.989    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.130ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 0.269ns (6.175%)  route 4.087ns (93.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.078ns = ( 14.078 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.639     4.517    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.269     4.786 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        4.087     8.873    DAC1/rst_in
    SLICE_X3Y101         FDCE                                         f  DAC1/FSM_onehot_state_f_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.405    14.078    DAC1/clk_in
    SLICE_X3Y101         FDCE                                         r  DAC1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism              0.214    14.293    
                         clock uncertainty           -0.035    14.257    
    SLICE_X3Y101         FDCE (Recov_fdce_C_CLR)     -0.255    14.002    DAC1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         14.002    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                  5.130    

Slack (MET) :             5.130ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 0.269ns (6.175%)  route 4.087ns (93.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.078ns = ( 14.078 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.639     4.517    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.269     4.786 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        4.087     8.873    DAC1/rst_in
    SLICE_X3Y101         FDCE                                         f  DAC1/FSM_onehot_state_f_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.405    14.078    DAC1/clk_in
    SLICE_X3Y101         FDCE                                         r  DAC1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism              0.214    14.293    
                         clock uncertainty           -0.035    14.257    
    SLICE_X3Y101         FDCE (Recov_fdce_C_CLR)     -0.255    14.002    DAC1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         14.002    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                  5.130    

Slack (MET) :             5.130ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 0.269ns (6.175%)  route 4.087ns (93.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.078ns = ( 14.078 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.639     4.517    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.269     4.786 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        4.087     8.873    DAC1/rst_in
    SLICE_X3Y101         FDCE                                         f  DAC1/FSM_onehot_state_f_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.405    14.078    DAC1/clk_in
    SLICE_X3Y101         FDCE                                         r  DAC1/FSM_onehot_state_f_reg[14]/C
                         clock pessimism              0.214    14.293    
                         clock uncertainty           -0.035    14.257    
    SLICE_X3Y101         FDCE (Recov_fdce_C_CLR)     -0.255    14.002    DAC1/FSM_onehot_state_f_reg[14]
  -------------------------------------------------------------------
                         required time                         14.002    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                  5.130    

Slack (MET) :             5.157ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 0.269ns (6.175%)  route 4.087ns (93.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.078ns = ( 14.078 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.639     4.517    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.269     4.786 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        4.087     8.873    DAC1/rst_in
    SLICE_X2Y101         FDCE                                         f  DAC1/FSM_onehot_state_f_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.405    14.078    DAC1/clk_in
    SLICE_X2Y101         FDCE                                         r  DAC1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism              0.214    14.293    
                         clock uncertainty           -0.035    14.257    
    SLICE_X2Y101         FDCE (Recov_fdce_C_CLR)     -0.228    14.029    DAC1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         14.029    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                  5.157    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 0.269ns (6.175%)  route 4.087ns (93.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.078ns = ( 14.078 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.639     4.517    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.269     4.786 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        4.087     8.873    DAC1/rst_in
    SLICE_X2Y101         FDCE                                         f  DAC1/FSM_onehot_state_f_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.405    14.078    DAC1/clk_in
    SLICE_X2Y101         FDCE                                         r  DAC1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism              0.214    14.293    
                         clock uncertainty           -0.035    14.257    
    SLICE_X2Y101         FDCE (Recov_fdce_C_CLR)     -0.192    14.065    DAC1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         14.065    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 0.269ns (6.175%)  route 4.087ns (93.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.078ns = ( 14.078 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.639     4.517    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.269     4.786 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        4.087     8.873    DAC1/rst_in
    SLICE_X2Y101         FDCE                                         f  DAC1/FSM_onehot_state_f_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.405    14.078    DAC1/clk_in
    SLICE_X2Y101         FDCE                                         r  DAC1/FSM_onehot_state_f_reg[11]/C
                         clock pessimism              0.214    14.293    
                         clock uncertainty           -0.035    14.257    
    SLICE_X2Y101         FDCE (Recov_fdce_C_CLR)     -0.192    14.065    DAC1/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         14.065    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 0.269ns (6.175%)  route 4.087ns (93.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.078ns = ( 14.078 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.639     4.517    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.269     4.786 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        4.087     8.873    DAC1/rst_in
    SLICE_X2Y101         FDCE                                         f  DAC1/FSM_onehot_state_f_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.405    14.078    DAC1/clk_in
    SLICE_X2Y101         FDCE                                         r  DAC1/FSM_onehot_state_f_reg[8]/C
                         clock pessimism              0.214    14.293    
                         clock uncertainty           -0.035    14.257    
    SLICE_X2Y101         FDCE (Recov_fdce_C_CLR)     -0.192    14.065    DAC1/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         14.065    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.238ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/spi_trigger_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 0.269ns (6.333%)  route 3.979ns (93.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.078ns = ( 14.078 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.639     4.517    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.269     4.786 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        3.979     8.764    DAC1/rst_in
    SLICE_X3Y100         FDCE                                         f  DAC1/spi_trigger_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.405    14.078    DAC1/clk_in
    SLICE_X3Y100         FDCE                                         r  DAC1/spi_trigger_reg/C
                         clock pessimism              0.214    14.293    
                         clock uncertainty           -0.035    14.257    
    SLICE_X3Y100         FDCE (Recov_fdce_C_CLR)     -0.255    14.002    DAC1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         14.002    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  5.238    

Slack (MET) :             5.265ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[0]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 0.269ns (6.333%)  route 3.979ns (93.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.078ns = ( 14.078 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.639     4.517    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.269     4.786 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        3.979     8.764    DAC1/rst_in
    SLICE_X2Y100         FDPE                                         f  DAC1/FSM_onehot_state_f_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.405    14.078    DAC1/clk_in
    SLICE_X2Y100         FDPE                                         r  DAC1/FSM_onehot_state_f_reg[0]/C
                         clock pessimism              0.214    14.293    
                         clock uncertainty           -0.035    14.257    
    SLICE_X2Y100         FDPE (Recov_fdpe_C_PRE)     -0.228    14.029    DAC1/FSM_onehot_state_f_reg[0]
  -------------------------------------------------------------------
                         required time                         14.029    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  5.265    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 0.269ns (6.333%)  route 3.979ns (93.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.078ns = ( 14.078 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.639     4.517    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.269     4.786 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        3.979     8.764    DAC1/rst_in
    SLICE_X2Y100         FDCE                                         f  DAC1/FSM_onehot_state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.405    14.078    DAC1/clk_in
    SLICE_X2Y100         FDCE                                         r  DAC1/FSM_onehot_state_f_reg[1]/C
                         clock pessimism              0.214    14.293    
                         clock uncertainty           -0.035    14.257    
    SLICE_X2Y100         FDCE (Recov_fdce_C_CLR)     -0.192    14.065    DAC1/FSM_onehot_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         14.065    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  5.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.100ns (14.011%)  route 0.614ns (85.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.626     1.727    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.100     1.827 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        0.614     2.441    ADC/rst_in
    SLICE_X8Y91          FDCE                                         f  ADC/FSM_onehot_state_f_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.853     2.102    ADC/clk_in
    SLICE_X8Y91          FDCE                                         r  ADC/FSM_onehot_state_f_reg[10]/C
                         clock pessimism             -0.335     1.766    
    SLICE_X8Y91          FDCE (Remov_fdce_C_CLR)     -0.050     1.716    ADC/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.100ns (14.011%)  route 0.614ns (85.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.626     1.727    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.100     1.827 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        0.614     2.441    ADC/rst_in
    SLICE_X8Y91          FDCE                                         f  ADC/FSM_onehot_state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.853     2.102    ADC/clk_in
    SLICE_X8Y91          FDCE                                         r  ADC/FSM_onehot_state_f_reg[1]/C
                         clock pessimism             -0.335     1.766    
    SLICE_X8Y91          FDCE (Remov_fdce_C_CLR)     -0.050     1.716    ADC/FSM_onehot_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.100ns (14.011%)  route 0.614ns (85.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.626     1.727    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.100     1.827 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        0.614     2.441    ADC/rst_in
    SLICE_X8Y91          FDCE                                         f  ADC/FSM_onehot_state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.853     2.102    ADC/clk_in
    SLICE_X8Y91          FDCE                                         r  ADC/FSM_onehot_state_f_reg[2]/C
                         clock pessimism             -0.335     1.766    
    SLICE_X8Y91          FDCE (Remov_fdce_C_CLR)     -0.050     1.716    ADC/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter_f_reg[1]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.100ns (14.011%)  route 0.614ns (85.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.626     1.727    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.100     1.827 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        0.614     2.441    ADC/rst_in
    SLICE_X9Y91          FDPE                                         f  ADC/counter_f_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.853     2.102    ADC/clk_in
    SLICE_X9Y91          FDPE                                         r  ADC/counter_f_reg[1]/C
                         clock pessimism             -0.335     1.766    
    SLICE_X9Y91          FDPE (Remov_fdpe_C_PRE)     -0.072     1.694    ADC/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter_f_reg[3]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.100ns (14.011%)  route 0.614ns (85.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.626     1.727    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.100     1.827 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        0.614     2.441    ADC/rst_in
    SLICE_X9Y91          FDPE                                         f  ADC/counter_f_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.853     2.102    ADC/clk_in
    SLICE_X9Y91          FDPE                                         r  ADC/counter_f_reg[3]/C
                         clock pessimism             -0.335     1.766    
    SLICE_X9Y91          FDPE (Remov_fdpe_C_PRE)     -0.072     1.694    ADC/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter_f_reg[4]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.100ns (14.011%)  route 0.614ns (85.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.626     1.727    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.100     1.827 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        0.614     2.441    ADC/rst_in
    SLICE_X9Y91          FDPE                                         f  ADC/counter_f_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.853     2.102    ADC/clk_in
    SLICE_X9Y91          FDPE                                         r  ADC/counter_f_reg[4]/C
                         clock pessimism             -0.335     1.766    
    SLICE_X9Y91          FDPE (Remov_fdpe_C_PRE)     -0.072     1.694    ADC/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.100ns (12.315%)  route 0.712ns (87.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.626     1.727    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.100     1.827 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        0.712     2.539    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X2Y83          FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.878     2.127    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X2Y83          FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[0]/C
                         clock pessimism             -0.335     1.791    
    SLICE_X2Y83          FDCE (Remov_fdce_C_CLR)     -0.050     1.741    DAC0/AD_9783_SPI_inst/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.100ns (12.315%)  route 0.712ns (87.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.626     1.727    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.100     1.827 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        0.712     2.539    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X2Y83          FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.878     2.127    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X2Y83          FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[6]/C
                         clock pessimism             -0.335     1.791    
    SLICE_X2Y83          FDCE (Remov_fdce_C_CLR)     -0.050     1.741    DAC0/AD_9783_SPI_inst/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.100ns (12.315%)  route 0.712ns (87.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.626     1.727    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.100     1.827 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        0.712     2.539    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X2Y83          FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.878     2.127    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X2Y83          FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[7]/C
                         clock pessimism             -0.335     1.791    
    SLICE_X2Y83          FDCE (Remov_fdce_C_CLR)     -0.050     1.741    DAC0/AD_9783_SPI_inst/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.100ns (11.285%)  route 0.786ns (88.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1945, routed)        0.626     1.727    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.100     1.827 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        0.786     2.613    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X2Y84          FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1945, routed)        0.879     2.128    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X2Y84          FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[1]/C
                         clock pessimism             -0.335     1.792    
    SLICE_X2Y84          FDCE (Remov_fdce_C_CLR)     -0.050     1.742    DAC0/AD_9783_SPI_inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.871    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clkENC_int

Setup :            0  Failing Endpoints,  Worst Slack        2.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.713ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.277ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ODDR_inst/R
                            (recovery check against falling-edge clock clkENC_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkENC_int fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 0.269ns (4.747%)  route 5.397ns (95.253%))
  Logic Levels:           0  
  Clock Path Skew:        3.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.713ns = ( 12.713 - 5.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.639     4.517    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.269     4.786 f  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        5.397    10.183    ADC/rst_in
    OLOGIC_X0Y36         ODDR                                         f  ADC/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkENC_int fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 f  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 f  BUFG_inst/O
                         net (fo=1945, routed)        1.445     9.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 f  ADC/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    ADC/clkENC_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    10.854 f  ADC/BUFG_clkENC/O
                         net (fo=1, routed)           1.859    12.713    ADC/clkENC
    OLOGIC_X0Y36         ODDR                                         f  ADC/ODDR_inst/C
                         clock pessimism              0.204    12.918    
                         clock uncertainty           -0.194    12.724    
    OLOGIC_X0Y36         ODDR (Recov_oddr_C_R)       -0.264    12.460    ADC/ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                         -10.183    
  -------------------------------------------------------------------
                         slack                                  2.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ODDR_inst/R
                            (removal check against rising-edge clock clkENC_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkENC_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 0.216ns (4.492%)  route 4.592ns (95.508%))
  Logic Levels:           0  
  Clock Path Skew:        3.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.309ns
    Source Clock Delay      (SCD):    4.203ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1945, routed)        1.530     4.203    startup_reset/clk_in
    SLICE_X15Y81         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.216     4.419 r  startup_reset/rst_in_reg/Q
                         net (fo=1059, routed)        4.592     9.011    ADC/rst_in
    OLOGIC_X0Y36         ODDR                                         r  ADC/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkENC_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1945, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    ADC/clkENC_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clkENC/O
                         net (fo=1, routed)           2.028     8.309    ADC/clkENC
    OLOGIC_X0Y36         ODDR                                         r  ADC/ODDR_inst/C
                         clock pessimism             -0.204     8.104    
                         clock uncertainty            0.194     8.298    
    OLOGIC_X0Y36         ODDR (Remov_oddr_C_R)        0.000     8.298    ADC/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -8.298    
                         arrival time                           9.011    
  -------------------------------------------------------------------
                         slack                                  0.713    





