/* autogenerated with parsecfg: do not edit. */

union standby_statusReg {
 struct { uint32_t

 /* sorting 2 */
#define standby_status_e_status_SHIFT 0
#define standby_status_e_status_WIDTH 2
#define standby_status_i_status_SHIFT 15
#define standby_status_i_status_WIDTH 2

 e_status:2, /*[1:0] ,RO */
 hole0:13,
 i_status:2, /*[16:15] ,RO */
 hole1:15;
 } bits;

 uint32_t value;
};

union reset_cfgReg {
 struct { uint32_t

 /* sorting 3 */
#define reset_cfg_core_rst_SHIFT 0
#define reset_cfg_core_rst_WIDTH 2
#define reset_cfg_clock_off_warm_reset_SHIFT 8
#define reset_cfg_clock_off_warm_reset_WIDTH 1
#define reset_cfg_bus_synchronous_mode_SHIFT 9
#define reset_cfg_bus_synchronous_mode_WIDTH 1

 core_rst:2, /*[1:0]  */
 hole0:6,
 clock_off_warm_reset:1, /*[8:8]  */
 bus_synchronous_mode:1, /*[9:9]  */
 hole1:22;
 } bits;

 uint32_t value;
};

union l3c_mmu_startReg {
 struct { uint32_t

 /* sorting 1 */
#define l3c_mmu_start_l3c_mmu_start_bits_SHIFT 0
#define l3c_mmu_start_l3c_mmu_start_bits_WIDTH 5

 l3c_mmu_start_bits:5, /*[4:0]  */
 hole0:27;
 } bits;

 uint32_t value;
};

union l3c_mmu_endReg {
 struct { uint32_t

 /* sorting 1 */
#define l3c_mmu_end_l3c_mmu_end_bits_SHIFT 0
#define l3c_mmu_end_l3c_mmu_end_bits_WIDTH 5

 l3c_mmu_end_bits:5, /*[4:0]  */
 hole0:27;
 } bits;

 uint32_t value;
};

union l3c_configReg {
 struct { uint32_t

 /* sorting 3 */
#define l3c_config_uncached_SHIFT 0
#define l3c_config_uncached_WIDTH 1
#define l3c_config_mmu_en_SHIFT 1
#define l3c_config_mmu_en_WIDTH 1
#define l3c_config_device_access_uncached_SHIFT 2
#define l3c_config_device_access_uncached_WIDTH 1

 uncached:1, /*[0:0]  */
 mmu_en:1, /*[1:1]  */
 device_access_uncached:1, /*[2:2]  */
 hole0:29;
 } bits;

 uint32_t value;
};

union cpu_eventReg {
 struct { uint32_t

 /* sorting 3 */
#define cpu_event_core_event_SHIFT 0
#define cpu_event_core_event_WIDTH 2
#define cpu_event_axi0_error_SHIFT 16
#define cpu_event_axi0_error_WIDTH 1
#define cpu_event_axi1_error_SHIFT 17
#define cpu_event_axi1_error_WIDTH 1

 core_event:2, /*[1:0] ,NO_MEM */
 hole0:14,
 axi0_error:1, /*[16:16] ,RO */
 axi1_error:1, /*[17:17] ,RO */
 hole1:14;
 } bits;

 uint32_t value;
};

union c1_wd_policyReg {
 struct { uint32_t

 /* sorting 2 */
#define c1_wd_policy_scu_rst_SHIFT 0
#define c1_wd_policy_scu_rst_WIDTH 1
#define c1_wd_policy_cpu_rst_SHIFT 1
#define c1_wd_policy_cpu_rst_WIDTH 2

 scu_rst:1, /*[0:0]  */
 cpu_rst:2, /*[2:1]  */
 hole0:29;
 } bits;

 uint32_t value;
};

union c1_dbg_enReg {
 struct { uint32_t

 /* sorting 4 */
#define c1_dbg_en_dbgen_SHIFT 0
#define c1_dbg_en_dbgen_WIDTH 1
#define c1_dbg_en_niden_SHIFT 1
#define c1_dbg_en_niden_WIDTH 1
#define c1_dbg_en_spiden_SHIFT 2
#define c1_dbg_en_spiden_WIDTH 1
#define c1_dbg_en_spniden_SHIFT 3
#define c1_dbg_en_spniden_WIDTH 1

 dbgen:1, /*[0:0]  */
 niden:1, /*[1:1]  */
 spiden:1, /*[2:2]  */
 spniden:1, /*[3:3]  */
 hole0:28;
 } bits;

 uint32_t value;
};

union c0_wd_policyReg {
 struct { uint32_t

 /* sorting 2 */
#define c0_wd_policy_scu_rst_SHIFT 0
#define c0_wd_policy_scu_rst_WIDTH 1
#define c0_wd_policy_cpu_rst_SHIFT 1
#define c0_wd_policy_cpu_rst_WIDTH 2

 scu_rst:1, /*[0:0]  */
 cpu_rst:2, /*[2:1]  */
 hole0:29;
 } bits;

 uint32_t value;
};

union c0_dbg_enReg {
 struct { uint32_t

 /* sorting 4 */
#define c0_dbg_en_dbgen_SHIFT 0
#define c0_dbg_en_dbgen_WIDTH 1
#define c0_dbg_en_niden_SHIFT 1
#define c0_dbg_en_niden_WIDTH 1
#define c0_dbg_en_spiden_SHIFT 2
#define c0_dbg_en_spiden_WIDTH 1
#define c0_dbg_en_spniden_SHIFT 3
#define c0_dbg_en_spniden_WIDTH 1

 dbgen:1, /*[0:0]  */
 niden:1, /*[1:1]  */
 spiden:1, /*[2:2]  */
 spniden:1, /*[3:3]  */
 hole0:28;
 } bits;

 uint32_t value;
};

union apb_enReg {
 struct { uint32_t

 /* sorting 1 */
#define apb_en_apb_en_b0_SHIFT 0
#define apb_en_apb_en_b0_WIDTH 1

 apb_en_b0:1, /*[0:0]  */
 hole0:31;
 } bits;

 uint32_t value;
};

struct cpu_block_arm {
 uint32_t cpu_debug_base_address; /* +0x00000000 ,RO */
 uint32_t pad0[0x11fffc/4];
 union cpu_eventReg cpu_event; /* +0x00120000  */
 union standby_statusReg standby_status; /* +0x00120004  */
 union reset_cfgReg reset_cfg; /* +0x00120008 ,NO_TEST */
 uint32_t cpu_glob_var; /* +0x0012000c  */
 union c0_wd_policyReg c0_wd_policy; /* +0x00120010  */
 union c1_wd_policyReg c1_wd_policy; /* +0x00120014  */
 uint32_t pad1[0x0008/4];
 union apb_enReg apb_en; /* +0x00120020  */
 union c0_dbg_enReg c0_dbg_en; /* +0x00120024  */
 union c1_dbg_enReg c1_dbg_en; /* +0x00120028  */
 uint32_t pad2[0xdffd4/4];
 union l3c_mmu_startReg l3c_mmu_start; /* +0x00200000  */
 uint32_t pad3[0x1ff8/4];
 union l3c_mmu_endReg l3c_mmu_end; /* +0x00201ffc  */
 union l3c_configReg l3c_config; /* +0x00202000  */
};
