// Seed: 341687317
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  logic [-1 : 1] id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_5,
      id_5
  );
  inout reg id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @((id_5) - id_4) id_4 = id_1;
endmodule
