#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar 25 14:19:52 2019
# Process ID: 5836
# Current directory: D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.runs/synth_1
# Command line: vivado.exe -log toplevel.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source toplevel.tcl
# Log file: D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.runs/synth_1/toplevel.vds
# Journal file: D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source toplevel.tcl -notrace
Command: synth_design -top toplevel -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1876 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 364.805 ; gain = 101.813
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'toplevel' [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/top_level.vhd:15]
	Parameter g_CLKS_PER_BIT bound to: 10416 - type: integer 
INFO: [Synth 8-3491] module 'controle' declared at 'D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/controle.vhd:4' bound to instance 'Lcontrole' of component 'controle' [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/top_level.vhd:101]
INFO: [Synth 8-638] synthesizing module 'controle' [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/controle.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'controle' (1#1) [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/controle.vhd:13]
INFO: [Synth 8-3491] module 'Fbits' declared at 'D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/fbits.vhd:10' bound to instance 'L_Fbits' of component 'Fbits' [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/top_level.vhd:102]
INFO: [Synth 8-638] synthesizing module 'Fbits' [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/fbits.vhd:18]
INFO: [Synth 8-3491] module 'rom_Q' declared at 'D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/rom_Q.vhd:5' bound to instance 't_rom_Q' of component 'rom_Q' [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/fbits.vhd:32]
INFO: [Synth 8-638] synthesizing module 'rom_Q' [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/rom_Q.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'rom_Q' (2#1) [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/rom_Q.vhd:10]
WARNING: [Synth 8-614] signal 'k' is read in the process but is not in the sensitivity list [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/fbits.vhd:34]
WARNING: [Synth 8-614] signal 'n' is read in the process but is not in the sensitivity list [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/fbits.vhd:34]
WARNING: [Synth 8-614] signal 'enable_end' is read in the process but is not in the sensitivity list [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/fbits.vhd:34]
WARNING: [Synth 8-614] signal 'SaddERAM' is read in the process but is not in the sensitivity list [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/fbits.vhd:34]
WARNING: [Synth 8-614] signal 'SaddLRAM' is read in the process but is not in the sensitivity list [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/fbits.vhd:34]
WARNING: [Synth 8-614] signal 'SraddLRAM' is read in the process but is not in the sensitivity list [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/fbits.vhd:34]
WARNING: [Synth 8-614] signal 'Sreset' is read in the process but is not in the sensitivity list [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/fbits.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Fbits' (3#1) [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/fbits.vhd:18]
INFO: [Synth 8-3491] module 'Hadamard' declared at 'D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/HadamardCom.vhd:5' bound to instance 'L_Hadamard' of component 'Hadamard' [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/top_level.vhd:103]
INFO: [Synth 8-638] synthesizing module 'Hadamard' [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/HadamardCom.vhd:16]
WARNING: [Synth 8-614] signal 'logM' is read in the process but is not in the sensitivity list [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/HadamardCom.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Hadamard' (4#1) [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/HadamardCom.vhd:16]
INFO: [Synth 8-3491] module 'ram_encodage' declared at 'D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/ram_encodage.vhd:6' bound to instance 'L_RAM_encod' of component 'ram_encodage' [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/top_level.vhd:105]
INFO: [Synth 8-638] synthesizing module 'ram_encodage' [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/ram_encodage.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ram_encodage' (5#1) [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/ram_encodage.vhd:16]
INFO: [Synth 8-3491] module 'ram_reception' declared at 'D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/ram_reception.vhd:6' bound to instance 'L_RAM_recep' of component 'ram_reception' [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/top_level.vhd:106]
INFO: [Synth 8-638] synthesizing module 'ram_reception' [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/ram_reception.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ram_reception' (6#1) [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/ram_reception.vhd:17]
	Parameter g_CLKS_PER_BIT bound to: 10416 - type: integer 
INFO: [Synth 8-3491] module 'UART_TX' declared at 'D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/transmit.vhd:18' bound to instance 'L_UART_TX' of component 'UART_TX' [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/top_level.vhd:107]
INFO: [Synth 8-638] synthesizing module 'UART_TX' [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/transmit.vhd:31]
	Parameter g_CLKS_PER_BIT bound to: 10416 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/transmit.vhd:51]
WARNING: [Synth 8-614] signal 'n' is read in the process but is not in the sensitivity list [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/transmit.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'UART_TX' (7#1) [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/transmit.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'toplevel' (8#1) [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/top_level.vhd:15]
WARNING: [Synth 8-3331] design ram_reception has unconnected port w_addr_rec[31]
WARNING: [Synth 8-3331] design ram_reception has unconnected port w_addr_rec[30]
WARNING: [Synth 8-3331] design ram_reception has unconnected port w_addr_rec[29]
WARNING: [Synth 8-3331] design ram_reception has unconnected port w_addr_rec[28]
WARNING: [Synth 8-3331] design ram_reception has unconnected port w_addr_rec[27]
WARNING: [Synth 8-3331] design ram_reception has unconnected port w_addr_rec[26]
WARNING: [Synth 8-3331] design ram_reception has unconnected port w_addr_rec[25]
WARNING: [Synth 8-3331] design ram_reception has unconnected port w_addr_rec[24]
WARNING: [Synth 8-3331] design ram_reception has unconnected port w_addr_rec[23]
WARNING: [Synth 8-3331] design ram_reception has unconnected port w_addr_rec[22]
WARNING: [Synth 8-3331] design ram_reception has unconnected port w_addr_rec[21]
WARNING: [Synth 8-3331] design ram_reception has unconnected port w_addr_rec[20]
WARNING: [Synth 8-3331] design ram_reception has unconnected port w_addr_rec[19]
WARNING: [Synth 8-3331] design ram_reception has unconnected port w_addr_rec[18]
WARNING: [Synth 8-3331] design ram_reception has unconnected port w_addr_rec[17]
WARNING: [Synth 8-3331] design ram_reception has unconnected port w_addr_rec[16]
WARNING: [Synth 8-3331] design ram_reception has unconnected port w_addr_rec[15]
WARNING: [Synth 8-3331] design ram_reception has unconnected port w_addr_rec[14]
WARNING: [Synth 8-3331] design ram_reception has unconnected port w_addr_rec[13]
WARNING: [Synth 8-3331] design ram_reception has unconnected port w_addr_rec[12]
WARNING: [Synth 8-3331] design ram_reception has unconnected port w_addr_rec[11]
WARNING: [Synth 8-3331] design ram_reception has unconnected port w_addr_rec[10]
WARNING: [Synth 8-3331] design ram_reception has unconnected port w_addr_rec[9]
WARNING: [Synth 8-3331] design ram_reception has unconnected port r_addr_rec[31]
WARNING: [Synth 8-3331] design ram_reception has unconnected port r_addr_rec[30]
WARNING: [Synth 8-3331] design ram_reception has unconnected port r_addr_rec[29]
WARNING: [Synth 8-3331] design ram_reception has unconnected port r_addr_rec[28]
WARNING: [Synth 8-3331] design ram_reception has unconnected port r_addr_rec[27]
WARNING: [Synth 8-3331] design ram_reception has unconnected port r_addr_rec[26]
WARNING: [Synth 8-3331] design ram_reception has unconnected port r_addr_rec[25]
WARNING: [Synth 8-3331] design ram_reception has unconnected port r_addr_rec[24]
WARNING: [Synth 8-3331] design ram_reception has unconnected port r_addr_rec[23]
WARNING: [Synth 8-3331] design ram_reception has unconnected port r_addr_rec[22]
WARNING: [Synth 8-3331] design ram_reception has unconnected port r_addr_rec[21]
WARNING: [Synth 8-3331] design ram_reception has unconnected port r_addr_rec[20]
WARNING: [Synth 8-3331] design ram_reception has unconnected port r_addr_rec[19]
WARNING: [Synth 8-3331] design ram_reception has unconnected port r_addr_rec[18]
WARNING: [Synth 8-3331] design ram_reception has unconnected port r_addr_rec[17]
WARNING: [Synth 8-3331] design ram_reception has unconnected port r_addr_rec[16]
WARNING: [Synth 8-3331] design ram_reception has unconnected port r_addr_rec[15]
WARNING: [Synth 8-3331] design ram_reception has unconnected port r_addr_rec[14]
WARNING: [Synth 8-3331] design ram_reception has unconnected port r_addr_rec[13]
WARNING: [Synth 8-3331] design ram_reception has unconnected port r_addr_rec[12]
WARNING: [Synth 8-3331] design ram_reception has unconnected port r_addr_rec[11]
WARNING: [Synth 8-3331] design ram_reception has unconnected port r_addr_rec[10]
WARNING: [Synth 8-3331] design ram_reception has unconnected port r_addr_rec[9]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_fb[31]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_fb[30]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_fb[29]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_fb[28]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_fb[27]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_fb[26]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_fb[25]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_fb[24]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_fb[23]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_fb[22]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_fb[21]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_fb[20]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_fb[19]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_fb[18]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_fb[17]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_fb[16]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_fb[15]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_fb[14]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_fb[13]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_fb[12]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_fb[11]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_fb[10]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_fb[9]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_H[31]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_H[30]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_H[29]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_H[28]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_H[27]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_H[26]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_H[25]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_H[24]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_H[23]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_H[22]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_H[21]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_H[20]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_H[19]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_H[18]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_H[17]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_H[16]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_H[15]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_H[14]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_H[13]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_H[12]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_H[11]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_H[10]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port w_addr_enc_H[9]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port r_addr_enc_T[31]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port r_addr_enc_T[30]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port r_addr_enc_T[29]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port r_addr_enc_T[28]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port r_addr_enc_T[27]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port r_addr_enc_T[26]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port r_addr_enc_T[25]
WARNING: [Synth 8-3331] design ram_encodage has unconnected port r_addr_enc_T[24]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 426.500 ; gain = 163.508
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 426.500 ; gain = 163.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 426.500 ; gain = 163.508
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/constrs_1/imports/new/constraints.xdc]
Finished Parsing XDC File [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/constrs_1/imports/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/constrs_1/imports/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 777.879 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 777.879 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 777.879 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 777.879 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 777.879 ; gain = 514.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 777.879 ; gain = 514.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 777.879 ; gain = 514.887
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'reset_hadamard_reg' into 'reset_fbits_reg' [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/controle.vhd:27]
INFO: [Synth 8-802] inferred FSM for state register 'setat_reg' in module 'controle'
INFO: [Synth 8-5544] ROM "setat" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "setat" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "setat" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'l_reg[31:0]' into 'SraddLRAM_reg[31:0]' [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/fbits.vhd:45]
INFO: [Synth 8-802] inferred FSM for state register 'setat_reg' in module 'Fbits'
INFO: [Synth 8-5544] ROM "setat" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "setat" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/HadamardCom.vhd:44]
INFO: [Synth 8-802] inferred FSM for state register 'Setat_reg' in module 'Hadamard'
INFO: [Synth 8-5545] ROM "Setat" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Setat" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Setat" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/transmit.vhd:57]
INFO: [Synth 8-5544] ROM "end_T0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stransmite_enable0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vcompteur0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               reception |                            00001 |                              000
                   fbits |                            00010 |                              001
                hadamard |                            00100 |                              010
                transmit |                            01000 |                              011
                     fin |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'setat_reg' using encoding 'one-hot' in module 'controle'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 attente |                              000 |                              000
                   zeros |                              001 |                              001
                 synchro |                              010 |                              010
                     uns |                              011 |                              011
                     fin |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'setat_reg' using encoding 'sequential' in module 'Fbits'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      st |                             0000 |                             0000
               s0lecture |                             0001 |                             0001
                   s0att |                             0010 |                             0010
             s0ecriture1 |                             0011 |                             0011
             s0ecriture2 |                             0100 |                             0100
                      s1 |                             0101 |                             0101
               s2lecture |                             0110 |                             0110
                   s2att |                             0111 |                             0111
              s2ecriture |                             1000 |                             1000
                     fin |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Setat_reg' using encoding 'sequential' in module 'Hadamard'
WARNING: [Synth 8-327] inferring latch for variable 'debutProcess_reg' [D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.srcs/sources_1/imports/tmp/HadamardCom.vhd:29]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 777.879 ; gain = 514.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 15    
	   3 Input     32 Bit       Adders := 5     
	   4 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 22    
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              257 Bit    Registers := 2     
	               32 Bit    Registers := 15    
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input    257 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 6     
	  10 Input     32 Bit        Muxes := 10    
	   2 Input     31 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 128   
	   6 Input      8 Bit        Muxes := 87    
	   6 Input      7 Bit        Muxes := 26    
	   6 Input      6 Bit        Muxes := 6     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   6 Input      5 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 17    
	  10 Input      1 Bit        Muxes := 12    
	   7 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module controle 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 6     
Module rom_Q 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      9 Bit        Muxes := 128   
	   6 Input      8 Bit        Muxes := 87    
	   6 Input      7 Bit        Muxes := 26    
	   6 Input      6 Bit        Muxes := 6     
	   6 Input      5 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 1     
Module Fbits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 14    
Module Hadamard 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 3     
	   4 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	  10 Input     32 Bit        Muxes := 10    
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 12    
Module ram_encodage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 13    
+---Registers : 
	              257 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    257 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module ram_reception 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              257 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    257 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module UART_TX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[0]' (FDPE) to 'L_RAM_recep/maRam_reg[5]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[1]' (FDCE) to 'L_RAM_recep/maRam_reg[2]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[2]' (FDCE) to 'L_RAM_recep/maRam_reg[3]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[3]' (FDCE) to 'L_RAM_recep/maRam_reg[4]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[4]' (FDCE) to 'L_RAM_recep/maRam_reg[7]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[5]' (FDPE) to 'L_RAM_recep/maRam_reg[6]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[6]' (FDPE) to 'L_RAM_recep/maRam_reg[9]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[7]' (FDCE) to 'L_RAM_recep/maRam_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (L_RAM_recep/\maRam_reg[8] )
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[9]' (FDPE) to 'L_RAM_recep/maRam_reg[11]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[10]' (FDPE) to 'L_RAM_recep/maRam_reg[12]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[11]' (FDPE) to 'L_RAM_recep/maRam_reg[13]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[12]' (FDPE) to 'L_RAM_recep/maRam_reg[14]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[13]' (FDPE) to 'L_RAM_recep/maRam_reg[15]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[14]' (FDPE) to 'L_RAM_recep/maRam_reg[16]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[15]' (FDPE) to 'L_RAM_recep/maRam_reg[17]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[16]' (FDPE) to 'L_RAM_recep/maRam_reg[18]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[17]' (FDPE) to 'L_RAM_recep/maRam_reg[19]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[18]' (FDPE) to 'L_RAM_recep/maRam_reg[20]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[19]' (FDPE) to 'L_RAM_recep/maRam_reg[21]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[20]' (FDPE) to 'L_RAM_recep/maRam_reg[22]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[21]' (FDPE) to 'L_RAM_recep/maRam_reg[23]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[22]' (FDPE) to 'L_RAM_recep/maRam_reg[25]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[23]' (FDPE) to 'L_RAM_recep/maRam_reg[24]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (L_RAM_recep/\maRam_reg[24] )
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[25]' (FDPE) to 'L_RAM_recep/maRam_reg[26]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[26]' (FDPE) to 'L_RAM_recep/maRam_reg[27]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[27]' (FDPE) to 'L_RAM_recep/maRam_reg[28]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[28]' (FDPE) to 'L_RAM_recep/maRam_reg[29]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[29]' (FDPE) to 'L_RAM_recep/maRam_reg[30]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[30]' (FDPE) to 'L_RAM_recep/maRam_reg[31]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[31]' (FDPE) to 'L_RAM_recep/maRam_reg[32]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[32]' (FDPE) to 'L_RAM_recep/maRam_reg[33]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[33]' (FDPE) to 'L_RAM_recep/maRam_reg[34]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[34]' (FDPE) to 'L_RAM_recep/maRam_reg[35]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[35]' (FDPE) to 'L_RAM_recep/maRam_reg[36]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[36]' (FDPE) to 'L_RAM_recep/maRam_reg[37]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[37]' (FDPE) to 'L_RAM_recep/maRam_reg[38]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[38]' (FDPE) to 'L_RAM_recep/maRam_reg[39]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[39]' (FDPE) to 'L_RAM_recep/maRam_reg[40]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[40]' (FDPE) to 'L_RAM_recep/maRam_reg[41]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[41]' (FDPE) to 'L_RAM_recep/maRam_reg[42]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[42]' (FDPE) to 'L_RAM_recep/maRam_reg[43]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[43]' (FDPE) to 'L_RAM_recep/maRam_reg[44]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[44]' (FDPE) to 'L_RAM_recep/maRam_reg[45]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[45]' (FDPE) to 'L_RAM_recep/maRam_reg[46]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[46]' (FDPE) to 'L_RAM_recep/maRam_reg[47]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[47]' (FDPE) to 'L_RAM_recep/maRam_reg[48]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[48]' (FDPE) to 'L_RAM_recep/maRam_reg[49]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[49]' (FDPE) to 'L_RAM_recep/maRam_reg[50]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[50]' (FDPE) to 'L_RAM_recep/maRam_reg[51]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[51]' (FDPE) to 'L_RAM_recep/maRam_reg[52]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[52]' (FDPE) to 'L_RAM_recep/maRam_reg[53]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[53]' (FDPE) to 'L_RAM_recep/maRam_reg[54]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[54]' (FDPE) to 'L_RAM_recep/maRam_reg[55]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[55]' (FDPE) to 'L_RAM_recep/maRam_reg[56]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[56]' (FDPE) to 'L_RAM_recep/maRam_reg[57]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[57]' (FDPE) to 'L_RAM_recep/maRam_reg[58]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[58]' (FDPE) to 'L_RAM_recep/maRam_reg[59]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[59]' (FDPE) to 'L_RAM_recep/maRam_reg[60]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[60]' (FDPE) to 'L_RAM_recep/maRam_reg[61]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[61]' (FDPE) to 'L_RAM_recep/maRam_reg[62]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[62]' (FDPE) to 'L_RAM_recep/maRam_reg[63]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[63]' (FDPE) to 'L_RAM_recep/maRam_reg[64]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[64]' (FDPE) to 'L_RAM_recep/maRam_reg[65]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[65]' (FDPE) to 'L_RAM_recep/maRam_reg[66]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[66]' (FDPE) to 'L_RAM_recep/maRam_reg[67]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[67]' (FDPE) to 'L_RAM_recep/maRam_reg[68]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[68]' (FDPE) to 'L_RAM_recep/maRam_reg[69]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[69]' (FDPE) to 'L_RAM_recep/maRam_reg[70]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[70]' (FDPE) to 'L_RAM_recep/maRam_reg[71]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[71]' (FDPE) to 'L_RAM_recep/maRam_reg[72]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[72]' (FDPE) to 'L_RAM_recep/maRam_reg[73]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[73]' (FDPE) to 'L_RAM_recep/maRam_reg[74]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[74]' (FDPE) to 'L_RAM_recep/maRam_reg[75]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[75]' (FDPE) to 'L_RAM_recep/maRam_reg[76]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[76]' (FDPE) to 'L_RAM_recep/maRam_reg[77]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[77]' (FDPE) to 'L_RAM_recep/maRam_reg[78]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[78]' (FDPE) to 'L_RAM_recep/maRam_reg[79]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[79]' (FDPE) to 'L_RAM_recep/maRam_reg[80]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[80]' (FDPE) to 'L_RAM_recep/maRam_reg[81]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[81]' (FDPE) to 'L_RAM_recep/maRam_reg[82]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[82]' (FDPE) to 'L_RAM_recep/maRam_reg[83]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[83]' (FDPE) to 'L_RAM_recep/maRam_reg[84]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[84]' (FDPE) to 'L_RAM_recep/maRam_reg[85]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[85]' (FDPE) to 'L_RAM_recep/maRam_reg[86]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[86]' (FDPE) to 'L_RAM_recep/maRam_reg[87]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[87]' (FDPE) to 'L_RAM_recep/maRam_reg[88]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[88]' (FDPE) to 'L_RAM_recep/maRam_reg[89]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[89]' (FDPE) to 'L_RAM_recep/maRam_reg[90]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[90]' (FDPE) to 'L_RAM_recep/maRam_reg[91]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[91]' (FDPE) to 'L_RAM_recep/maRam_reg[92]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[92]' (FDPE) to 'L_RAM_recep/maRam_reg[93]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[93]' (FDPE) to 'L_RAM_recep/maRam_reg[94]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[94]' (FDPE) to 'L_RAM_recep/maRam_reg[95]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[95]' (FDPE) to 'L_RAM_recep/maRam_reg[96]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[96]' (FDPE) to 'L_RAM_recep/maRam_reg[97]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[97]' (FDPE) to 'L_RAM_recep/maRam_reg[98]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[98]' (FDPE) to 'L_RAM_recep/maRam_reg[99]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[99]' (FDPE) to 'L_RAM_recep/maRam_reg[100]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[100]' (FDPE) to 'L_RAM_recep/maRam_reg[101]'
INFO: [Synth 8-3886] merging instance 'L_RAM_recep/maRam_reg[101]' (FDPE) to 'L_RAM_recep/maRam_reg[102]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\L_Fbits/Sligne_reg[2] )
WARNING: [Synth 8-3332] Sequential element (Lcontrole/FSM_onehot_setat_reg[4]) is unused and will be removed from module toplevel.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:57 . Memory (MB): peak = 777.879 ; gain = 514.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:11 . Memory (MB): peak = 792.598 ; gain = 529.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:15 . Memory (MB): peak = 827.012 ; gain = 564.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:16 . Memory (MB): peak = 844.504 ; gain = 581.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop L_Hadamard/j_reg[31] is being inverted and renamed to L_Hadamard/j_reg[31]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:08 ; elapsed = 00:01:18 . Memory (MB): peak = 844.504 ; gain = 581.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:18 . Memory (MB): peak = 844.504 ; gain = 581.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:19 . Memory (MB): peak = 844.504 ; gain = 581.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:19 . Memory (MB): peak = 844.504 ; gain = 581.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:19 . Memory (MB): peak = 844.504 ; gain = 581.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:19 . Memory (MB): peak = 844.504 ; gain = 581.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   118|
|3     |LUT1   |    85|
|4     |LUT2   |   277|
|5     |LUT3   |   109|
|6     |LUT4   |   114|
|7     |LUT5   |    55|
|8     |LUT6   |   861|
|9     |MUXF7  |   208|
|10    |MUXF8  |   101|
|11    |FDCE   |   249|
|12    |FDPE   |   268|
|13    |FDRE   |   106|
|14    |LD     |     1|
|15    |IBUF   |     3|
|16    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+--------------+--------------+------+
|      |Instance      |Module        |Cells |
+------+--------------+--------------+------+
|1     |top           |              |  2557|
|2     |  L_Fbits     |Fbits         |   602|
|3     |    t_rom_Q   |rom_Q         |     5|
|4     |  L_Hadamard  |Hadamard      |   717|
|5     |  L_RAM_encod |ram_encodage  |  1031|
|6     |  L_RAM_recep |ram_reception |     2|
|7     |  L_UART_TX   |UART_TX       |   175|
|8     |  Lcontrole   |controle      |    25|
+------+--------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:19 . Memory (MB): peak = 844.504 ; gain = 581.512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 239 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:09 . Memory (MB): peak = 844.504 ; gain = 230.133
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:01:19 . Memory (MB): peak = 844.504 ; gain = 581.512
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 428 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 844.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE (inverted pins: G): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
163 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:23 . Memory (MB): peak = 844.504 ; gain = 594.781
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 844.504 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Documents/fac/M1/_semestre2/projet conception/jalonFinal_joliMot - vivado/jalonFinal_joliMot - vivado.runs/synth_1/toplevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file toplevel_utilization_synth.rpt -pb toplevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 25 14:21:21 2019...
