--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed May 18 19:25:49 2016

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     lcd_sender
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clk_c]
            32 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 995.645ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AY    CK             FSM_PS_FSM__i1  (from clk_c +)
   Destination:    FD1P3AX    D              lcd_wr_48  (to clk_c +)

   Delay:                   4.209ns  (30.9% logic, 69.1% route), 3 logic levels.

 Constraint Details:

      4.209ns data_path FSM_PS_FSM__i1 to lcd_wr_48 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 995.645ns

 Path Details: FSM_PS_FSM__i1 to lcd_wr_48

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              FSM_PS_FSM__i1 (from clk_c)
Route         4   e 1.168                                  n152
LUT4        ---     0.448              B to Z              i80_2_lut_rep_1
Route         2   e 0.954                                  n369
LUT4        ---     0.448              D to Z              i167_4_lut_4_lut
Route         1   e 0.788                                  lcd_wr_N_44
                  --------
                    4.209  (30.9% logic, 69.1% route), 3 logic levels.


Passed:  The following path meets requirements by 996.372ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             FSM_PS_FSM__i2  (from clk_c +)
   Destination:    FD1P3AX    SP             lcd_bus__i16  (to clk_c +)

   Delay:                   3.369ns  (25.3% logic, 74.7% route), 2 logic levels.

 Constraint Details:

      3.369ns data_path FSM_PS_FSM__i2 to lcd_bus__i16 meets
    1000.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 999.741ns) by 996.372ns

 Path Details: FSM_PS_FSM__i2 to lcd_bus__i16

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              FSM_PS_FSM__i2 (from clk_c)
Route         2   e 1.002                                  n151
LUT4        ---     0.448              A to Z              i215_2_lut
Route        16   e 1.516                                  clk_c_enable_19
                  --------
                    3.369  (25.3% logic, 74.7% route), 2 logic levels.


Passed:  The following path meets requirements by 996.372ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             FSM_PS_FSM__i2  (from clk_c +)
   Destination:    FD1P3AX    SP             lcd_bus__i15  (to clk_c +)

   Delay:                   3.369ns  (25.3% logic, 74.7% route), 2 logic levels.

 Constraint Details:

      3.369ns data_path FSM_PS_FSM__i2 to lcd_bus__i15 meets
    1000.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 999.741ns) by 996.372ns

 Path Details: FSM_PS_FSM__i2 to lcd_bus__i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              FSM_PS_FSM__i2 (from clk_c)
Route         2   e 1.002                                  n151
LUT4        ---     0.448              A to Z              i215_2_lut
Route        16   e 1.516                                  clk_c_enable_19
                  --------
                    3.369  (25.3% logic, 74.7% route), 2 logic levels.

Report: 4.355 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_c]                   |  1000.000 ns|     4.355 ns|     3  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  32 paths, 16 nets, and 65 connections (54.6% coverage)


Peak memory: 74092544 bytes, TRCE: 1236992 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
