============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Wed Mar  8 17:13:38 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(63)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(74)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(84)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(91)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(108)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../../../Src/top.v(118)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(122)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(176)
HDL-1007 : analyze verilog file ../../../Src/anjian.v
RUN-1001 : Project manager successfully analyzed 8 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 24 trigger nets, 24 data nets.
KIT-1004 : Chipwatcher code = 0010100100001110
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.56362/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=3,BUS_DIN_NUM=24,BUS_CTRL_NUM=60,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000}) in C:/Anlogic/TD5.6.56362/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=82) in C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=82) in C:/Anlogic/TD5.6.56362/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.56362/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=3,BUS_DIN_NUM=24,BUS_CTRL_NUM=60,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000}) in C:/Anlogic/TD5.6.56362/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=24,BUS_CTRL_NUM=60,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000}) in C:/Anlogic/TD5.6.56362/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=3,BUS_DIN_NUM=24,BUS_CTRL_NUM=60,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=82)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=82)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=3,BUS_DIN_NUM=24,BUS_CTRL_NUM=60,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=24,BUS_CTRL_NUM=60,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1994/17 useful/useless nets, 1133/0 useful/useless insts
SYN-1016 : Merged 20 instances.
SYN-1032 : 1759/16 useful/useless nets, 1462/12 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 290 better
SYN-1014 : Optimize round 2
SYN-1032 : 1525/45 useful/useless nets, 1228/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 17 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1549/155 useful/useless nets, 1273/29 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2571 : Optimize after map_dsp, round 1, 205 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 50 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 1929/18 useful/useless nets, 1653/4 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7129, tnet num: 1929, tinst num: 1652, tnode num: 9074, tedge num: 11055.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1929 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 177 (3.58), #lev = 6 (1.83)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 177 (3.58), #lev = 6 (1.83)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 404 instances into 177 LUTs, name keeping = 78%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 283 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 112 adder to BLE ...
SYN-4008 : Packed 112 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.006839s wall, 1.625000s user + 0.140625s system = 1.765625s CPU (88.0%)

RUN-1004 : used memory is 146 MB, reserved memory is 112 MB, peak memory is 160 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net _al_n0 will be merged to another kept net fifo_list/wrusedw[14]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[13] will be merged to another kept net fifo_list/wrusedw[13]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[12] will be merged to another kept net fifo_list/wrusedw[12]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[11] will be merged to another kept net fifo_list/wrusedw[11]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[10] will be merged to another kept net fifo_list/wrusedw[10]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[9] will be merged to another kept net fifo_list/wrusedw[9]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[8] will be merged to another kept net fifo_list/wrusedw[8]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[7] will be merged to another kept net fifo_list/wrusedw[7]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (185 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 6 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1155 instances
RUN-0007 : 437 luts, 506 seqs, 103 mslices, 61 lslices, 17 pads, 26 brams, 0 dsps
RUN-1001 : There are total 1437 nets
RUN-1001 : 857 nets have 2 pins
RUN-1001 : 445 nets have [3 - 5] pins
RUN-1001 : 73 nets have [6 - 10] pins
RUN-1001 : 34 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     12      
RUN-1001 :   No   |  No   |  Yes  |     253     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      9      
RUN-1001 :   Yes  |  No   |  Yes  |     232     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   8   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 14
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1153 instances, 437 luts, 506 seqs, 164 slices, 26 macros(164 instances: 103 mslices 61 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6073, tnet num: 1435, tinst num: 1153, tnode num: 8037, tedge num: 10194.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1435 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.275512s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (90.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 331149
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1153.
PHY-3001 : End clustering;  0.000049s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 218521, overlap = 67.5
PHY-3002 : Step(2): len = 167516, overlap = 67.5
PHY-3002 : Step(3): len = 106708, overlap = 67.5
PHY-3002 : Step(4): len = 87406.8, overlap = 63
PHY-3002 : Step(5): len = 77852, overlap = 67.5
PHY-3002 : Step(6): len = 60592.2, overlap = 67.5
PHY-3002 : Step(7): len = 55428.7, overlap = 67.5
PHY-3002 : Step(8): len = 47919.5, overlap = 67.5
PHY-3002 : Step(9): len = 43968.9, overlap = 67.5
PHY-3002 : Step(10): len = 40842.5, overlap = 67.5
PHY-3002 : Step(11): len = 37753.2, overlap = 67.5
PHY-3002 : Step(12): len = 36524.1, overlap = 67.5
PHY-3002 : Step(13): len = 34186.4, overlap = 67.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.5789e-06
PHY-3002 : Step(14): len = 35311.9, overlap = 58.5
PHY-3002 : Step(15): len = 36048.9, overlap = 58.5
PHY-3002 : Step(16): len = 32723.6, overlap = 56.25
PHY-3002 : Step(17): len = 32782.9, overlap = 60.75
PHY-3002 : Step(18): len = 32790.2, overlap = 60.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.1578e-06
PHY-3002 : Step(19): len = 32409, overlap = 63
PHY-3002 : Step(20): len = 32482.8, overlap = 63
PHY-3002 : Step(21): len = 34092.8, overlap = 63
PHY-3002 : Step(22): len = 34493.9, overlap = 63
PHY-3002 : Step(23): len = 34242.7, overlap = 54
PHY-3002 : Step(24): len = 33160.5, overlap = 49.5
PHY-3002 : Step(25): len = 31912.6, overlap = 49.5
PHY-3002 : Step(26): len = 32131.7, overlap = 51.75
PHY-3002 : Step(27): len = 32566.1, overlap = 58.5
PHY-3002 : Step(28): len = 32268.8, overlap = 58.5
PHY-3002 : Step(29): len = 30480.3, overlap = 58.5
PHY-3002 : Step(30): len = 30550.9, overlap = 56.25
PHY-3002 : Step(31): len = 30553.2, overlap = 54
PHY-3002 : Step(32): len = 29562.2, overlap = 49.5
PHY-3002 : Step(33): len = 28562.7, overlap = 47.25
PHY-3002 : Step(34): len = 29195.8, overlap = 47.25
PHY-3002 : Step(35): len = 28949.4, overlap = 47.6562
PHY-3002 : Step(36): len = 27777.2, overlap = 50.0938
PHY-3002 : Step(37): len = 27884.4, overlap = 53.2188
PHY-3002 : Step(38): len = 27462.1, overlap = 59.9688
PHY-3002 : Step(39): len = 27511.2, overlap = 55.9375
PHY-3002 : Step(40): len = 27606.1, overlap = 54
PHY-3002 : Step(41): len = 26998.5, overlap = 57.0312
PHY-3002 : Step(42): len = 26799, overlap = 57.2188
PHY-3002 : Step(43): len = 26601.1, overlap = 49.25
PHY-3002 : Step(44): len = 26663.6, overlap = 47
PHY-3002 : Step(45): len = 26461.4, overlap = 50.9375
PHY-3002 : Step(46): len = 26436.5, overlap = 51.9375
PHY-3002 : Step(47): len = 26778.5, overlap = 55.6875
PHY-3002 : Step(48): len = 27140.2, overlap = 56.2188
PHY-3002 : Step(49): len = 26684, overlap = 53.8125
PHY-3002 : Step(50): len = 26505.6, overlap = 51.9375
PHY-3002 : Step(51): len = 26723, overlap = 51.9375
PHY-3002 : Step(52): len = 26831.6, overlap = 49.5312
PHY-3002 : Step(53): len = 26860.6, overlap = 49.3125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.3156e-06
PHY-3002 : Step(54): len = 27667.7, overlap = 49.5625
PHY-3002 : Step(55): len = 27743.3, overlap = 49.5625
PHY-3002 : Step(56): len = 27831, overlap = 49.5625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.26312e-05
PHY-3002 : Step(57): len = 28541.2, overlap = 49.75
PHY-3002 : Step(58): len = 28674.9, overlap = 50
PHY-3002 : Step(59): len = 28722, overlap = 50
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016704s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1435 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.032216s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(60): len = 34371.2, overlap = 18.8125
PHY-3002 : Step(61): len = 34463.6, overlap = 19.2188
PHY-3002 : Step(62): len = 34411.8, overlap = 17.9688
PHY-3002 : Step(63): len = 34560.7, overlap = 18.4062
PHY-3002 : Step(64): len = 33971.1, overlap = 18.375
PHY-3002 : Step(65): len = 34190.3, overlap = 19.0312
PHY-3002 : Step(66): len = 33768.8, overlap = 19.5625
PHY-3002 : Step(67): len = 33636.7, overlap = 20.25
PHY-3002 : Step(68): len = 33141.1, overlap = 19.3125
PHY-3002 : Step(69): len = 33276.6, overlap = 19.3125
PHY-3002 : Step(70): len = 33197.4, overlap = 19.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000395566
PHY-3002 : Step(71): len = 32758.9, overlap = 20.0625
PHY-3002 : Step(72): len = 32758.9, overlap = 20.0625
PHY-3002 : Step(73): len = 32628.6, overlap = 19.9062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000791133
PHY-3002 : Step(74): len = 32551.9, overlap = 19.9375
PHY-3002 : Step(75): len = 32551.9, overlap = 19.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00158227
PHY-3002 : Step(76): len = 32499.6, overlap = 20.3125
PHY-3002 : Step(77): len = 32499.6, overlap = 20.3125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00316453
PHY-3002 : Step(78): len = 32443.5, overlap = 20.8125
PHY-3002 : Step(79): len = 32443.5, overlap = 20.8125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1435 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.030878s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (50.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.14634e-05
PHY-3002 : Step(80): len = 33191.3, overlap = 53.1875
PHY-3002 : Step(81): len = 33191.3, overlap = 53.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.29269e-05
PHY-3002 : Step(82): len = 33519.4, overlap = 48.7188
PHY-3002 : Step(83): len = 33519.4, overlap = 48.7188
PHY-3002 : Step(84): len = 33221.5, overlap = 48.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.58537e-05
PHY-3002 : Step(85): len = 34312.6, overlap = 37.5938
PHY-3002 : Step(86): len = 34312.6, overlap = 37.5938
PHY-3002 : Step(87): len = 33670, overlap = 39.1875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.17074e-05
PHY-3002 : Step(88): len = 34427.8, overlap = 36
PHY-3002 : Step(89): len = 34579.5, overlap = 35.125
PHY-3002 : Step(90): len = 34739.6, overlap = 34.5312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000183415
PHY-3002 : Step(91): len = 35176, overlap = 29.7812
PHY-3002 : Step(92): len = 35176, overlap = 29.7812
PHY-3002 : Step(93): len = 34486.3, overlap = 33.4375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00036683
PHY-3002 : Step(94): len = 34931.8, overlap = 32.5625
PHY-3002 : Step(95): len = 35022.3, overlap = 31.9375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00073366
PHY-3002 : Step(96): len = 35031.4, overlap = 31.6562
PHY-3002 : Step(97): len = 35060, overlap = 29.8438
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00146732
PHY-3002 : Step(98): len = 35190.9, overlap = 30.8438
PHY-3002 : Step(99): len = 35194.5, overlap = 28.0938
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6073, tnet num: 1435, tinst num: 1153, tnode num: 8037, tedge num: 10194.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 73.94 peak overflow 3.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1437.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 41816, over cnt = 161(0%), over = 618, worst = 13
PHY-1001 : End global iterations;  0.127622s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (36.7%)

PHY-1001 : Congestion index: top1 = 36.10, top5 = 18.90, top10 = 12.02, top15 = 8.60.
PHY-1001 : End incremental global routing;  0.203091s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (38.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1435 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.043848s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (35.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.273899s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (45.6%)

OPT-1001 : Current memory(MB): used = 202, reserve = 168, peak = 202.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 891/1437.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 41816, over cnt = 161(0%), over = 618, worst = 13
PHY-1002 : len = 46960, over cnt = 100(0%), over = 183, worst = 12
PHY-1002 : len = 48008, over cnt = 22(0%), over = 45, worst = 8
PHY-1002 : len = 48288, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 48448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.160591s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (29.2%)

PHY-1001 : Congestion index: top1 = 32.24, top5 = 19.12, top10 = 12.89, top15 = 9.38.
OPT-1001 : End congestion update;  0.223433s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (28.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1435 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.030577s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (51.1%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.254132s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (30.7%)

OPT-1001 : Current memory(MB): used = 204, reserve = 169, peak = 204.
OPT-1001 : End physical optimization;  0.733874s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (51.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 437 LUT to BLE ...
SYN-4008 : Packed 437 LUT and 210 SEQ to BLE.
SYN-4003 : Packing 296 remaining SEQ's ...
SYN-4005 : Packed 166 SEQ with LUT/SLICE
SYN-4006 : 90 single LUT's are left
SYN-4006 : 130 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 567/917 primitive instances ...
PHY-3001 : End packing;  0.045232s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (69.1%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 521 instances
RUN-1001 : 237 mslices, 236 lslices, 17 pads, 26 brams, 0 dsps
RUN-1001 : There are total 1229 nets
RUN-1001 : 642 nets have 2 pins
RUN-1001 : 448 nets have [3 - 5] pins
RUN-1001 : 78 nets have [6 - 10] pins
RUN-1001 : 34 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 519 instances, 473 slices, 26 macros(164 instances: 103 mslices 61 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 35591.8, Over = 35.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 5150, tnet num: 1227, tinst num: 519, tnode num: 6585, tedge num: 8984.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1227 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.228209s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (82.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66553e-05
PHY-3002 : Step(100): len = 34709.1, overlap = 37.75
PHY-3002 : Step(101): len = 34763.2, overlap = 37.75
PHY-3002 : Step(102): len = 34662.9, overlap = 37.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.33106e-05
PHY-3002 : Step(103): len = 34554.1, overlap = 35.25
PHY-3002 : Step(104): len = 34660.4, overlap = 35.25
PHY-3002 : Step(105): len = 34826.5, overlap = 35
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.66212e-05
PHY-3002 : Step(106): len = 35297, overlap = 32.5
PHY-3002 : Step(107): len = 35297, overlap = 32.5
PHY-3002 : Step(108): len = 35123, overlap = 32.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.218552s wall, 0.015625s user + 0.062500s system = 0.078125s CPU (35.7%)

PHY-3001 : Trial Legalized: Len = 46378.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1227 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.026872s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (116.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00062418
PHY-3002 : Step(109): len = 42164.8, overlap = 5.5
PHY-3002 : Step(110): len = 39438.3, overlap = 12
PHY-3002 : Step(111): len = 38037, overlap = 15
PHY-3002 : Step(112): len = 37882.4, overlap = 17.25
PHY-3002 : Step(113): len = 37357.3, overlap = 18
PHY-3002 : Step(114): len = 37313.8, overlap = 17.75
PHY-3002 : Step(115): len = 37174.2, overlap = 16.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00124836
PHY-3002 : Step(116): len = 37166.8, overlap = 16.25
PHY-3002 : Step(117): len = 37166.8, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00249672
PHY-3002 : Step(118): len = 37195.1, overlap = 16
PHY-3002 : Step(119): len = 37195.1, overlap = 16
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006646s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 42713.5, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005754s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 42751.5, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 5150, tnet num: 1227, tinst num: 519, tnode num: 6585, tedge num: 8984.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 52/1229.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 53272, over cnt = 150(0%), over = 244, worst = 5
PHY-1002 : len = 54704, over cnt = 48(0%), over = 57, worst = 3
PHY-1002 : len = 54952, over cnt = 26(0%), over = 30, worst = 2
PHY-1002 : len = 55144, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 55328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.223382s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (56.0%)

PHY-1001 : Congestion index: top1 = 28.15, top5 = 20.34, top10 = 15.08, top15 = 11.28.
PHY-1001 : End incremental global routing;  0.293271s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (63.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1227 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037652s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (83.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.356434s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (65.8%)

OPT-1001 : Current memory(MB): used = 206, reserve = 171, peak = 207.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1054/1229.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 55328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008374s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 28.15, top5 = 20.34, top10 = 15.08, top15 = 11.28.
OPT-1001 : End congestion update;  0.070852s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (88.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1227 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027330s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (114.3%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.098291s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (95.4%)

OPT-1001 : Current memory(MB): used = 206, reserve = 172, peak = 207.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1227 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.025366s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (123.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1054/1229.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 55328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008223s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 28.15, top5 = 20.34, top10 = 15.08, top15 = 11.28.
PHY-1001 : End incremental global routing;  0.068916s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (90.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1227 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037206s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (84.0%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1054/1229.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 55328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008119s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (192.5%)

PHY-1001 : Congestion index: top1 = 28.15, top5 = 20.34, top10 = 15.08, top15 = 11.28.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1227 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.026384s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 27.793103
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.910476s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (80.7%)

RUN-1003 : finish command "place" in  7.462044s wall, 2.375000s user + 0.578125s system = 2.953125s CPU (39.6%)

RUN-1004 : used memory is 191 MB, reserved memory is 156 MB, peak memory is 207 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 521 instances
RUN-1001 : 237 mslices, 236 lslices, 17 pads, 26 brams, 0 dsps
RUN-1001 : There are total 1229 nets
RUN-1001 : 642 nets have 2 pins
RUN-1001 : 448 nets have [3 - 5] pins
RUN-1001 : 78 nets have [6 - 10] pins
RUN-1001 : 34 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 5150, tnet num: 1227, tinst num: 519, tnode num: 6585, tedge num: 8984.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 237 mslices, 236 lslices, 17 pads, 26 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1227 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 52432, over cnt = 165(0%), over = 280, worst = 5
PHY-1002 : len = 53904, over cnt = 73(0%), over = 99, worst = 3
PHY-1002 : len = 54664, over cnt = 21(0%), over = 24, worst = 2
PHY-1002 : len = 54944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.237314s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (39.5%)

PHY-1001 : Congestion index: top1 = 27.80, top5 = 20.37, top10 = 15.08, top15 = 11.30.
PHY-1001 : End global routing;  0.304074s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (46.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 228, reserve = 194, peak = 244.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 492, reserve = 462, peak = 492.
PHY-1001 : End build detailed router design. 4.531698s wall, 3.343750s user + 0.234375s system = 3.578125s CPU (79.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 21688, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.062662s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (82.3%)

PHY-1001 : Current memory(MB): used = 523, reserve = 494, peak = 523.
PHY-1001 : End phase 1; 1.074656s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (82.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Patch 556 net; 0.813547s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (73.0%)

PHY-1022 : len = 155264, over cnt = 72(0%), over = 72, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 524, reserve = 496, peak = 524.
PHY-1001 : End initial routed; 3.403314s wall, 2.718750s user + 0.000000s system = 2.718750s CPU (79.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1072(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.277689s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (61.9%)

PHY-1001 : Current memory(MB): used = 526, reserve = 497, peak = 526.
PHY-1001 : End phase 2; 3.681093s wall, 2.875000s user + 0.015625s system = 2.890625s CPU (78.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 155264, over cnt = 72(0%), over = 72, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.009851s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (158.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 155112, over cnt = 24(0%), over = 24, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.102286s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (45.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 155112, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.041723s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (74.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 155288, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.041025s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (76.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1072(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.272884s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (85.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 15 feed throughs used by 13 nets
PHY-1001 : End commit to database; 0.167169s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (84.1%)

PHY-1001 : Current memory(MB): used = 540, reserve = 511, peak = 540.
PHY-1001 : End phase 3; 0.768909s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (77.2%)

PHY-1003 : Routed, final wirelength = 155288
PHY-1001 : Current memory(MB): used = 540, reserve = 512, peak = 540.
PHY-1001 : End export database. 0.015900s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (98.3%)

PHY-1001 : End detail routing;  10.351531s wall, 7.921875s user + 0.281250s system = 8.203125s CPU (79.2%)

RUN-1003 : finish command "route" in  10.961616s wall, 8.312500s user + 0.281250s system = 8.593750s CPU (78.4%)

RUN-1004 : used memory is 488 MB, reserved memory is 460 MB, peak memory is 541 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        17
  #input                   12
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      771   out of  19600    3.93%
#reg                      527   out of  19600    2.69%
#le                       901
  #lut only               374   out of    901   41.51%
  #reg only               130   out of    901   14.43%
  #lut&reg                397   out of    901   44.06%
#dsp                        0   out of     29    0.00%
#bram                      22   out of     64   34.38%
  #bram9k                  22
  #fifo9k                   0
#bram32k                    4   out of     16   25.00%
#pad                       17   out of     66   25.76%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                       Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di                 229
#2        config_inst_syn_9    GCLK               config             config_inst.jtck             102
#3        adc/clk_adc          GCLK               mslice             type/depth_b[1]_syn_13.q0    4


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
    key_in        INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |901    |607     |164     |527     |26      |0       |
|  adc                               |adc_ctrl       |18     |10      |0       |18      |0       |0       |
|  anjian_list                       |anjian         |43     |35      |6       |26      |0       |0       |
|  fifo_list                         |fifo_ctrl      |140    |94      |45      |59      |4       |0       |
|    fifo_list                       |fifo           |102    |65      |36      |45      |4       |0       |
|      ram_inst                      |ram_infer_fifo |0      |0       |0       |0       |4       |0       |
|  rx                                |uart_rx        |55     |49      |6       |38      |0       |0       |
|  tx                                |uart_tx        |62     |40      |8       |35      |0       |0       |
|  type                              |type_choice    |113    |105     |8       |63      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |461    |265     |91      |282     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |461    |265     |91      |282     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |166    |90      |0       |166     |0       |0       |
|        reg_inst                    |register       |164    |88      |0       |164     |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |295    |175     |91      |116     |0       |0       |
|        bus_inst                    |bus_top        |77     |32      |30      |21      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |28     |10      |10      |8       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |26     |10      |10      |6       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |23     |12      |10      |7       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |114    |85      |29      |59      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       625   
    #2          2       290   
    #3          3       129   
    #4          4        28   
    #5        5-10       81   
    #6        11-50      50   
    #7       51-100      2    
    #8       101-500     2    
  Average     2.96            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 519
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1229, pip num: 11979
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 15
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1173 valid insts, and 32713 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011010000010100100001110
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  3.197231s wall, 15.328125s user + 0.234375s system = 15.562500s CPU (486.7%)

RUN-1004 : used memory is 498 MB, reserved memory is 470 MB, peak memory is 681 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230308_171338.log"
