Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 506B94C95
	for <loongarch@lists.linux.dev>; Fri, 17 Jun 2022 23:19:41 +0000 (UTC)
Received: by smtp.kernel.org (Postfix) with ESMTPSA id 0D8A3C3411E
	for <loongarch@lists.linux.dev>; Fri, 17 Jun 2022 23:19:41 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
	s=k20201202; t=1655507981;
	bh=KGht/uubc0rpDhT7K4rkZ3NblZRjf4Gm7IDY6LQr4k0=;
	h=References:In-Reply-To:From:Date:Subject:To:Cc:From;
	b=WPdchb5Pqdz/Tysbxo41FSNx/yCuDpYUI/6ZFgrLDSR8FXwNBSyvmXImNMsLWoZo5
	 uLPqXO4Q396QLfIxlU+gph91m7vz96mEQGNA2Z1llwxs21yfv4LvQ5hYV1GADfTDR0
	 BWWxcY91PeirCxayrHPWiGDdDtHmXXo/b1c9pzmGPcBddJzC5XRNgLCs/yu3Vg9CFe
	 RC7JIAehIxkw3yt8BDHy43uKdypgV9QpWlTTxZ3KN6XAtRmPAEhc5RS6Ddj3y3K+QO
	 ZfWM74dI8H0VHnnopbjMcYYepaG8rEci9evALghMch/VpjffABO8KWv4lUvesZzEVg
	 af85PwN2dyhKg==
Received: by mail-ua1-f54.google.com with SMTP id p3so2028416uam.12
        for <loongarch@lists.linux.dev>; Fri, 17 Jun 2022 16:19:40 -0700 (PDT)
X-Gm-Message-State: AJIora+h+5Xb6h16ddecH0bonixqPUBSdO8agWygfP/J43yu7eJvfUbg
	7CLqnEs0z3ZEHqUL0pAQXssXDh2yZJurQYAgAyM=
X-Google-Smtp-Source: AGRyM1vwgww4kNuJOLV6KW0trAY9XEj49LS5rDDHKOxvX5atVSPG+h9Ean/wlZKiHJsALSc2betqeDcCX3G2po0D8H0=
X-Received: by 2002:ab0:2747:0:b0:373:5408:d086 with SMTP id
 c7-20020ab02747000000b003735408d086mr5333967uap.12.1655507980045; Fri, 17 Jun
 2022 16:19:40 -0700 (PDT)
Precedence: bulk
X-Mailing-List: loongarch@lists.linux.dev
List-Id: <loongarch.lists.linux.dev>
List-Subscribe: <mailto:loongarch+subscribe@lists.linux.dev>
List-Unsubscribe: <mailto:loongarch+unsubscribe@lists.linux.dev>
MIME-Version: 1.0
References: <20220617145705.581985-1-chenhuacai@loongson.cn>
 <CAK8P3a2nD_Zxv5X_LB7AbO=kxHQyk3vz09fQZ-TTX4PL0b3g1g@mail.gmail.com>
 <CAJF2gTT_etFg7-N4f=A4LMOYvd3+H505e0xt8NyxK4uPtkuEXg@mail.gmail.com> <CAK8P3a078r6zkZYYeV7Qg3AEOvFxgG+eRN9bFE_3DNwHq=_1ZA@mail.gmail.com>
In-Reply-To: <CAK8P3a078r6zkZYYeV7Qg3AEOvFxgG+eRN9bFE_3DNwHq=_1ZA@mail.gmail.com>
From: Guo Ren <guoren@kernel.org>
Date: Sat, 18 Jun 2022 07:19:28 +0800
X-Gmail-Original-Message-ID: <CAJF2gTQL+ysc+juQfNVxz1QtXgrLAYe=CyA9L_c3fzd4F8aFxQ@mail.gmail.com>
Message-ID: <CAJF2gTQL+ysc+juQfNVxz1QtXgrLAYe=CyA9L_c3fzd4F8aFxQ@mail.gmail.com>
Subject: Re: [PATCH] LoongArch: Add qspinlock support
To: Arnd Bergmann <arnd@arndb.de>
Cc: Huacai Chen <chenhuacai@loongson.cn>, Huacai Chen <chenhuacai@kernel.org>, 
	loongarch@lists.linux.dev, linux-arch <linux-arch@vger.kernel.org>, 
	Xuefeng Li <lixuefeng@loongson.cn>, Xuerui Wang <kernel@xen0n.name>, 
	Jiaxun Yang <jiaxun.yang@flygoat.com>, Peter Zijlstra <peterz@infradead.org>, 
	Will Deacon <will@kernel.org>, Ingo Molnar <mingo@redhat.com>
Content-Type: text/plain; charset="UTF-8"

On Sat, Jun 18, 2022 at 2:59 AM Arnd Bergmann <arnd@arndb.de> wrote:
>
> On Fri, Jun 17, 2022 at 7:45 PM Guo Ren <guoren@kernel.org> wrote:
> > On Sat, Jun 18, 2022 at 12:11 AM Arnd Bergmann <arnd@arndb.de> wrote:
> > > >+
> > >
> > > Do you actually need the size 1 as well?
> > >
> > > Generally speaking, I would like to rework the xchg()/cmpxchg() logic
> > > to only cover the 32-bit and word-sized (possibly 64-bit) case, while
> > > having separate optional 8-bit and 16-bit functions. I had a patch for
> > Why not prevent 8-bit and 16-bit xchg()/cmpxchg() directly? eg: move
> > qspinlock xchg_tail to per arch_xchg_tail.
> > That means Linux doesn't provide a mixed-size atomic operation primitive.
> >
> > What does your "separate optional 8-bit and 16-bit functions" mean here?
>
> What I have in mind is something like
>
> static inline  u8 arch_xchg8(u8 *ptr, u8 x) {...}
> static inline u16 arch_xchg16(u16 *ptr, u16 x) {...}
Yes, inline is very important. We should prevent procedure call like
this patch. My preparing qspinlock patch for riscv only deal with
xchg16 with inline.


> static inline u32 arch_xchg32(u32 *ptr, u32 x) {...}
> static inline u64 arch_xchg64(u64 *ptr, u64 x) {...}
>
> #ifdef CONFIG_64BIT
> #define xchg(ptr, x) (sizeof(*ptr) == 8) ? \
>             arch_xchg64((u64*)ptr, (uintptr_t)x)  \
>             arch_xchg32((u32*)ptr, x)
> #else
> #define xchg(ptr, x) arch_xchg32((u32*)ptr, (uintptr_t)x)
> #endif
The above primitive implies only long & int type args are permitted, right?

>
> This means most of the helpers can actually be normal
> inline functions, and only 64-bit architectures need the special
> case of dealing with non-u32-sized pointers and 'long' values.
>
>          Arnd



-- 
Best Regards
 Guo Ren

ML: https://lore.kernel.org/linux-csky/
