Loading plugins phase: Elapsed time ==> 0s.221ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\bryan.lee\Documents\PSoC Creator\Legacy_Program_Test\Legacy_Program_Test.cydsn\Legacy_Program_Test.cyprj -d CY8C4247LQI-BL483 -s C:\Users\bryan.lee\Documents\PSoC Creator\Legacy_Program_Test\Legacy_Program_Test.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0061: information: Info from component: ADC_SAR_Seq_Button. The actual sample rate (571428 SPS) differs from the desired sample rate (500000 SPS) due to the clock configuration in the DWR.
 * C:\Users\bryan.lee\Documents\PSoC Creator\Legacy_Program_Test\Legacy_Program_Test.cydsn\TopDesign\TopDesign.cysch (Instance:ADC_SAR_Seq_Button)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.491ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.062ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Legacy_Program_Test.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bryan.lee\Documents\PSoC Creator\Legacy_Program_Test\Legacy_Program_Test.cydsn\Legacy_Program_Test.cyprj -dcpsoc3 Legacy_Program_Test.v -verilog
======================================================================

======================================================================
Compiling:  Legacy_Program_Test.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bryan.lee\Documents\PSoC Creator\Legacy_Program_Test\Legacy_Program_Test.cydsn\Legacy_Program_Test.cyprj -dcpsoc3 Legacy_Program_Test.v -verilog
======================================================================

======================================================================
Compiling:  Legacy_Program_Test.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bryan.lee\Documents\PSoC Creator\Legacy_Program_Test\Legacy_Program_Test.cydsn\Legacy_Program_Test.cyprj -dcpsoc3 -verilog Legacy_Program_Test.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Nov 17 16:51:12 2017


======================================================================
Compiling:  Legacy_Program_Test.v
Program  :   vpp
Options  :    -yv2 -q10 Legacy_Program_Test.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Nov 17 16:51:12 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Legacy_Program_Test.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  Legacy_Program_Test.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bryan.lee\Documents\PSoC Creator\Legacy_Program_Test\Legacy_Program_Test.cydsn\Legacy_Program_Test.cyprj -dcpsoc3 -verilog Legacy_Program_Test.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Nov 17 16:51:12 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\bryan.lee\Documents\PSoC Creator\Legacy_Program_Test\Legacy_Program_Test.cydsn\codegentemp\Legacy_Program_Test.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\bryan.lee\Documents\PSoC Creator\Legacy_Program_Test\Legacy_Program_Test.cydsn\codegentemp\Legacy_Program_Test.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.

tovif:  No errors.


======================================================================
Compiling:  Legacy_Program_Test.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bryan.lee\Documents\PSoC Creator\Legacy_Program_Test\Legacy_Program_Test.cydsn\Legacy_Program_Test.cyprj -dcpsoc3 -verilog Legacy_Program_Test.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Nov 17 16:51:12 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\bryan.lee\Documents\PSoC Creator\Legacy_Program_Test\Legacy_Program_Test.cydsn\codegentemp\Legacy_Program_Test.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\bryan.lee\Documents\PSoC Creator\Legacy_Program_Test\Legacy_Program_Test.cydsn\codegentemp\Legacy_Program_Test.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\LCD:Net_26\
	\LCD:Net_22\
	\ADC_SAR_Seq_Button:Net_3125\
	\ADC_SAR_Seq_Button:Net_3126\


Deleted 4 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LCD:Cntl_Port:rst\ to \LCD:Cntl_Port:clk\
Aliasing zero to \LCD:Cntl_Port:clk\
Aliasing one to tmpOE__pinBacklight_net_0
Aliasing tmpOE__pinRS_net_0 to tmpOE__pinBacklight_net_0
Aliasing tmpOE__pinE_net_0 to tmpOE__pinBacklight_net_0
Aliasing tmpOE__pinDB4_net_0 to tmpOE__pinBacklight_net_0
Aliasing tmpOE__pinDB5_net_0 to tmpOE__pinBacklight_net_0
Aliasing tmpOE__pinDB6_net_0 to tmpOE__pinBacklight_net_0
Aliasing tmpOE__pinDB7_net_0 to tmpOE__pinBacklight_net_0
Aliasing \ADC_SAR_Seq_Button:Net_3107\ to \LCD:Cntl_Port:clk\
Aliasing \ADC_SAR_Seq_Button:Net_3106\ to \LCD:Cntl_Port:clk\
Aliasing \ADC_SAR_Seq_Button:Net_3105\ to \LCD:Cntl_Port:clk\
Aliasing \ADC_SAR_Seq_Button:Net_3104\ to \LCD:Cntl_Port:clk\
Aliasing \ADC_SAR_Seq_Button:Net_3103\ to \LCD:Cntl_Port:clk\
Aliasing \ADC_SAR_Seq_Button:Net_3207_1\ to \LCD:Cntl_Port:clk\
Aliasing \ADC_SAR_Seq_Button:Net_3207_0\ to \LCD:Cntl_Port:clk\
Aliasing \ADC_SAR_Seq_Button:Net_3235\ to \LCD:Cntl_Port:clk\
Aliasing tmpOE__Pin_JoyStick_net_0 to tmpOE__pinBacklight_net_0
Aliasing \PWMBacklight:Net_75\ to \LCD:Cntl_Port:clk\
Aliasing \PWMBacklight:Net_69\ to tmpOE__pinBacklight_net_0
Aliasing \PWMBacklight:Net_66\ to \LCD:Cntl_Port:clk\
Aliasing \PWMBacklight:Net_82\ to \LCD:Cntl_Port:clk\
Aliasing \PWMBacklight:Net_72\ to \LCD:Cntl_Port:clk\
Aliasing tmpOE__pinPower_net_0 to tmpOE__pinBacklight_net_0
Aliasing tmpOE__pinReset_net_0 to tmpOE__pinBacklight_net_0
Removing Lhs of wire \LCD:Cntl_Port:rst\[1] = \LCD:Cntl_Port:clk\[0]
Removing Rhs of wire Net_1144[2] = \LCD:Cntl_Port:control_out_0\[3]
Removing Rhs of wire Net_1144[2] = \LCD:Cntl_Port:control_0\[26]
Removing Rhs of wire Net_1145[4] = \LCD:Cntl_Port:control_out_1\[5]
Removing Rhs of wire Net_1145[4] = \LCD:Cntl_Port:control_1\[25]
Removing Rhs of wire Net_1146[6] = \LCD:Cntl_Port:control_out_2\[7]
Removing Rhs of wire Net_1146[6] = \LCD:Cntl_Port:control_2\[24]
Removing Rhs of wire Net_1147[8] = \LCD:Cntl_Port:control_out_3\[9]
Removing Rhs of wire Net_1147[8] = \LCD:Cntl_Port:control_3\[23]
Removing Rhs of wire Net_1143[10] = \LCD:Cntl_Port:control_out_4\[11]
Removing Rhs of wire Net_1143[10] = \LCD:Cntl_Port:control_4\[22]
Removing Rhs of wire Net_1142[12] = \LCD:Cntl_Port:control_out_5\[13]
Removing Rhs of wire Net_1142[12] = \LCD:Cntl_Port:control_5\[21]
Removing Rhs of wire zero[33] = \LCD:Cntl_Port:clk\[0]
Removing Lhs of wire one[34] = tmpOE__pinBacklight_net_0[28]
Removing Lhs of wire tmpOE__pinRS_net_0[37] = tmpOE__pinBacklight_net_0[28]
Removing Lhs of wire tmpOE__pinE_net_0[43] = tmpOE__pinBacklight_net_0[28]
Removing Lhs of wire tmpOE__pinDB4_net_0[49] = tmpOE__pinBacklight_net_0[28]
Removing Lhs of wire tmpOE__pinDB5_net_0[55] = tmpOE__pinBacklight_net_0[28]
Removing Lhs of wire tmpOE__pinDB6_net_0[61] = tmpOE__pinBacklight_net_0[28]
Removing Lhs of wire tmpOE__pinDB7_net_0[67] = tmpOE__pinBacklight_net_0[28]
Removing Lhs of wire \ADC_SAR_Seq_Button:Net_3107\[145] = zero[33]
Removing Lhs of wire \ADC_SAR_Seq_Button:Net_3106\[146] = zero[33]
Removing Lhs of wire \ADC_SAR_Seq_Button:Net_3105\[147] = zero[33]
Removing Lhs of wire \ADC_SAR_Seq_Button:Net_3104\[148] = zero[33]
Removing Lhs of wire \ADC_SAR_Seq_Button:Net_3103\[149] = zero[33]
Removing Lhs of wire \ADC_SAR_Seq_Button:Net_17\[191] = \ADC_SAR_Seq_Button:Net_1845\[76]
Removing Lhs of wire \ADC_SAR_Seq_Button:Net_3207_1\[213] = zero[33]
Removing Lhs of wire \ADC_SAR_Seq_Button:Net_3207_0\[214] = zero[33]
Removing Lhs of wire \ADC_SAR_Seq_Button:Net_3235\[215] = zero[33]
Removing Lhs of wire tmpOE__Pin_JoyStick_net_0[284] = tmpOE__pinBacklight_net_0[28]
Removing Lhs of wire \PWMBacklight:Net_81\[290] = Net_1892[73]
Removing Lhs of wire \PWMBacklight:Net_75\[291] = zero[33]
Removing Lhs of wire \PWMBacklight:Net_69\[292] = tmpOE__pinBacklight_net_0[28]
Removing Lhs of wire \PWMBacklight:Net_66\[293] = zero[33]
Removing Lhs of wire \PWMBacklight:Net_82\[294] = zero[33]
Removing Lhs of wire \PWMBacklight:Net_72\[295] = zero[33]
Removing Lhs of wire tmpOE__pinPower_net_0[302] = tmpOE__pinBacklight_net_0[28]
Removing Lhs of wire tmpOE__pinReset_net_0[308] = tmpOE__pinBacklight_net_0[28]

------------------------------------------------------
Aliased 0 equations, 39 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\bryan.lee\Documents\PSoC Creator\Legacy_Program_Test\Legacy_Program_Test.cydsn\Legacy_Program_Test.cyprj" -dcpsoc3 Legacy_Program_Test.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.060ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.3210, Family: PSoC3, Started at: Friday, 17 November 2017 16:51:12
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bryan.lee\Documents\PSoC Creator\Legacy_Program_Test\Legacy_Program_Test.cydsn\Legacy_Program_Test.cyprj -d CY8C4247LQI-BL483 Legacy_Program_Test.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 7: Automatic-assigning  clock 'Clock_1'. Signal=Net_1892_ff7
    Fixed Function Clock 6: Automatic-assigning  clock 'ADC_SAR_Seq_Button_intClock'. Signal=\ADC_SAR_Seq_Button:Net_1845_ff6\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = pinBacklight(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => pinBacklight(0)__PA ,
            pin_input => Net_1158 ,
            pad => pinBacklight(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pinRS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => pinRS(0)__PA ,
            pin_input => Net_1142 ,
            pad => pinRS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pinE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => pinE(0)__PA ,
            pin_input => Net_1143 ,
            pad => pinE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pinDB4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => pinDB4(0)__PA ,
            pin_input => Net_1144 ,
            pad => pinDB4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pinDB5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => pinDB5(0)__PA ,
            pin_input => Net_1145 ,
            pad => pinDB5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pinDB6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => pinDB6(0)__PA ,
            pin_input => Net_1146 ,
            pad => pinDB6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pinDB7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => pinDB7(0)__PA ,
            pin_input => Net_1147 ,
            pad => pinDB7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_JoyStick(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_JoyStick(0)__PA ,
            analog_term => Net_1855 ,
            pad => Pin_JoyStick(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pinPower(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pinPower(0)__PA ,
            pad => pinPower(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pinReset(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pinReset(0)__PA ,
            pad => pinReset(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\LCD:Cntl_Port:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LCD:Cntl_Port:control_7\ ,
            control_6 => \LCD:Cntl_Port:control_6\ ,
            control_5 => Net_1142 ,
            control_4 => Net_1143 ,
            control_3 => Net_1147 ,
            control_2 => Net_1146 ,
            control_1 => Net_1145 ,
            control_0 => Net_1144 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_SAR_Seq_Button:IRQ\
        PORT MAP (
            interrupt => \ADC_SAR_Seq_Button:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    0 :    4 :    4 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   14 :   24 :   38 : 36.84 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    0 :    2 :    2 :  0.00 %
BLE                           :    0 :    1 :    1 :  0.00 %
Timer/Counter/PWM             :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :    0 :   32 :   32 :  0.00 %
  Unique P-terms              :    0 :   64 :   64 :  0.00 %
  Total P-terms               :    0 :      :      :        
  Datapath Cells              :    0 :    4 :    4 :  0.00 %
  Status Cells                :    0 :    4 :    4 :  0.00 %
  Control Cells               :    1 :    3 :    4 : 25.00 %
    Control Registers         :    1 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.046ms
Tech Mapping phase: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
pinBacklight(0)                     : [IOP=(0)][IoId=(2)]                
pinRS(0)                            : [IOP=(0)][IoId=(5)]                
pinE(0)                             : [IOP=(0)][IoId=(4)]                
pinDB4(0)                           : [IOP=(1)][IoId=(3)]                
pinDB5(0)                           : [IOP=(1)][IoId=(2)]                
pinDB6(0)                           : [IOP=(1)][IoId=(1)]                
pinDB7(0)                           : [IOP=(1)][IoId=(0)]                
Pin_JoyStick(0)                     : [IOP=(3)][IoId=(0)]                
pinPower(0)                         : [IOP=(1)][IoId=(5)]                
pinReset(0)                         : [IOP=(1)][IoId=(4)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\ADC_SAR_Seq_Button:cy_psoc4_sar\   : SARADC_[FFB(SARADC,0)]             
\PWMBacklight:cy_m0s8_tcpwm_1\      : TCPWM_[FFB(TCPWM,1)]               

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.1875963s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.405ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0031817 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1855 {
    p3_0
    PASS0_SARMUX0_sw0
    PASS0_sarmux_vplus
  }
  Net: \ADC_SAR_Seq_Button:Net_3113\ {
  }
  Net: \ADC_SAR_Seq_Button:Net_3227\ {
  }
  Net: \ADC_SAR_Seq_Button:mux_bus_minus_0\ {
  }
  Net: \ADC_SAR_Seq_Button:mux_bus_minus_1\ {
  }
  Net: \ADC_SAR_Seq_Button:mux_bus_plus_1\ {
  }
}
Map of item to net {
  p3_0                                             -> Net_1855
  PASS0_SARMUX0_sw0                                -> Net_1855
  PASS0_sarmux_vplus                               -> Net_1855
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 0.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          1 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(1,0)] contents:
controlcell: Name =\LCD:Cntl_Port:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LCD:Cntl_Port:control_7\ ,
        control_6 => \LCD:Cntl_Port:control_6\ ,
        control_5 => Net_1142 ,
        control_4 => Net_1143 ,
        control_3 => Net_1147 ,
        control_2 => Net_1146 ,
        control_1 => Net_1145 ,
        control_0 => Net_1144 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\ADC_SAR_Seq_Button:IRQ\
        PORT MAP (
            interrupt => \ADC_SAR_Seq_Button:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Port 0 contains the following IO cells:
[IoId=2]: 
Pin : Name = pinBacklight(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => pinBacklight(0)__PA ,
        pin_input => Net_1158 ,
        pad => pinBacklight(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = pinE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => pinE(0)__PA ,
        pin_input => Net_1143 ,
        pad => pinE(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = pinRS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => pinRS(0)__PA ,
        pin_input => Net_1142 ,
        pad => pinRS(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = pinDB7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => pinDB7(0)__PA ,
        pin_input => Net_1147 ,
        pad => pinDB7(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = pinDB6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => pinDB6(0)__PA ,
        pin_input => Net_1146 ,
        pad => pinDB6(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = pinDB5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => pinDB5(0)__PA ,
        pin_input => Net_1145 ,
        pad => pinDB5(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = pinDB4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => pinDB4(0)__PA ,
        pin_input => Net_1144 ,
        pad => pinDB4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = pinReset(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pinReset(0)__PA ,
        pad => pinReset(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = pinPower(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pinPower(0)__PA ,
        pad => pinPower(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_JoyStick(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_JoyStick(0)__PA ,
        analog_term => Net_1855 ,
        pad => Pin_JoyStick(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            eco => ClockBlock_ECO ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_7 => Net_1892_ff7 ,
            ff_div_6 => \ADC_SAR_Seq_Button:Net_1845_ff6\ );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: empty
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: 
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\PWMBacklight:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_1892_ff7 ,
            capture => zero ,
            count => tmpOE__pinBacklight_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_1888 ,
            tr_overflow => Net_1887 ,
            tr_compare_match => Net_1889 ,
            line => Net_1158 ,
            line_compl => Net_1891 ,
            interrupt => Net_1886 );
        Properties:
        {
            cy_registers = ""
        }
OA group 0: empty
TEMP group 0: empty
SARADC group 0: 
    SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC_SAR_Seq_Button:cy_psoc4_sar\
        PORT MAP (
            vplus => Net_1855 ,
            vminus => \ADC_SAR_Seq_Button:mux_bus_minus_0\ ,
            vref => \ADC_SAR_Seq_Button:Net_3113\ ,
            ext_vref => \ADC_SAR_Seq_Button:Net_3227\ ,
            clock => \ADC_SAR_Seq_Button:Net_1845_ff6\ ,
            sample_done => Net_1877 ,
            chan_id_valid => \ADC_SAR_Seq_Button:Net_3108\ ,
            chan_id_3 => \ADC_SAR_Seq_Button:Net_3109_3\ ,
            chan_id_2 => \ADC_SAR_Seq_Button:Net_3109_2\ ,
            chan_id_1 => \ADC_SAR_Seq_Button:Net_3109_1\ ,
            chan_id_0 => \ADC_SAR_Seq_Button:Net_3109_0\ ,
            data_valid => \ADC_SAR_Seq_Button:Net_3110\ ,
            data_11 => \ADC_SAR_Seq_Button:Net_3111_11\ ,
            data_10 => \ADC_SAR_Seq_Button:Net_3111_10\ ,
            data_9 => \ADC_SAR_Seq_Button:Net_3111_9\ ,
            data_8 => \ADC_SAR_Seq_Button:Net_3111_8\ ,
            data_7 => \ADC_SAR_Seq_Button:Net_3111_7\ ,
            data_6 => \ADC_SAR_Seq_Button:Net_3111_6\ ,
            data_5 => \ADC_SAR_Seq_Button:Net_3111_5\ ,
            data_4 => \ADC_SAR_Seq_Button:Net_3111_4\ ,
            data_3 => \ADC_SAR_Seq_Button:Net_3111_3\ ,
            data_2 => \ADC_SAR_Seq_Button:Net_3111_2\ ,
            data_1 => \ADC_SAR_Seq_Button:Net_3111_1\ ,
            data_0 => \ADC_SAR_Seq_Button:Net_3111_0\ ,
            tr_sar_out => Net_1878 ,
            irq => \ADC_SAR_Seq_Button:Net_3112\ );
        Properties:
        {
            cy_registers = ""
        }
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
BLE group 0: empty
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+-----------------
   0 |   2 |     * |      NONE |         CMOS_OUT | pinBacklight(0) | In(Net_1158)
     |   4 |     * |      NONE |         CMOS_OUT |         pinE(0) | In(Net_1143)
     |   5 |     * |      NONE |         CMOS_OUT |        pinRS(0) | In(Net_1142)
-----+-----+-------+-----------+------------------+-----------------+-----------------
   1 |   0 |     * |      NONE |         CMOS_OUT |       pinDB7(0) | In(Net_1147)
     |   1 |     * |      NONE |         CMOS_OUT |       pinDB6(0) | In(Net_1146)
     |   2 |     * |      NONE |         CMOS_OUT |       pinDB5(0) | In(Net_1145)
     |   3 |     * |      NONE |         CMOS_OUT |       pinDB4(0) | In(Net_1144)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |     pinReset(0) | 
     |   5 |     * |      NONE |    OPEN_DRAIN_HI |     pinPower(0) | 
-----+-----+-------+-----------+------------------+-----------------+-----------------
   3 |   0 |     * |      NONE |      HI_Z_ANALOG | Pin_JoyStick(0) | Analog(Net_1855)
--------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.031ms
Digital Placement phase: Elapsed time ==> 0s.678ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc4/3/128k/route_arch-rrg.cydata" --vh2-path "Legacy_Program_Test_r.vh2" --pcf-path "Legacy_Program_Test.pco" --des-name "Legacy_Program_Test" --dsf-path "Legacy_Program_Test.dsf" --sdc-path "Legacy_Program_Test.sdc" --lib-path "Legacy_Program_Test_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.858ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.312ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Legacy_Program_Test_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.358ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.187ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.971ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.971ms
API generation phase: Elapsed time ==> 1s.404ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
