##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: BRAKEADC_theACLK          | N/A                   | Target: 1.59 MHz   | 
Clock: BRAKEADC_theACLK(routed)  | N/A                   | Target: 1.59 MHz   | 
Clock: CyBUS_CLK                 | Frequency: 43.95 MHz  | Target: 26.50 MHz  | 
Clock: CyILO                     | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                     | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK              | N/A                   | Target: 79.50 MHz  | 
Clock: CyPLL_OUT                 | N/A                   | Target: 79.50 MHz  | 
Clock: DVDAC_IntClock            | N/A                   | Target: 0.25 MHz   | 
Clock: DVDAC_IntClock(routed)    | N/A                   | Target: 0.25 MHz   | 
Clock: STEERADC_theACLK          | N/A                   | Target: 1.59 MHz   | 
Clock: STEERADC_theACLK(routed)  | N/A                   | Target: 1.59 MHz   | 
Clock: UART_IntClock             | Frequency: 53.15 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK      CyBUS_CLK      37735.8          14985       N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock  UART_IntClock  1.08176e+006     1062945     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name     Setup to Clk  Clock Name:Phase  
------------  ------------  ----------------  
DENCA(0)_PAD  17681         CyBUS_CLK:R       
DENCB(0)_PAD  17740         CyBUS_CLK:R       
SENCA(0)_PAD  16412         CyBUS_CLK:R       
SENCB(0)_PAD  17991         CyBUS_CLK:R       


                       3.2::Clock to Out
                       -----------------

Port Name  Clock to Out  Clock Name:Phase  
---------  ------------  ----------------  
Tx(0)_PAD  31843         UART_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 43.95 MHz | Target: 26.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 14985p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     33506

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18521
-------------------------------------   ----- 
End-of-path arrival time (ps)           18521
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:reload\/main_1                macrocell2      3730   7230  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10580  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2811  13391  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  18521  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  18521  14985  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/clock     datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 53.15 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1062945p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1075571

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12626
-------------------------------------   ----- 
End-of-path arrival time (ps)           12626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell62     1250   1250  1062945  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell17     4353   5603  1062945  RISE       1
\UART:BUART:counter_load_not\/q                macrocell17     3350   8953  1062945  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   3672  12626  1062945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 14985p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     33506

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18521
-------------------------------------   ----- 
End-of-path arrival time (ps)           18521
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:reload\/main_1                macrocell2      3730   7230  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10580  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2811  13391  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  18521  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  18521  14985  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/clock     datapathcell2       0      0  RISE       1


5.2::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1062945p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1075571

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12626
-------------------------------------   ----- 
End-of-path arrival time (ps)           12626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell62     1250   1250  1062945  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell17     4353   5603  1062945  RISE       1
\UART:BUART:counter_load_not\/q                macrocell17     3350   8953  1062945  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   3672  12626  1062945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 14985p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     33506

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18521
-------------------------------------   ----- 
End-of-path arrival time (ps)           18521
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:reload\/main_1                macrocell2      3730   7230  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10580  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2811  13391  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  18521  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  18521  14985  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/clock     datapathcell2       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 16328p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     33506

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17178
-------------------------------------   ----- 
End-of-path arrival time (ps)           17178
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  16328  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  16328  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  16328  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:reload\/main_1                macrocell9      2608   6108  16328  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:reload\/q                     macrocell9      3350   9458  16328  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   2590  12048  16328  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  17178  16328  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  17178  16328  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/clock     datapathcell4       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 18285p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     31676

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13391
-------------------------------------   ----- 
End-of-path arrival time (ps)           13391
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:reload\/main_1                macrocell2      3730   7230  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10580  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2811  13391  18285  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 18300p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     31676

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13376
-------------------------------------   ----- 
End-of-path arrival time (ps)           13376
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:reload\/main_1                macrocell2      3730   7230  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10580  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   2796  13376  18300  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/clock     datapathcell2       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Net_1260\/q
Path End       : \QuadDecSteer:Net_1251\/main_7
Capture Clock  : \QuadDecSteer:Net_1251\/clock_0
Path slack     : 19297p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14929
-------------------------------------   ----- 
End-of-path arrival time (ps)           14929
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1260\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:Net_1260\/q             macrocell42   1250   1250  16793  RISE       1
\QuadDecSteer:Net_1251_split\/main_1  macrocell37   7402   8652  19297  RISE       1
\QuadDecSteer:Net_1251_split\/q       macrocell37   3350  12002  19297  RISE       1
\QuadDecSteer:Net_1251\/main_7        macrocell32   2927  14929  19297  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1251\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Net_1260\/q
Path End       : \QuadDecDrive:Net_1203\/main_5
Capture Clock  : \QuadDecDrive:Net_1203\/clock_0
Path slack     : 19619p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14607
-------------------------------------   ----- 
End-of-path arrival time (ps)           14607
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1260\/clock_0                             macrocell56         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:Net_1260\/q             macrocell56   1250   1250  18409  RISE       1
\QuadDecDrive:Net_1203_split\/main_0  macrocell60   6326   7576  19619  RISE       1
\QuadDecDrive:Net_1203_split\/q       macrocell60   3350  10926  19619  RISE       1
\QuadDecDrive:Net_1203\/main_5        macrocell53   3681  14607  19619  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1203\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 19628p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     31676

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12048
-------------------------------------   ----- 
End-of-path arrival time (ps)           12048
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  16328  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  16328  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  16328  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:reload\/main_1                macrocell9      2608   6108  16328  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:reload\/q                     macrocell9      3350   9458  16328  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   2590  12048  19628  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell3       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 19632p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     31676

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12044
-------------------------------------   ----- 
End-of-path arrival time (ps)           12044
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  16328  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  16328  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  16328  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:reload\/main_1                macrocell9      2608   6108  16328  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:reload\/q                     macrocell9      3350   9458  16328  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell4   2586  12044  19632  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/clock     datapathcell4       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:error\/q
Path End       : \QuadDecSteer:Net_1203\/main_5
Capture Clock  : \QuadDecSteer:Net_1203\/clock_0
Path slack     : 19665p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14560
-------------------------------------   ----- 
End-of-path arrival time (ps)           14560
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:error\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:error\/q       macrocell43   1250   1250  19665  RISE       1
\QuadDecSteer:Net_1203_split\/main_4  macrocell51   7051   8301  19665  RISE       1
\QuadDecSteer:Net_1203_split\/q       macrocell51   3350  11651  19665  RISE       1
\QuadDecSteer:Net_1203\/main_5        macrocell39   2910  14560  19665  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1203\/clock_0                             macrocell39         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:state_1\/q
Path End       : \QuadDecDrive:Net_1251\/main_7
Capture Clock  : \QuadDecDrive:Net_1251\/clock_0
Path slack     : 20303p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13923
-------------------------------------   ----- 
End-of-path arrival time (ps)           13923
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_1\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:state_1\/q     macrocell58   1250   1250  20303  RISE       1
\QuadDecDrive:Net_1251_split\/main_5  macrocell1    6416   7666  20303  RISE       1
\QuadDecDrive:Net_1251_split\/q       macrocell1    3350  11016  20303  RISE       1
\QuadDecDrive:Net_1251\/main_7        macrocell46   2907  13923  20303  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1251\/clock_0                             macrocell46         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Net_1203\/q
Path End       : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 21246p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     31676

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10429
-------------------------------------   ----- 
End-of-path arrival time (ps)           10429
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1203\/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecDrive:Net_1203\/q                                    macrocell53     1250   1250  17946  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     3235   4485  17946  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350   7835  17946  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   2594  10429  21246  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell3       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Net_1203\/q
Path End       : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 21250p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     31676

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10426
-------------------------------------   ----- 
End-of-path arrival time (ps)           10426
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1203\/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecDrive:Net_1203\/q                                    macrocell53     1250   1250  17946  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     3235   4485  17946  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350   7835  17946  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell4   2591  10426  21250  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/clock     datapathcell4       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Net_1203\/q
Path End       : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 21649p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     31676

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10027
-------------------------------------   ----- 
End-of-path arrival time (ps)           10027
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1203\/clock_0                             macrocell39         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecSteer:Net_1203\/q                                    macrocell39     1250   1250  18349  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      2625   3875  18349  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   7225  18349  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   2801  10027  21649  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Net_1203\/q
Path End       : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 21652p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     31676

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10024
-------------------------------------   ----- 
End-of-path arrival time (ps)           10024
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1203\/clock_0                             macrocell39         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecSteer:Net_1203\/q                                    macrocell39     1250   1250  18349  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      2625   3875  18349  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   7225  18349  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   2798  10024  21652  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/clock     datapathcell2       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Net_1251\/q
Path End       : \QuadDecDrive:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDecDrive:bQuadDec:Stsreg\/clock
Path slack     : 21962p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     37236

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15273
-------------------------------------   ----- 
End-of-path arrival time (ps)           15273
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1251\/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDecDrive:Net_1251\/q                macrocell46    1250   1250  21962  RISE       1
\QuadDecDrive:Net_530\/main_1            macrocell14    4665   5915  21962  RISE       1
\QuadDecDrive:Net_530\/q                 macrocell14    3350   9265  21962  RISE       1
\QuadDecDrive:bQuadDec:Stsreg\/status_0  statusicell4   6009  15273  21962  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:Stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:error\/q
Path End       : \QuadDecSteer:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDecSteer:bQuadDec:state_0\/clock_0
Path slack     : 23018p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11208
-------------------------------------   ----- 
End-of-path arrival time (ps)           11208
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:error\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:error\/q         macrocell43   1250   1250  19665  RISE       1
\QuadDecSteer:bQuadDec:state_0\/main_3  macrocell45   9958  11208  23018  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_0\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 23336p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     37236

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13900
-------------------------------------   ----- 
End-of-path arrival time (ps)           13900
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  23336  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  23336  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  23336  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:status_0\/main_0             macrocell3      3236   6866  23336  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:status_0\/q                  macrocell3      3350  10216  23336  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    3684  13900  23336  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/clock        statusicell1        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 23358p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     37236

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13877
-------------------------------------   ----- 
End-of-path arrival time (ps)           13877
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  16328  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  16328  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  16328  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:status_3\/main_0            macrocell12     4716   8216  23358  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:status_3\/q                 macrocell12     3350  11566  23358  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    2312  13877  23358  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/clock        statusicell3        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 23438p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     37236

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13798
-------------------------------------   ----- 
End-of-path arrival time (ps)           13798
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:status_3\/main_0            macrocell5      4621   8121  23438  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:status_3\/q                 macrocell5      3350  11471  23438  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2328  13798  23438  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/clock        statusicell1        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Net_1260\/q
Path End       : \QuadDecDrive:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDecDrive:bQuadDec:state_0\/clock_0
Path slack     : 24290p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9936
-------------------------------------   ---- 
End-of-path arrival time (ps)           9936
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1260\/clock_0                             macrocell56         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:Net_1260\/q               macrocell56   1250   1250  18409  RISE       1
\QuadDecDrive:bQuadDec:state_0\/main_0  macrocell59   8686   9936  24290  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_0\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:state_1\/q
Path End       : \QuadDecDrive:Net_1260\/main_2
Capture Clock  : \QuadDecDrive:Net_1260\/clock_0
Path slack     : 24305p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9921
-------------------------------------   ---- 
End-of-path arrival time (ps)           9921
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_1\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:state_1\/q  macrocell58   1250   1250  20303  RISE       1
\QuadDecDrive:Net_1260\/main_2     macrocell56   8671   9921  24305  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1260\/clock_0                             macrocell56         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Net_1275\/q
Path End       : \QuadDecDrive:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDecDrive:bQuadDec:Stsreg\/clock
Path slack     : 24416p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     37236

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12820
-------------------------------------   ----- 
End-of-path arrival time (ps)           12820
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1275\/clock_0                             macrocell49         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDecDrive:Net_1275\/q                macrocell49    1250   1250  22043  RISE       1
\QuadDecDrive:Net_611\/main_0            macrocell15    4544   5794  24416  RISE       1
\QuadDecDrive:Net_611\/q                 macrocell15    3350   9144  24416  RISE       1
\QuadDecDrive:bQuadDec:Stsreg\/status_1  statusicell4   3676  12820  24416  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:Stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_B_filt\/q
Path End       : \QuadDecDrive:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDecDrive:bQuadDec:state_1\/clock_0
Path slack     : 24534p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9691
-------------------------------------   ---- 
End-of-path arrival time (ps)           9691
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_B_filt\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_B_filt\/q   macrocell55   1250   1250  19730  RISE       1
\QuadDecDrive:bQuadDec:state_1\/main_2  macrocell58   8441   9691  24534  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_1\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 24692p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     37236

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12544
-------------------------------------   ----- 
End-of-path arrival time (ps)           12544
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell3       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  24692  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  24692  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  24692  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:status_0\/main_0             macrocell10     2661   6291  24692  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:status_0\/q                  macrocell10     3350   9641  24692  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    2903  12544  24692  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/clock        statusicell3        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_B_filt\/q
Path End       : \QuadDecDrive:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDecDrive:bQuadDec:state_0\/clock_0
Path slack     : 24772p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9454
-------------------------------------   ---- 
End-of-path arrival time (ps)           9454
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_B_filt\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_B_filt\/q   macrocell55   1250   1250  19730  RISE       1
\QuadDecDrive:bQuadDec:state_0\/main_2  macrocell59   8204   9454  24772  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_0\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Net_1260\/q
Path End       : \QuadDecDrive:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDecDrive:bQuadDec:state_1\/clock_0
Path slack     : 24836p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9390
-------------------------------------   ---- 
End-of-path arrival time (ps)           9390
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1260\/clock_0                             macrocell56         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:Net_1260\/q               macrocell56   1250   1250  18409  RISE       1
\QuadDecDrive:bQuadDec:state_1\/main_0  macrocell58   8140   9390  24836  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_1\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:state_0\/q
Path End       : \QuadDecDrive:Net_1260\/main_3
Capture Clock  : \QuadDecDrive:Net_1260\/clock_0
Path slack     : 24883p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9342
-------------------------------------   ---- 
End-of-path arrival time (ps)           9342
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_0\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:state_0\/q  macrocell59   1250   1250  20889  RISE       1
\QuadDecDrive:Net_1260\/main_3     macrocell56   8092   9342  24883  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1260\/clock_0                             macrocell56         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 24952p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     37236

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12284
-------------------------------------   ----- 
End-of-path arrival time (ps)           12284
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  16756  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  16756  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  16756  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:status_2\/main_0            macrocell11     3223   6613  24952  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:status_2\/q                 macrocell11     3350   9963  24952  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2320  12284  24952  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/clock        statusicell3        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 24991p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     37236

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12245
-------------------------------------   ----- 
End-of-path arrival time (ps)           12245
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  16519  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  16519  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  16519  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:status_2\/main_0            macrocell4      3198   6588  24991  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:status_2\/q                 macrocell4      3350   9938  24991  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2307  12245  24991  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/clock        statusicell1        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Net_1260\/q
Path End       : \QuadDecSteer:bQuadDec:error\/main_0
Capture Clock  : \QuadDecSteer:bQuadDec:error\/clock_0
Path slack     : 25017p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9209
-------------------------------------   ---- 
End-of-path arrival time (ps)           9209
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1260\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:Net_1260\/q             macrocell42   1250   1250  16793  RISE       1
\QuadDecSteer:bQuadDec:error\/main_0  macrocell43   7959   9209  25017  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:error\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:state_1\/q
Path End       : \QuadDecDrive:Net_1251\/main_5
Capture Clock  : \QuadDecDrive:Net_1251\/clock_0
Path slack     : 25219p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9006
-------------------------------------   ---- 
End-of-path arrival time (ps)           9006
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_1\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:state_1\/q  macrocell58   1250   1250  20303  RISE       1
\QuadDecDrive:Net_1251\/main_5     macrocell46   7756   9006  25219  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1251\/clock_0                             macrocell46         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:state_1\/q
Path End       : \QuadDecDrive:Net_1203\/main_3
Capture Clock  : \QuadDecDrive:Net_1203\/clock_0
Path slack     : 25219p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9006
-------------------------------------   ---- 
End-of-path arrival time (ps)           9006
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_1\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:state_1\/q  macrocell58   1250   1250  20303  RISE       1
\QuadDecDrive:Net_1203\/main_3     macrocell53   7756   9006  25219  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1203\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_B_filt\/q
Path End       : \QuadDecSteer:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDecSteer:bQuadDec:state_0\/clock_0
Path slack     : 25241p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8985
-------------------------------------   ---- 
End-of-path arrival time (ps)           8985
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_B_filt\/clock_0                 macrocell41         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_B_filt\/q   macrocell41   1250   1250  19867  RISE       1
\QuadDecSteer:bQuadDec:state_0\/main_2  macrocell45   7735   8985  25241  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_0\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Net_1251\/q
Path End       : \QuadDecSteer:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDecSteer:bQuadDec:Stsreg\/clock
Path slack     : 25309p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     37236

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11927
-------------------------------------   ----- 
End-of-path arrival time (ps)           11927
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1251\/clock_0                             macrocell32         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDecSteer:Net_1251\/q                macrocell32    1250   1250  23154  RISE       1
\QuadDecSteer:Net_530\/main_1            macrocell7     3705   4955  25309  RISE       1
\QuadDecSteer:Net_530\/q                 macrocell7     3350   8305  25309  RISE       1
\QuadDecSteer:bQuadDec:Stsreg\/status_0  statusicell2   3622  11927  25309  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:Stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_B_filt\/q
Path End       : \QuadDecDrive:bQuadDec:error\/main_2
Capture Clock  : \QuadDecDrive:bQuadDec:error\/clock_0
Path slack     : 25425p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8801
-------------------------------------   ---- 
End-of-path arrival time (ps)           8801
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_B_filt\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_B_filt\/q  macrocell55   1250   1250  19730  RISE       1
\QuadDecDrive:bQuadDec:error\/main_2   macrocell57   7551   8801  25425  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:error\/clock_0                       macrocell57         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Net_1251\/q
Path End       : \QuadDecSteer:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDecSteer:bQuadDec:Stsreg\/clock
Path slack     : 25443p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     37236

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11793
-------------------------------------   ----- 
End-of-path arrival time (ps)           11793
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1251\/clock_0                             macrocell32         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDecSteer:Net_1251\/q                macrocell32    1250   1250  23154  RISE       1
\QuadDecSteer:Net_611\/main_1            macrocell8     4320   5570  25443  RISE       1
\QuadDecSteer:Net_611\/q                 macrocell8     3350   8920  25443  RISE       1
\QuadDecSteer:bQuadDec:Stsreg\/status_1  statusicell2   2873  11793  25443  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:Stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Net_1260\/q
Path End       : \QuadDecDrive:bQuadDec:error\/main_0
Capture Clock  : \QuadDecDrive:bQuadDec:error\/clock_0
Path slack     : 25725p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8501
-------------------------------------   ---- 
End-of-path arrival time (ps)           8501
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1260\/clock_0                             macrocell56         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:Net_1260\/q             macrocell56   1250   1250  18409  RISE       1
\QuadDecDrive:bQuadDec:error\/main_0  macrocell57   7251   8501  25725  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:error\/clock_0                       macrocell57         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:state_0\/q
Path End       : \QuadDecDrive:Net_1251\/main_6
Capture Clock  : \QuadDecDrive:Net_1251\/clock_0
Path slack     : 25798p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8428
-------------------------------------   ---- 
End-of-path arrival time (ps)           8428
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_0\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:state_0\/q  macrocell59   1250   1250  20889  RISE       1
\QuadDecDrive:Net_1251\/main_6     macrocell46   7178   8428  25798  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1251\/clock_0                             macrocell46         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:state_0\/q
Path End       : \QuadDecDrive:Net_1203\/main_4
Capture Clock  : \QuadDecDrive:Net_1203\/clock_0
Path slack     : 25798p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8428
-------------------------------------   ---- 
End-of-path arrival time (ps)           8428
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_0\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:state_0\/q  macrocell59   1250   1250  20889  RISE       1
\QuadDecDrive:Net_1203\/main_4     macrocell53   7178   8428  25798  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1203\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:error\/q
Path End       : \QuadDecSteer:Net_1260\/main_1
Capture Clock  : \QuadDecSteer:Net_1260\/clock_0
Path slack     : 25924p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8302
-------------------------------------   ---- 
End-of-path arrival time (ps)           8302
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:error\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:error\/q  macrocell43   1250   1250  19665  RISE       1
\QuadDecSteer:Net_1260\/main_1   macrocell42   7052   8302  25924  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1260\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:state_0\/q
Path End       : \QuadDecSteer:bQuadDec:error\/main_5
Capture Clock  : \QuadDecSteer:bQuadDec:error\/clock_0
Path slack     : 25938p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8288
-------------------------------------   ---- 
End-of-path arrival time (ps)           8288
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_0\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:state_0\/q     macrocell45   1250   1250  19641  RISE       1
\QuadDecSteer:bQuadDec:error\/main_5  macrocell43   7038   8288  25938  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:error\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDecDrive:Net_1275\/main_0
Capture Clock  : \QuadDecDrive:Net_1275\/clock_0
Path slack     : 26010p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8216
-------------------------------------   ---- 
End-of-path arrival time (ps)           8216
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  16328  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  16328  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  16328  RISE       1
\QuadDecDrive:Net_1275\/main_0                             macrocell49     4716   8216  26010  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1275\/clock_0                             macrocell49         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDecDrive:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDecDrive:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 26021p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8204
-------------------------------------   ---- 
End-of-path arrival time (ps)           8204
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  16328  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  16328  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  16328  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell48     4704   8204  26021  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:underflow_reg_i\/clock_0     macrocell48         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:state_0\/q
Path End       : \QuadDecSteer:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDecSteer:bQuadDec:state_1\/clock_0
Path slack     : 26024p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8202
-------------------------------------   ---- 
End-of-path arrival time (ps)           8202
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_0\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:state_0\/q       macrocell45   1250   1250  19641  RISE       1
\QuadDecSteer:bQuadDec:state_1\/main_5  macrocell44   6952   8202  26024  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_1\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:error\/q
Path End       : \QuadDecSteer:Net_1203\/main_2
Capture Clock  : \QuadDecSteer:Net_1203\/clock_0
Path slack     : 26033p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8193
-------------------------------------   ---- 
End-of-path arrival time (ps)           8193
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:error\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:error\/q  macrocell43   1250   1250  19665  RISE       1
\QuadDecSteer:Net_1203\/main_2   macrocell39   6943   8193  26033  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1203\/clock_0                             macrocell39         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:error\/q
Path End       : \QuadDecSteer:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDecSteer:bQuadDec:Stsreg\/clock
Path slack     : 26053p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     37236

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11183
-------------------------------------   ----- 
End-of-path arrival time (ps)           11183
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:error\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:error\/q          macrocell43    1250   1250  19665  RISE       1
\QuadDecSteer:bQuadDec:Stsreg\/status_3  statusicell2   9933  11183  26053  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:Stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDecSteer:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDecSteer:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 26105p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8121
-------------------------------------   ---- 
End-of-path arrival time (ps)           8121
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell34     4621   8121  26105  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:underflow_reg_i\/clock_0     macrocell34         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_A_filt\/q
Path End       : \QuadDecSteer:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDecSteer:bQuadDec:state_0\/clock_0
Path slack     : 26118p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8108
-------------------------------------   ---- 
End-of-path arrival time (ps)           8108
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_A_filt\/clock_0                 macrocell40         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_A_filt\/q   macrocell40   1250   1250  20742  RISE       1
\QuadDecSteer:bQuadDec:state_0\/main_1  macrocell45   6858   8108  26118  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_0\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDecDrive:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDecDrive:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 26414p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7812
-------------------------------------   ---- 
End-of-path arrival time (ps)           7812
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell3       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  24692  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  24692  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  24692  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:prevCompare\/main_0          macrocell50     4182   7812  26414  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:prevCompare\/clock_0         macrocell50         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Net_1251\/q
Path End       : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 26549p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     31676

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5127
-------------------------------------   ---- 
End-of-path arrival time (ps)           5127
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1251\/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecDrive:Net_1251\/q                                    macrocell46     1250   1250  21962  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell4   3877   5127  26549  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/clock     datapathcell4       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_A_filt\/q
Path End       : \QuadDecDrive:Net_1251\/main_2
Capture Clock  : \QuadDecDrive:Net_1251\/clock_0
Path slack     : 26649p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7577
-------------------------------------   ---- 
End-of-path arrival time (ps)           7577
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_A_filt\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_A_filt\/q  macrocell54   1250   1250  21316  RISE       1
\QuadDecDrive:Net_1251\/main_2         macrocell46   6327   7577  26649  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1251\/clock_0                             macrocell46         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_A_filt\/q
Path End       : \QuadDecDrive:Net_1203\/main_0
Capture Clock  : \QuadDecDrive:Net_1203\/clock_0
Path slack     : 26649p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7577
-------------------------------------   ---- 
End-of-path arrival time (ps)           7577
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_A_filt\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_A_filt\/q  macrocell54   1250   1250  21316  RISE       1
\QuadDecDrive:Net_1203\/main_0         macrocell53   6327   7577  26649  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1203\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Net_1251\/q
Path End       : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 26685p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     31676

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4991
-------------------------------------   ---- 
End-of-path arrival time (ps)           4991
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1251\/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecDrive:Net_1251\/q                                    macrocell46     1250   1250  21962  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell3   3741   4991  26685  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell3       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Net_1251\/q
Path End       : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 26723p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     31676

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4953
-------------------------------------   ---- 
End-of-path arrival time (ps)           4953
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1251\/clock_0                             macrocell32         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecSteer:Net_1251\/q                                    macrocell32     1250   1250  23154  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   3703   4953  26723  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/clock     datapathcell2       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Net_1260\/q
Path End       : \QuadDecSteer:Net_1251\/main_1
Capture Clock  : \QuadDecSteer:Net_1251\/clock_0
Path slack     : 26894p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7332
-------------------------------------   ---- 
End-of-path arrival time (ps)           7332
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1260\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:Net_1260\/q       macrocell42   1250   1250  16793  RISE       1
\QuadDecSteer:Net_1251\/main_1  macrocell32   6082   7332  26894  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1251\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 26932p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     37236

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10303
-------------------------------------   ----- 
End-of-path arrival time (ps)           10303
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    6803  10303  26932  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/clock        statusicell1        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDecSteer:Net_1275\/main_0
Capture Clock  : \QuadDecSteer:Net_1275\/clock_0
Path slack     : 26996p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7230
-------------------------------------   ---- 
End-of-path arrival time (ps)           7230
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  14985  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  14985  RISE       1
\QuadDecSteer:Net_1275\/main_0                             macrocell35     3730   7230  26996  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1275\/clock_0                             macrocell35         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:state_0\/q
Path End       : \QuadDecSteer:Net_1251\/main_6
Capture Clock  : \QuadDecSteer:Net_1251\/clock_0
Path slack     : 27006p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7220
-------------------------------------   ---- 
End-of-path arrival time (ps)           7220
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_0\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:state_0\/q  macrocell45   1250   1250  19641  RISE       1
\QuadDecSteer:Net_1251\/main_6     macrocell32   5970   7220  27006  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1251\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Net_1251\/q
Path End       : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 27028p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     31676

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1251\/clock_0                             macrocell32         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecSteer:Net_1251\/q                                    macrocell32     1250   1250  23154  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   3398   4648  27028  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_B_filt\/q
Path End       : \QuadDecSteer:Net_1203\/main_1
Capture Clock  : \QuadDecSteer:Net_1203\/clock_0
Path slack     : 27048p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7177
-------------------------------------   ---- 
End-of-path arrival time (ps)           7177
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_B_filt\/clock_0                 macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_B_filt\/q  macrocell41   1250   1250  19867  RISE       1
\QuadDecSteer:Net_1203\/main_1         macrocell39   5927   7177  27048  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1203\/clock_0                             macrocell39         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:error\/q
Path End       : \QuadDecDrive:Net_1260\/main_1
Capture Clock  : \QuadDecDrive:Net_1260\/clock_0
Path slack     : 27203p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7023
-------------------------------------   ---- 
End-of-path arrival time (ps)           7023
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:error\/clock_0                       macrocell57         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:error\/q  macrocell57   1250   1250  22614  RISE       1
\QuadDecDrive:Net_1260\/main_1   macrocell56   5773   7023  27203  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1260\/clock_0                             macrocell56         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:state_1\/q
Path End       : \QuadDecSteer:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDecSteer:bQuadDec:state_0\/clock_0
Path slack     : 27288p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6938
-------------------------------------   ---- 
End-of-path arrival time (ps)           6938
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_1\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:state_1\/q       macrocell44   1250   1250  21915  RISE       1
\QuadDecSteer:bQuadDec:state_0\/main_4  macrocell45   5688   6938  27288  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_0\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Net_1260\/q
Path End       : \QuadDecSteer:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDecSteer:bQuadDec:state_1\/clock_0
Path slack     : 27441p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6784
-------------------------------------   ---- 
End-of-path arrival time (ps)           6784
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1260\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:Net_1260\/q               macrocell42   1250   1250  16793  RISE       1
\QuadDecSteer:bQuadDec:state_1\/main_0  macrocell44   5534   6784  27441  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_1\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDecDrive:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDecDrive:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 27612p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6613
-------------------------------------   ---- 
End-of-path arrival time (ps)           6613
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  16756  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  16756  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  16756  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell47     3223   6613  27612  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:overflow_reg_i\/clock_0      macrocell47         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDecDrive:Net_1275\/main_1
Capture Clock  : \QuadDecDrive:Net_1275\/clock_0
Path slack     : 27612p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6613
-------------------------------------   ---- 
End-of-path arrival time (ps)           6613
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  16756  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  16756  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  16756  RISE       1
\QuadDecDrive:Net_1275\/main_1                             macrocell49     3223   6613  27612  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1275\/clock_0                             macrocell49         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDecSteer:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDecSteer:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 27638p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6588
-------------------------------------   ---- 
End-of-path arrival time (ps)           6588
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  16519  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  16519  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  16519  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell33     3198   6588  27638  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:overflow_reg_i\/clock_0      macrocell33         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 27656p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     37236

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9580
-------------------------------------   ---- 
End-of-path arrival time (ps)           9580
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  16328  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  16328  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  16328  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    6080   9580  27656  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/clock        statusicell3        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_A_filt\/q
Path End       : \QuadDecSteer:Net_1251\/main_2
Capture Clock  : \QuadDecSteer:Net_1251\/clock_0
Path slack     : 27832p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6394
-------------------------------------   ---- 
End-of-path arrival time (ps)           6394
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_A_filt\/clock_0                 macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_A_filt\/q  macrocell40   1250   1250  20742  RISE       1
\QuadDecSteer:Net_1251\/main_2         macrocell32   5144   6394  27832  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1251\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_A_filt\/q
Path End       : \QuadDecSteer:Net_1203\/main_0
Capture Clock  : \QuadDecSteer:Net_1203\/clock_0
Path slack     : 27919p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6306
-------------------------------------   ---- 
End-of-path arrival time (ps)           6306
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_A_filt\/clock_0                 macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_A_filt\/q  macrocell40   1250   1250  20742  RISE       1
\QuadDecSteer:Net_1203\/main_0         macrocell39   5056   6306  27919  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1203\/clock_0                             macrocell39         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_B_filt\/q
Path End       : \QuadDecSteer:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDecSteer:bQuadDec:state_1\/clock_0
Path slack     : 27965p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6261
-------------------------------------   ---- 
End-of-path arrival time (ps)           6261
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_B_filt\/clock_0                 macrocell41         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_B_filt\/q   macrocell41   1250   1250  19867  RISE       1
\QuadDecSteer:bQuadDec:state_1\/main_2  macrocell44   5011   6261  27965  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_1\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_B_filt\/q
Path End       : \QuadDecSteer:Net_1251\/main_3
Capture Clock  : \QuadDecSteer:Net_1251\/clock_0
Path slack     : 27978p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6247
-------------------------------------   ---- 
End-of-path arrival time (ps)           6247
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_B_filt\/clock_0                 macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_B_filt\/q  macrocell41   1250   1250  19867  RISE       1
\QuadDecSteer:Net_1251\/main_3         macrocell32   4997   6247  27978  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1251\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_B_filt\/q
Path End       : \QuadDecSteer:bQuadDec:error\/main_2
Capture Clock  : \QuadDecSteer:bQuadDec:error\/clock_0
Path slack     : 28098p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6128
-------------------------------------   ---- 
End-of-path arrival time (ps)           6128
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_B_filt\/clock_0                 macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_B_filt\/q  macrocell41   1250   1250  19867  RISE       1
\QuadDecSteer:bQuadDec:error\/main_2   macrocell43   4878   6128  28098  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:error\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:state_1\/q
Path End       : \QuadDecSteer:Net_1260\/main_2
Capture Clock  : \QuadDecSteer:Net_1260\/clock_0
Path slack     : 28165p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6061
-------------------------------------   ---- 
End-of-path arrival time (ps)           6061
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_1\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:state_1\/q  macrocell44   1250   1250  21915  RISE       1
\QuadDecSteer:Net_1260\/main_2     macrocell42   4811   6061  28165  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1260\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:error\/q
Path End       : \QuadDecSteer:bQuadDec:error\/main_3
Capture Clock  : \QuadDecSteer:bQuadDec:error\/clock_0
Path slack     : 28177p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6049
-------------------------------------   ---- 
End-of-path arrival time (ps)           6049
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:error\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:error\/q       macrocell43   1250   1250  19665  RISE       1
\QuadDecSteer:bQuadDec:error\/main_3  macrocell43   4799   6049  28177  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:error\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDecSteer:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDecSteer:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 28289p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5936
-------------------------------------   ---- 
End-of-path arrival time (ps)           5936
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  23336  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  23336  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  23336  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:prevCompare\/main_0          macrocell36     2306   5936  28289  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:prevCompare\/clock_0         macrocell36         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Net_1260\/q
Path End       : \QuadDecSteer:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDecSteer:bQuadDec:state_0\/clock_0
Path slack     : 28375p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5851
-------------------------------------   ---- 
End-of-path arrival time (ps)           5851
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1260\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:Net_1260\/q               macrocell42   1250   1250  16793  RISE       1
\QuadDecSteer:bQuadDec:state_0\/main_0  macrocell45   4601   5851  28375  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_0\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_A_filt\/q
Path End       : \QuadDecSteer:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDecSteer:bQuadDec:state_1\/clock_0
Path slack     : 28427p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5799
-------------------------------------   ---- 
End-of-path arrival time (ps)           5799
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_A_filt\/clock_0                 macrocell40         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_A_filt\/q   macrocell40   1250   1250  20742  RISE       1
\QuadDecSteer:bQuadDec:state_1\/main_1  macrocell44   4549   5799  28427  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_1\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:state_0\/q
Path End       : \QuadDecSteer:Net_1203\/main_4
Capture Clock  : \QuadDecSteer:Net_1203\/clock_0
Path slack     : 28460p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5766
-------------------------------------   ---- 
End-of-path arrival time (ps)           5766
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_0\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:state_0\/q  macrocell45   1250   1250  19641  RISE       1
\QuadDecSteer:Net_1203\/main_4     macrocell39   4516   5766  28460  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1203\/clock_0                             macrocell39         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDecSteer:Net_1275\/main_1
Capture Clock  : \QuadDecSteer:Net_1275\/clock_0
Path slack     : 28531p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5695
-------------------------------------   ---- 
End-of-path arrival time (ps)           5695
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  16519  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  16519  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  16519  RISE       1
\QuadDecSteer:Net_1275\/main_1                             macrocell35     2305   5695  28531  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1275\/clock_0                             macrocell35         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:error\/q
Path End       : \QuadDecDrive:Net_1251\/main_4
Capture Clock  : \QuadDecDrive:Net_1251\/clock_0
Path slack     : 28560p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5666
-------------------------------------   ---- 
End-of-path arrival time (ps)           5666
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:error\/clock_0                       macrocell57         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:error\/q  macrocell57   1250   1250  22614  RISE       1
\QuadDecDrive:Net_1251\/main_4   macrocell46   4416   5666  28560  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1251\/clock_0                             macrocell46         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:error\/q
Path End       : \QuadDecDrive:Net_1203\/main_2
Capture Clock  : \QuadDecDrive:Net_1203\/clock_0
Path slack     : 28560p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5666
-------------------------------------   ---- 
End-of-path arrival time (ps)           5666
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:error\/clock_0                       macrocell57         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:error\/q  macrocell57   1250   1250  22614  RISE       1
\QuadDecDrive:Net_1203\/main_2   macrocell53   4416   5666  28560  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1203\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:error\/q
Path End       : \QuadDecSteer:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDecSteer:bQuadDec:state_1\/clock_0
Path slack     : 28753p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5472
-------------------------------------   ---- 
End-of-path arrival time (ps)           5472
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:error\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:error\/q         macrocell43   1250   1250  19665  RISE       1
\QuadDecSteer:bQuadDec:state_1\/main_3  macrocell44   4222   5472  28753  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_1\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:error\/q
Path End       : \QuadDecSteer:Net_1251\/main_4
Capture Clock  : \QuadDecSteer:Net_1251\/clock_0
Path slack     : 28773p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5452
-------------------------------------   ---- 
End-of-path arrival time (ps)           5452
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:error\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:error\/q  macrocell43   1250   1250  19665  RISE       1
\QuadDecSteer:Net_1251\/main_4   macrocell32   4202   5452  28773  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1251\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:state_1\/q
Path End       : \QuadDecDrive:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDecDrive:bQuadDec:state_1\/clock_0
Path slack     : 28959p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5267
-------------------------------------   ---- 
End-of-path arrival time (ps)           5267
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_1\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:state_1\/q       macrocell58   1250   1250  20303  RISE       1
\QuadDecDrive:bQuadDec:state_1\/main_4  macrocell58   4017   5267  28959  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_1\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:state_1\/q
Path End       : \QuadDecDrive:bQuadDec:error\/main_4
Capture Clock  : \QuadDecDrive:bQuadDec:error\/clock_0
Path slack     : 28982p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5244
-------------------------------------   ---- 
End-of-path arrival time (ps)           5244
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_1\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:state_1\/q     macrocell58   1250   1250  20303  RISE       1
\QuadDecDrive:bQuadDec:error\/main_4  macrocell57   3994   5244  28982  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:error\/clock_0                       macrocell57         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:state_1\/q
Path End       : \QuadDecSteer:bQuadDec:error\/main_4
Capture Clock  : \QuadDecSteer:bQuadDec:error\/clock_0
Path slack     : 29104p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5122
-------------------------------------   ---- 
End-of-path arrival time (ps)           5122
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_1\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:state_1\/q     macrocell44   1250   1250  21915  RISE       1
\QuadDecSteer:bQuadDec:error\/main_4  macrocell43   3872   5122  29104  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:error\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Net_1260\/q
Path End       : \QuadDecDrive:Net_1251\/main_1
Capture Clock  : \QuadDecDrive:Net_1251\/clock_0
Path slack     : 29127p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5099
-------------------------------------   ---- 
End-of-path arrival time (ps)           5099
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1260\/clock_0                             macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:Net_1260\/q       macrocell56   1250   1250  18409  RISE       1
\QuadDecDrive:Net_1251\/main_1  macrocell46   3849   5099  29127  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1251\/clock_0                             macrocell46         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:state_1\/q
Path End       : \QuadDecSteer:Net_1203\/main_3
Capture Clock  : \QuadDecSteer:Net_1203\/clock_0
Path slack     : 29264p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4962
-------------------------------------   ---- 
End-of-path arrival time (ps)           4962
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_1\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:state_1\/q  macrocell44   1250   1250  21915  RISE       1
\QuadDecSteer:Net_1203\/main_3     macrocell39   3712   4962  29264  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1203\/clock_0                             macrocell39         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:state_0\/q
Path End       : \QuadDecSteer:Net_1260\/main_3
Capture Clock  : \QuadDecSteer:Net_1260\/clock_0
Path slack     : 29355p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_0\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:state_0\/q  macrocell45   1250   1250  19641  RISE       1
\QuadDecSteer:Net_1260\/main_3     macrocell42   3621   4871  29355  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1260\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_A_filt\/q
Path End       : \QuadDecDrive:bQuadDec:error\/main_1
Capture Clock  : \QuadDecDrive:bQuadDec:error\/clock_0
Path slack     : 29392p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_A_filt\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_A_filt\/q  macrocell54   1250   1250  21316  RISE       1
\QuadDecDrive:bQuadDec:error\/main_1   macrocell57   3584   4834  29392  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:error\/clock_0                       macrocell57         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:state_1\/q
Path End       : \QuadDecDrive:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDecDrive:bQuadDec:state_0\/clock_0
Path slack     : 29501p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4725
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_1\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:state_1\/q       macrocell58   1250   1250  20303  RISE       1
\QuadDecDrive:bQuadDec:state_0\/main_4  macrocell59   3475   4725  29501  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_0\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Net_1260\/q
Path End       : \QuadDecSteer:Net_1260\/main_0
Capture Clock  : \QuadDecSteer:Net_1260\/clock_0
Path slack     : 29512p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4713
-------------------------------------   ---- 
End-of-path arrival time (ps)           4713
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1260\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:Net_1260\/q       macrocell42   1250   1250  16793  RISE       1
\QuadDecSteer:Net_1260\/main_0  macrocell42   3463   4713  29512  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1260\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:state_0\/q
Path End       : \QuadDecDrive:bQuadDec:error\/main_5
Capture Clock  : \QuadDecDrive:bQuadDec:error\/clock_0
Path slack     : 29561p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_0\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:state_0\/q     macrocell59   1250   1250  20889  RISE       1
\QuadDecDrive:bQuadDec:error\/main_5  macrocell57   3415   4665  29561  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:error\/clock_0                       macrocell57         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Net_1203\/q
Path End       : \QuadDecDrive:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDecDrive:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 29741p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1203\/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:Net_1203\/q                              macrocell53   1250   1250  17946  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell52   3235   4485  29741  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:count_stored_i\/clock_0      macrocell52         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_B_filt\/q
Path End       : \QuadDecDrive:Net_1251\/main_3
Capture Clock  : \QuadDecDrive:Net_1251\/clock_0
Path slack     : 29775p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_B_filt\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_B_filt\/q  macrocell55   1250   1250  19730  RISE       1
\QuadDecDrive:Net_1251\/main_3         macrocell46   3201   4451  29775  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1251\/clock_0                             macrocell46         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_B_filt\/q
Path End       : \QuadDecDrive:Net_1203\/main_1
Capture Clock  : \QuadDecDrive:Net_1203\/clock_0
Path slack     : 29775p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_B_filt\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_B_filt\/q  macrocell55   1250   1250  19730  RISE       1
\QuadDecDrive:Net_1203\/main_1         macrocell53   3201   4451  29775  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1203\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:error\/q
Path End       : \QuadDecDrive:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDecDrive:bQuadDec:state_1\/clock_0
Path slack     : 29912p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:error\/clock_0                       macrocell57         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:error\/q         macrocell57   1250   1250  22614  RISE       1
\QuadDecDrive:bQuadDec:state_1\/main_3  macrocell58   3064   4314  29912  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_1\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:error\/q
Path End       : \QuadDecDrive:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDecDrive:bQuadDec:state_0\/clock_0
Path slack     : 29920p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4306
-------------------------------------   ---- 
End-of-path arrival time (ps)           4306
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:error\/clock_0                       macrocell57         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:error\/q         macrocell57   1250   1250  22614  RISE       1
\QuadDecDrive:bQuadDec:state_0\/main_3  macrocell59   3056   4306  29920  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_0\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Net_1251\/q
Path End       : \QuadDecDrive:Net_1251\/main_0
Capture Clock  : \QuadDecDrive:Net_1251\/clock_0
Path slack     : 30021p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4205
-------------------------------------   ---- 
End-of-path arrival time (ps)           4205
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1251\/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:Net_1251\/q       macrocell46   1250   1250  21962  RISE       1
\QuadDecDrive:Net_1251\/main_0  macrocell46   2955   4205  30021  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1251\/clock_0                             macrocell46         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_A_filt\/q
Path End       : \QuadDecSteer:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDecSteer:bQuadDec:quad_A_filt\/clock_0
Path slack     : 30046p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_A_filt\/clock_0                 macrocell40         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_A_filt\/q       macrocell40   1250   1250  20742  RISE       1
\QuadDecSteer:bQuadDec:quad_A_filt\/main_3  macrocell40   2930   4180  30046  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_A_filt\/clock_0                 macrocell40         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_A_filt\/q
Path End       : \QuadDecSteer:bQuadDec:error\/main_1
Capture Clock  : \QuadDecSteer:bQuadDec:error\/clock_0
Path slack     : 30046p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_A_filt\/clock_0                 macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_A_filt\/q  macrocell40   1250   1250  20742  RISE       1
\QuadDecSteer:bQuadDec:error\/main_1   macrocell43   2930   4180  30046  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:error\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDecSteer:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDecSteer:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 30068p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_A_delayed_0\/clock_0            macrocell20         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_A_delayed_0\/q       macrocell20   1250   1250  30068  RISE       1
\QuadDecSteer:bQuadDec:quad_A_delayed_1\/main_0  macrocell21   2907   4157  30068  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_A_delayed_1\/clock_0            macrocell21         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDecSteer:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDecSteer:bQuadDec:quad_A_filt\/clock_0
Path slack     : 30068p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_A_delayed_0\/clock_0            macrocell20         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_A_delayed_0\/q  macrocell20   1250   1250  30068  RISE       1
\QuadDecSteer:bQuadDec:quad_A_filt\/main_0  macrocell40   2907   4157  30068  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_A_filt\/clock_0                 macrocell40         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDecDrive:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDecDrive:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 30077p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4149
-------------------------------------   ---- 
End-of-path arrival time (ps)           4149
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_A_delayed_0\/clock_0            macrocell26         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_A_delayed_0\/q       macrocell26   1250   1250  30077  RISE       1
\QuadDecDrive:bQuadDec:quad_A_delayed_1\/main_0  macrocell27   2899   4149  30077  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_A_delayed_1\/clock_0            macrocell27         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDecDrive:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDecDrive:bQuadDec:quad_A_filt\/clock_0
Path slack     : 30077p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4149
-------------------------------------   ---- 
End-of-path arrival time (ps)           4149
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_A_delayed_0\/clock_0            macrocell26         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_A_delayed_0\/q  macrocell26   1250   1250  30077  RISE       1
\QuadDecDrive:bQuadDec:quad_A_filt\/main_0  macrocell54   2899   4149  30077  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_A_filt\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:state_0\/q
Path End       : \QuadDecSteer:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDecSteer:bQuadDec:state_0\/clock_0
Path slack     : 30137p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4089
-------------------------------------   ---- 
End-of-path arrival time (ps)           4089
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_0\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:state_0\/q       macrocell45   1250   1250  19641  RISE       1
\QuadDecSteer:bQuadDec:state_0\/main_5  macrocell45   2839   4089  30137  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_0\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:state_1\/q
Path End       : \QuadDecSteer:Net_1251\/main_5
Capture Clock  : \QuadDecSteer:Net_1251\/clock_0
Path slack     : 30167p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_1\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:state_1\/q  macrocell44   1250   1250  21915  RISE       1
\QuadDecSteer:Net_1251\/main_5     macrocell32   2809   4059  30167  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1251\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:state_1\/q
Path End       : \QuadDecSteer:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDecSteer:bQuadDec:state_1\/clock_0
Path slack     : 30172p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_1\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:state_1\/q       macrocell44   1250   1250  21915  RISE       1
\QuadDecSteer:bQuadDec:state_1\/main_4  macrocell44   2804   4054  30172  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_1\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDecSteer:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDecSteer:bQuadDec:quad_A_filt\/clock_0
Path slack     : 30182p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_A_delayed_1\/clock_0            macrocell21         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_A_delayed_1\/q  macrocell21   1250   1250  30182  RISE       1
\QuadDecSteer:bQuadDec:quad_A_filt\/main_1  macrocell40   2794   4044  30182  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_A_filt\/clock_0                 macrocell40         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Net_1260\/q
Path End       : \QuadDecDrive:Net_1260\/main_0
Capture Clock  : \QuadDecDrive:Net_1260\/clock_0
Path slack     : 30200p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1260\/clock_0                             macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:Net_1260\/q       macrocell56   1250   1250  18409  RISE       1
\QuadDecDrive:Net_1260\/main_0  macrocell56   2776   4026  30200  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1260\/clock_0                             macrocell56         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDecSteer:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDecSteer:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 30202p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_A_delayed_1\/clock_0            macrocell21         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_A_delayed_1\/q       macrocell21   1250   1250  30182  RISE       1
\QuadDecSteer:bQuadDec:quad_A_delayed_2\/main_0  macrocell22   2774   4024  30202  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_A_delayed_2\/clock_0            macrocell22         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_A_filt\/q
Path End       : \QuadDecDrive:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDecDrive:bQuadDec:quad_A_filt\/clock_0
Path slack     : 30293p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3933
-------------------------------------   ---- 
End-of-path arrival time (ps)           3933
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_A_filt\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_A_filt\/q       macrocell54   1250   1250  21316  RISE       1
\QuadDecDrive:bQuadDec:quad_A_filt\/main_3  macrocell54   2683   3933  30293  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_A_filt\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_A_filt\/q
Path End       : \QuadDecDrive:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDecDrive:bQuadDec:state_1\/clock_0
Path slack     : 30293p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3933
-------------------------------------   ---- 
End-of-path arrival time (ps)           3933
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_A_filt\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_A_filt\/q   macrocell54   1250   1250  21316  RISE       1
\QuadDecDrive:bQuadDec:state_1\/main_1  macrocell58   2683   3933  30293  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_1\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_A_filt\/q
Path End       : \QuadDecDrive:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDecDrive:bQuadDec:state_0\/clock_0
Path slack     : 30302p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_A_filt\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_A_filt\/q   macrocell54   1250   1250  21316  RISE       1
\QuadDecDrive:bQuadDec:state_0\/main_1  macrocell59   2674   3924  30302  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_0\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Net_1251\/q
Path End       : \QuadDecSteer:Net_1251\/main_0
Capture Clock  : \QuadDecSteer:Net_1251\/clock_0
Path slack     : 30348p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1251\/clock_0                             macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:Net_1251\/q       macrocell32   1250   1250  23154  RISE       1
\QuadDecSteer:Net_1251\/main_0  macrocell32   2628   3878  30348  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1251\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Net_1203\/q
Path End       : \QuadDecSteer:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDecSteer:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 30350p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1203\/clock_0                             macrocell39         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:Net_1203\/q                              macrocell39   1250   1250  18349  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell38   2625   3875  30350  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:count_stored_i\/clock_0      macrocell38         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_B_filt\/q
Path End       : \QuadDecSteer:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDecSteer:bQuadDec:quad_B_filt\/clock_0
Path slack     : 30360p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_B_filt\/clock_0                 macrocell41         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_B_filt\/q       macrocell41   1250   1250  19867  RISE       1
\QuadDecSteer:bQuadDec:quad_B_filt\/main_3  macrocell41   2616   3866  30360  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_B_filt\/clock_0                 macrocell41         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:state_0\/q
Path End       : \QuadDecDrive:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDecDrive:bQuadDec:state_0\/clock_0
Path slack     : 30456p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3770
-------------------------------------   ---- 
End-of-path arrival time (ps)           3770
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_0\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:state_0\/q       macrocell59   1250   1250  20889  RISE       1
\QuadDecDrive:bQuadDec:state_0\/main_5  macrocell59   2520   3770  30456  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_0\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:state_0\/q
Path End       : \QuadDecDrive:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDecDrive:bQuadDec:state_1\/clock_0
Path slack     : 30458p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3768
-------------------------------------   ---- 
End-of-path arrival time (ps)           3768
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_0\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:state_0\/q       macrocell59   1250   1250  20889  RISE       1
\QuadDecDrive:bQuadDec:state_1\/main_5  macrocell58   2518   3768  30458  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_1\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:error\/q
Path End       : \QuadDecDrive:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDecDrive:bQuadDec:Stsreg\/clock
Path slack     : 30643p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     37236

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6593
-------------------------------------   ---- 
End-of-path arrival time (ps)           6593
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:error\/clock_0                       macrocell57         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:error\/q          macrocell57    1250   1250  22614  RISE       1
\QuadDecDrive:bQuadDec:Stsreg\/status_3  statusicell4   5343   6593  30643  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:Stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDecDrive:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDecDrive:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 30664p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_B_delayed_0\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_B_delayed_0\/q       macrocell29   1250   1250  30664  RISE       1
\QuadDecDrive:bQuadDec:quad_B_delayed_1\/main_0  macrocell30   2312   3562  30664  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_B_delayed_1\/clock_0            macrocell30         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDecDrive:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDecDrive:bQuadDec:quad_B_filt\/clock_0
Path slack     : 30664p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_B_delayed_0\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_B_delayed_0\/q  macrocell29   1250   1250  30664  RISE       1
\QuadDecDrive:bQuadDec:quad_B_filt\/main_0  macrocell55   2312   3562  30664  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_B_filt\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDecSteer:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDecSteer:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 30672p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_B_delayed_1\/clock_0            macrocell24         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_B_delayed_1\/q       macrocell24   1250   1250  30672  RISE       1
\QuadDecSteer:bQuadDec:quad_B_delayed_2\/main_0  macrocell25   2304   3554  30672  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_B_delayed_2\/clock_0            macrocell25         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDecSteer:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDecSteer:bQuadDec:quad_B_filt\/clock_0
Path slack     : 30672p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_B_delayed_1\/clock_0            macrocell24         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_B_delayed_1\/q  macrocell24   1250   1250  30672  RISE       1
\QuadDecSteer:bQuadDec:quad_B_filt\/main_1  macrocell41   2304   3554  30672  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_B_filt\/clock_0                 macrocell41         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDecDrive:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDecDrive:bQuadDec:quad_B_filt\/clock_0
Path slack     : 30674p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_B_delayed_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_B_delayed_2\/q  macrocell31   1250   1250  30674  RISE       1
\QuadDecDrive:bQuadDec:quad_B_filt\/main_2  macrocell55   2302   3552  30674  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_B_filt\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDecDrive:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDecDrive:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 30676p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_B_delayed_1\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_B_delayed_1\/q       macrocell30   1250   1250  30676  RISE       1
\QuadDecDrive:bQuadDec:quad_B_delayed_2\/main_0  macrocell31   2299   3549  30676  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_B_delayed_2\/clock_0            macrocell31         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDecDrive:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDecDrive:bQuadDec:quad_B_filt\/clock_0
Path slack     : 30676p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_B_delayed_1\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_B_delayed_1\/q  macrocell30   1250   1250  30676  RISE       1
\QuadDecDrive:bQuadDec:quad_B_filt\/main_1  macrocell55   2299   3549  30676  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_B_filt\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDecSteer:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDecSteer:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 30679p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_B_delayed_0\/clock_0            macrocell23         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_B_delayed_0\/q       macrocell23   1250   1250  30679  RISE       1
\QuadDecSteer:bQuadDec:quad_B_delayed_1\/main_0  macrocell24   2297   3547  30679  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_B_delayed_1\/clock_0            macrocell24         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDecSteer:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDecSteer:bQuadDec:quad_B_filt\/clock_0
Path slack     : 30679p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_B_delayed_0\/clock_0            macrocell23         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_B_delayed_0\/q  macrocell23   1250   1250  30679  RISE       1
\QuadDecSteer:bQuadDec:quad_B_filt\/main_0  macrocell41   2297   3547  30679  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_B_filt\/clock_0                 macrocell41         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:error\/q
Path End       : \QuadDecDrive:bQuadDec:error\/main_3
Capture Clock  : \QuadDecDrive:bQuadDec:error\/clock_0
Path slack     : 30681p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:error\/clock_0                       macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:error\/q       macrocell57   1250   1250  22614  RISE       1
\QuadDecDrive:bQuadDec:error\/main_3  macrocell57   2295   3545  30681  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:error\/clock_0                       macrocell57         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDecSteer:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDecSteer:bQuadDec:quad_B_filt\/clock_0
Path slack     : 30681p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_B_delayed_2\/clock_0            macrocell25         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_B_delayed_2\/q  macrocell25   1250   1250  30681  RISE       1
\QuadDecSteer:bQuadDec:quad_B_filt\/main_2  macrocell41   2295   3545  30681  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_B_filt\/clock_0                 macrocell41         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_B_filt\/q
Path End       : \QuadDecDrive:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDecDrive:bQuadDec:quad_B_filt\/clock_0
Path slack     : 30685p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_B_filt\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_B_filt\/q       macrocell55   1250   1250  19730  RISE       1
\QuadDecDrive:bQuadDec:quad_B_filt\/main_3  macrocell55   2291   3541  30685  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_B_filt\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDecSteer:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDecSteer:bQuadDec:quad_A_filt\/clock_0
Path slack     : 30690p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_A_delayed_2\/clock_0            macrocell22         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_A_delayed_2\/q  macrocell22   1250   1250  30690  RISE       1
\QuadDecSteer:bQuadDec:quad_A_filt\/main_2  macrocell40   2286   3536  30690  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_A_filt\/clock_0                 macrocell40         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Net_1260\/q
Path End       : \QuadDecSteer:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDecSteer:bQuadDec:Stsreg\/clock
Path slack     : 30690p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     37236

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6546
-------------------------------------   ---- 
End-of-path arrival time (ps)           6546
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1260\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDecSteer:Net_1260\/q                macrocell42    1250   1250  16793  RISE       1
\QuadDecSteer:bQuadDec:Stsreg\/status_2  statusicell2   5296   6546  30690  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:Stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDecDrive:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDecDrive:bQuadDec:quad_A_filt\/clock_0
Path slack     : 30727p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_A_delayed_2\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_A_delayed_2\/q  macrocell28   1250   1250  30727  RISE       1
\QuadDecDrive:bQuadDec:quad_A_filt\/main_2  macrocell54   2249   3499  30727  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_A_filt\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDecDrive:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDecDrive:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 30729p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_A_delayed_1\/clock_0            macrocell27         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_A_delayed_1\/q       macrocell27   1250   1250  30729  RISE       1
\QuadDecDrive:bQuadDec:quad_A_delayed_2\/main_0  macrocell28   2247   3497  30729  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_A_delayed_2\/clock_0            macrocell28         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDecDrive:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDecDrive:bQuadDec:quad_A_filt\/clock_0
Path slack     : 30729p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_A_delayed_1\/clock_0            macrocell27         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_A_delayed_1\/q  macrocell27   1250   1250  30729  RISE       1
\QuadDecDrive:bQuadDec:quad_A_filt\/main_1  macrocell54   2247   3497  30729  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_A_filt\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Net_1260\/q
Path End       : \QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 30911p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     37736

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6825
-------------------------------------   ---- 
End-of-path arrival time (ps)           6825
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1260\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDecSteer:Net_1260\/q                             macrocell42    1250   1250  16793  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   5575   6825  30911  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/clock        statusicell1        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Net_1260\/q
Path End       : \QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 32664p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     37736

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5072
-------------------------------------   ---- 
End-of-path arrival time (ps)           5072
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1260\/clock_0                             macrocell56         0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDecDrive:Net_1260\/q                             macrocell56    1250   1250  18409  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   3822   5072  32664  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/clock        statusicell3        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Net_1260\/q
Path End       : \QuadDecDrive:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDecDrive:bQuadDec:Stsreg\/clock
Path slack     : 33199p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     37236

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1260\/clock_0                             macrocell56         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDecDrive:Net_1260\/q                macrocell56    1250   1250  18409  RISE       1
\QuadDecDrive:bQuadDec:Stsreg\/status_2  statusicell4   2786   4036  33199  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:Stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1062945p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1075571

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12626
-------------------------------------   ----- 
End-of-path arrival time (ps)           12626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell62     1250   1250  1062945  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell17     4353   5603  1062945  RISE       1
\UART:BUART:counter_load_not\/q                macrocell17     3350   8953  1062945  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   3672  12626  1062945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 1064651p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1081261

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16610
-------------------------------------   ----- 
End-of-path arrival time (ps)           16610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  1064651  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell18     4495   8075  1064651  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell18     3350  11425  1064651  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell5    5186  16610  1064651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell5        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1069401p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1075751

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1063563  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell5   6160   6350  1069401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1069582p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1075751

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6169
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell62     1250   1250  1062945  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell5   4919   6169  1069582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1070176p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8075
-------------------------------------   ---- 
End-of-path arrival time (ps)           8075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  1064651  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell63     4495   8075  1070176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070863p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1075751

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4888
-------------------------------------   ---- 
End-of-path arrival time (ps)           4888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell63     1250   1250  1063686  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell5   3638   4888  1070863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1071003p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7248
-------------------------------------   ---- 
End-of-path arrival time (ps)           7248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell5   4370   4370  1071003  RISE       1
\UART:BUART:txn\/main_3                macrocell61     2878   7248  1071003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell61         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1072203p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6048
-------------------------------------   ---- 
End-of-path arrival time (ps)           6048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1063563  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell63     5858   6048  1072203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1072203p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6048
-------------------------------------   ---- 
End-of-path arrival time (ps)           6048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1063563  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell65     5858   6048  1072203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1072211p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6040
-------------------------------------   ---- 
End-of-path arrival time (ps)           6040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1063563  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell62     5850   6040  1072211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1072648p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5603
-------------------------------------   ---- 
End-of-path arrival time (ps)           5603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell62   1250   1250  1062945  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell64   4353   5603  1072648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1073266p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1063563  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell64     4795   4985  1073266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1073388p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell63   1250   1250  1063686  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell64   3613   4863  1073388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1073429p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell65   1250   1250  1073429  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell64   3572   4822  1073429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073496p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  1073496  RISE       1
\UART:BUART:txn\/main_5                      macrocell61     4565   4755  1073496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell61         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1073496p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  1073496  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell62     4565   4755  1073496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1073652p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4599
-------------------------------------   ---- 
End-of-path arrival time (ps)           4599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell64   1250   1250  1065013  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell63   3349   4599  1073652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1073652p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4599
-------------------------------------   ---- 
End-of-path arrival time (ps)           4599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell64   1250   1250  1065013  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell65   3349   4599  1073652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073666p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4585
-------------------------------------   ---- 
End-of-path arrival time (ps)           4585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell64   1250   1250  1065013  RISE       1
\UART:BUART:txn\/main_4    macrocell61   3335   4585  1073666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell61         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1073666p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4585
-------------------------------------   ---- 
End-of-path arrival time (ps)           4585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell64   1250   1250  1065013  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell62   3335   4585  1073666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073962p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4289
-------------------------------------   ---- 
End-of-path arrival time (ps)           4289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell61         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell61   1250   1250  1073962  RISE       1
\UART:BUART:txn\/main_0  macrocell61   3039   4289  1073962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell61         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1074299p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3952
-------------------------------------   ---- 
End-of-path arrival time (ps)           3952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell65         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell65   1250   1250  1073429  RISE       1
\UART:BUART:txn\/main_6   macrocell61   2702   3952  1074299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell61         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1074299p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3952
-------------------------------------   ---- 
End-of-path arrival time (ps)           3952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell65   1250   1250  1073429  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell62   2702   3952  1074299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074326p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3925
-------------------------------------   ---- 
End-of-path arrival time (ps)           3925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell65   1250   1250  1073429  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell63   2675   3925  1074326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1074376p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  1073496  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell64     3685   3875  1074376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1074449p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3802
-------------------------------------   ---- 
End-of-path arrival time (ps)           3802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell63   1250   1250  1063686  RISE       1
\UART:BUART:txn\/main_2    macrocell61   2552   3802  1074449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell61         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1074449p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3802
-------------------------------------   ---- 
End-of-path arrival time (ps)           3802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell63   1250   1250  1063686  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell62   2552   3802  1074449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074452p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3799
-------------------------------------   ---- 
End-of-path arrival time (ps)           3799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell63   1250   1250  1063686  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell63   2549   3799  1074452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074452p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3799
-------------------------------------   ---- 
End-of-path arrival time (ps)           3799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell63   1250   1250  1063686  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell65   2549   3799  1074452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1074458p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell62   1250   1250  1062945  RISE       1
\UART:BUART:txn\/main_1    macrocell61   2543   3793  1074458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell61         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1074458p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell62   1250   1250  1062945  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell62   2543   3793  1074458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074459p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell62   1250   1250  1062945  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell63   2542   3792  1074459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074459p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell62   1250   1250  1062945  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell65   2542   3792  1074459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1074715p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell64   1250   1250  1065013  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell64   2286   3536  1074715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell64         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

