(pcb C:\Users\KENTARO\Documents\famicomMEGAex\famicomMEGAex.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.5")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  199898 -68326  111760 -68326  111760 -121666  202438 -121666
            202438 -120396  204978 -117856  204978 -83566  202438 -81026
            202438 -70866  199898 -68326  199898 -68326)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Socket_Arduino_Mega:Socket_Strip_Arduino_2x18
      (place P1 197358 -114046 front 90 (PN Digital))
    )
    (component Socket_Arduino_Mega:Socket_Strip_Arduino_1x08
      (place P2 131318 -119126 front 0 (PN Power))
      (place P3 154178 -119126 front 0 (PN Analog))
      (place P4 177038 -119126 front 0 (PN Analog))
      (place P6 149098 -70866 front 0 (PN PWM))
      (place P7 171958 -70866 front 0 (PN Communication))
    )
    (component Socket_Arduino_Mega:Socket_Strip_Arduino_1x10
      (place P5 122174 -70866 front 0 (PN PWM))
    )
    (component Socket_Arduino_Mega:Arduino_1pin
      (place P8 117348 -119126 front 0 (PN CONN_01X01))
      (place P10 199898 -119126 front 0 (PN CONN_01X01))
      (place P11 118618 -70866 front 0 (PN CONN_01X01))
      (place P13 193548 -70866 front 0 (PN CONN_01X01))
    )
    (component Pin_Headers:Pin_Header_Straight_1x08_Pitch2.54mm
      (place P14 176530 -102870 front 270 (PN "CHR DATA"))
      (place P15 135890 -102870 front 270 (PN "PRG DATA"))
    )
    (component Pin_Headers:Pin_Header_Straight_1x14_Pitch2.54mm
      (place P16 191770 -95250 front 270 (PN "CHR ADDR 14"))
    )
    (component Pin_Headers:Pin_Header_Straight_1x15_Pitch2.54mm
      (place P17 151130 -95250 front 270 (PN "PRG ADDR 15"))
      (place P18 179070 -77724 front 270 (PN "OTHER PINS"))
    )
    (component Pin_Headers:Pin_Header_Straight_1x04_Pitch2.54mm
      (place P19 179070 -85090 front 270 (PN AMARI))
      (place P23 135890 -85090 front 270 (PN "FRONT PINS"))
    )
    (component Pin_Headers:Pin_Header_Straight_2x03_Pitch2.54mm
      (place P20 186690 -77470 front 0 (PN SPI))
    )
    (component Pin_Headers:Pin_Header_Straight_2x30_Pitch2.54mm
      (place P21 191770 -110490 front 270 (PN DEV_EXT.))
    )
    (component Pin_Headers:Pin_Header_Straight_1x07_Pitch2.54mm
      (place P22 158750 -85090 front 270 (PN "BACK PINS"))
    )
    (component Resistors_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal
      (place SW1 118110 -80010 front 0 (PN SWITCH))
    )
  )
  (library
    (image Socket_Arduino_Mega:Socket_Strip_Arduino_2x18
      (outline (path signal 50  -1750 1750  -1750 -4300))
      (outline (path signal 50  44950 1750  44950 -4300))
      (outline (path signal 50  -1750 1750  44950 1750))
      (outline (path signal 50  -1750 -4300  44950 -4300))
      (outline (path signal 150  -1270 -3810  44450 -3810))
      (outline (path signal 150  44450 1270  1270 1270))
      (outline (path signal 150  44450 -3810  44450 1270))
      (outline (path signal 150  -1270 -3810  -1270 -1270))
      (outline (path signal 150  0 1550  -1550 1550))
      (outline (path signal 150  -1270 -1270  1270 -1270))
      (outline (path signal 150  1270 -1270  1270 1270))
      (outline (path signal 150  -1550 1550  -1550 0))
      (pin Round[A]Pad_1727.2_um 1 0 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 2 0 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 3 2540 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 4 2540 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 5 5080 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 6 5080 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 7 7620 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 8 7620 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 9 10160 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 10 10160 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 11 12700 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 12 12700 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 13 15240 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 14 15240 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 15 17780 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 16 17780 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 17 20320 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 18 20320 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 19 22860 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 20 22860 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 21 25400 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 22 25400 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 23 27940 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 24 27940 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 25 30480 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 26 30480 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 27 33020 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 28 33020 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 29 35560 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 30 35560 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 31 38100 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 32 38100 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 33 40640 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 34 40640 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 35 43180 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 36 43180 -2540)
    )
    (image Socket_Arduino_Mega:Socket_Strip_Arduino_1x08
      (outline (path signal 50  -1750 1750  -1750 -1750))
      (outline (path signal 50  19550 1750  19550 -1750))
      (outline (path signal 50  -1750 1750  19550 1750))
      (outline (path signal 50  -1750 -1750  19550 -1750))
      (outline (path signal 150  1270 -1270  19050 -1270))
      (outline (path signal 150  19050 -1270  19050 1270))
      (outline (path signal 150  19050 1270  1270 1270))
      (outline (path signal 150  -1550 -1550  0 -1550))
      (outline (path signal 150  1270 -1270  1270 1270))
      (outline (path signal 150  0 1550  -1550 1550))
      (outline (path signal 150  -1550 1550  -1550 -1550))
      (pin Oval[A]Pad_1727.2x2032_um 1 0 0)
      (pin Oval[A]Pad_1727.2x2032_um 2 2540 0)
      (pin Oval[A]Pad_1727.2x2032_um 3 5080 0)
      (pin Oval[A]Pad_1727.2x2032_um 4 7620 0)
      (pin Oval[A]Pad_1727.2x2032_um 5 10160 0)
      (pin Oval[A]Pad_1727.2x2032_um 6 12700 0)
      (pin Oval[A]Pad_1727.2x2032_um 7 15240 0)
      (pin Oval[A]Pad_1727.2x2032_um 8 17780 0)
    )
    (image Socket_Arduino_Mega:Socket_Strip_Arduino_1x10
      (outline (path signal 50  -1750 1750  -1750 -1750))
      (outline (path signal 50  24650 1750  24650 -1750))
      (outline (path signal 50  -1750 1750  24650 1750))
      (outline (path signal 50  -1750 -1750  24650 -1750))
      (outline (path signal 150  1270 -1270  24130 -1270))
      (outline (path signal 150  24130 -1270  24130 1270))
      (outline (path signal 150  24130 1270  1270 1270))
      (outline (path signal 150  -1550 -1550  0 -1550))
      (outline (path signal 150  1270 -1270  1270 1270))
      (outline (path signal 150  0 1550  -1550 1550))
      (outline (path signal 150  -1550 1550  -1550 -1550))
      (pin Oval[A]Pad_1727.2x2032_um 1 0 0)
      (pin Oval[A]Pad_1727.2x2032_um 2 2540 0)
      (pin Oval[A]Pad_1727.2x2032_um 3 5080 0)
      (pin Oval[A]Pad_1727.2x2032_um 4 7620 0)
      (pin Oval[A]Pad_1727.2x2032_um 5 10160 0)
      (pin Oval[A]Pad_1727.2x2032_um 6 12700 0)
      (pin Oval[A]Pad_1727.2x2032_um 7 15240 0)
      (pin Oval[A]Pad_1727.2x2032_um 8 17780 0)
      (pin Oval[A]Pad_1727.2x2032_um 9 20320 0)
      (pin Oval[A]Pad_1727.2x2032_um 10 22860 0)
    )
    (image Socket_Arduino_Mega:Arduino_1pin
      (outline (path signal 150  2286 0  2174.11 -706.413  1849.41 -1343.68  1343.68 -1849.41
            706.413 -2174.11  0 -2286  -706.413 -2174.11  -1343.68 -1849.41
            -1849.41 -1343.68  -2174.11 -706.413  -2286 0  -2174.11 706.413
            -1849.41 1343.68  -1343.68 1849.41  -706.413 2174.11  0 2286
            706.413 2174.11  1343.68 1849.41  1849.41 1343.68  2174.11 706.413))
      (pin Round[A]Pad_4064_um 1 0 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x08_Pitch2.54mm
      (outline (path signal 100  -1270 1270  -1270 -19050))
      (outline (path signal 100  -1270 -19050  1270 -19050))
      (outline (path signal 100  1270 -19050  1270 1270))
      (outline (path signal 100  1270 1270  -1270 1270))
      (outline (path signal 120  -1390 -1270  -1390 -19170))
      (outline (path signal 120  -1390 -19170  1390 -19170))
      (outline (path signal 120  1390 -19170  1390 -1270))
      (outline (path signal 120  1390 -1270  -1390 -1270))
      (outline (path signal 120  -1390 0  -1390 1390))
      (outline (path signal 120  -1390 1390  0 1390))
      (outline (path signal 50  -1600 1600  -1600 -19300))
      (outline (path signal 50  -1600 -19300  1600 -19300))
      (outline (path signal 50  1600 -19300  1600 1600))
      (outline (path signal 50  1600 1600  -1600 1600))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
    )
    (image Pin_Headers:Pin_Header_Straight_1x14_Pitch2.54mm
      (outline (path signal 100  -1270 1270  -1270 -34290))
      (outline (path signal 100  -1270 -34290  1270 -34290))
      (outline (path signal 100  1270 -34290  1270 1270))
      (outline (path signal 100  1270 1270  -1270 1270))
      (outline (path signal 120  -1390 -1270  -1390 -34410))
      (outline (path signal 120  -1390 -34410  1390 -34410))
      (outline (path signal 120  1390 -34410  1390 -1270))
      (outline (path signal 120  1390 -1270  -1390 -1270))
      (outline (path signal 120  -1390 0  -1390 1390))
      (outline (path signal 120  -1390 1390  0 1390))
      (outline (path signal 50  -1600 1600  -1600 -34600))
      (outline (path signal 50  -1600 -34600  1600 -34600))
      (outline (path signal 50  1600 -34600  1600 1600))
      (outline (path signal 50  1600 1600  -1600 1600))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
    )
    (image Pin_Headers:Pin_Header_Straight_1x15_Pitch2.54mm
      (outline (path signal 100  -1270 1270  -1270 -36830))
      (outline (path signal 100  -1270 -36830  1270 -36830))
      (outline (path signal 100  1270 -36830  1270 1270))
      (outline (path signal 100  1270 1270  -1270 1270))
      (outline (path signal 120  -1390 -1270  -1390 -36950))
      (outline (path signal 120  -1390 -36950  1390 -36950))
      (outline (path signal 120  1390 -36950  1390 -1270))
      (outline (path signal 120  1390 -1270  -1390 -1270))
      (outline (path signal 120  -1390 0  -1390 1390))
      (outline (path signal 120  -1390 1390  0 1390))
      (outline (path signal 50  -1600 1600  -1600 -37100))
      (outline (path signal 50  -1600 -37100  1600 -37100))
      (outline (path signal 50  1600 -37100  1600 1600))
      (outline (path signal 50  1600 1600  -1600 1600))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 15 0 -35560)
    )
    (image Pin_Headers:Pin_Header_Straight_1x04_Pitch2.54mm
      (outline (path signal 100  -1270 1270  -1270 -8890))
      (outline (path signal 100  -1270 -8890  1270 -8890))
      (outline (path signal 100  1270 -8890  1270 1270))
      (outline (path signal 100  1270 1270  -1270 1270))
      (outline (path signal 120  -1390 -1270  -1390 -9010))
      (outline (path signal 120  -1390 -9010  1390 -9010))
      (outline (path signal 120  1390 -9010  1390 -1270))
      (outline (path signal 120  1390 -1270  -1390 -1270))
      (outline (path signal 120  -1390 0  -1390 1390))
      (outline (path signal 120  -1390 1390  0 1390))
      (outline (path signal 50  -1600 1600  -1600 -9200))
      (outline (path signal 50  -1600 -9200  1600 -9200))
      (outline (path signal 50  1600 -9200  1600 1600))
      (outline (path signal 50  1600 1600  -1600 1600))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
    )
    (image Pin_Headers:Pin_Header_Straight_2x03_Pitch2.54mm
      (outline (path signal 100  -1270 1270  -1270 -6350))
      (outline (path signal 100  -1270 -6350  3810 -6350))
      (outline (path signal 100  3810 -6350  3810 1270))
      (outline (path signal 100  3810 1270  -1270 1270))
      (outline (path signal 120  -1390 -1270  -1390 -6470))
      (outline (path signal 120  -1390 -6470  3930 -6470))
      (outline (path signal 120  3930 -6470  3930 1390))
      (outline (path signal 120  3930 1390  1270 1390))
      (outline (path signal 120  1270 1390  1270 -1270))
      (outline (path signal 120  1270 -1270  -1390 -1270))
      (outline (path signal 120  -1390 0  -1390 1390))
      (outline (path signal 120  -1390 1390  0 1390))
      (outline (path signal 50  -1600 1600  -1600 -6600))
      (outline (path signal 50  -1600 -6600  4100 -6600))
      (outline (path signal 50  4100 -6600  4100 1600))
      (outline (path signal 50  4100 1600  -1600 1600))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
    )
    (image Pin_Headers:Pin_Header_Straight_2x30_Pitch2.54mm
      (outline (path signal 100  -1270 1270  -1270 -74930))
      (outline (path signal 100  -1270 -74930  3810 -74930))
      (outline (path signal 100  3810 -74930  3810 1270))
      (outline (path signal 100  3810 1270  -1270 1270))
      (outline (path signal 120  -1390 -1270  -1390 -75050))
      (outline (path signal 120  -1390 -75050  3930 -75050))
      (outline (path signal 120  3930 -75050  3930 1390))
      (outline (path signal 120  3930 1390  1270 1390))
      (outline (path signal 120  1270 1390  1270 -1270))
      (outline (path signal 120  1270 -1270  -1390 -1270))
      (outline (path signal 120  -1390 0  -1390 1390))
      (outline (path signal 120  -1390 1390  0 1390))
      (outline (path signal 50  -1600 1600  -1600 -75200))
      (outline (path signal 50  -1600 -75200  4100 -75200))
      (outline (path signal 50  4100 -75200  4100 1600))
      (outline (path signal 50  4100 1600  -1600 1600))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 28 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 30 2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 32 2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 33 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 34 2540 -40640)
      (pin Oval[A]Pad_1700x1700_um 35 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 36 2540 -43180)
      (pin Oval[A]Pad_1700x1700_um 37 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 38 2540 -45720)
      (pin Oval[A]Pad_1700x1700_um 39 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 40 2540 -48260)
      (pin Oval[A]Pad_1700x1700_um 41 0 -50800)
      (pin Oval[A]Pad_1700x1700_um 42 2540 -50800)
      (pin Oval[A]Pad_1700x1700_um 43 0 -53340)
      (pin Oval[A]Pad_1700x1700_um 44 2540 -53340)
      (pin Oval[A]Pad_1700x1700_um 45 0 -55880)
      (pin Oval[A]Pad_1700x1700_um 46 2540 -55880)
      (pin Oval[A]Pad_1700x1700_um 47 0 -58420)
      (pin Oval[A]Pad_1700x1700_um 48 2540 -58420)
      (pin Oval[A]Pad_1700x1700_um 49 0 -60960)
      (pin Oval[A]Pad_1700x1700_um 50 2540 -60960)
      (pin Oval[A]Pad_1700x1700_um 51 0 -63500)
      (pin Oval[A]Pad_1700x1700_um 52 2540 -63500)
      (pin Oval[A]Pad_1700x1700_um 53 0 -66040)
      (pin Oval[A]Pad_1700x1700_um 54 2540 -66040)
      (pin Oval[A]Pad_1700x1700_um 55 0 -68580)
      (pin Oval[A]Pad_1700x1700_um 56 2540 -68580)
      (pin Oval[A]Pad_1700x1700_um 57 0 -71120)
      (pin Oval[A]Pad_1700x1700_um 58 2540 -71120)
      (pin Oval[A]Pad_1700x1700_um 59 0 -73660)
      (pin Oval[A]Pad_1700x1700_um 60 2540 -73660)
    )
    (image Pin_Headers:Pin_Header_Straight_1x07_Pitch2.54mm
      (outline (path signal 100  -1270 1270  -1270 -16510))
      (outline (path signal 100  -1270 -16510  1270 -16510))
      (outline (path signal 100  1270 -16510  1270 1270))
      (outline (path signal 100  1270 1270  -1270 1270))
      (outline (path signal 120  -1390 -1270  -1390 -16630))
      (outline (path signal 120  -1390 -16630  1390 -16630))
      (outline (path signal 120  1390 -16630  1390 -1270))
      (outline (path signal 120  1390 -1270  -1390 -1270))
      (outline (path signal 120  -1390 0  -1390 1390))
      (outline (path signal 120  -1390 1390  0 1390))
      (outline (path signal 50  -1600 1600  -1600 -16800))
      (outline (path signal 50  -1600 -16800  1600 -16800))
      (outline (path signal 50  1600 -16800  1600 1600))
      (outline (path signal 50  1600 1600  -1600 1600))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
    )
    (image Resistors_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal
      (outline (path signal 100  740 800  740 -800))
      (outline (path signal 100  740 -800  4340 -800))
      (outline (path signal 100  4340 -800  4340 800))
      (outline (path signal 100  4340 800  740 800))
      (outline (path signal 100  0 0  740 0))
      (outline (path signal 100  5080 0  4340 0))
      (outline (path signal 120  680 860  4400 860))
      (outline (path signal 120  680 -860  4400 -860))
      (outline (path signal 50  -950 1150  -950 -1150))
      (outline (path signal 50  -950 -1150  6050 -1150))
      (outline (path signal 50  6050 -1150  6050 1150))
      (outline (path signal 50  6050 1150  -950 1150))
      (pin Round[A]Pad_1400_um 1 0 0)
      (pin Oval[A]Pad_1400x1400_um 2 5080 0)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1727.2_um
      (shape (circle F.Cu 1727.2))
      (shape (circle B.Cu 1727.2))
      (attach off)
    )
    (padstack Round[A]Pad_4064_um
      (shape (circle F.Cu 4064))
      (shape (circle B.Cu 4064))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1727.2x2032_um
      (shape (path F.Cu 1727.2  0 -152.4  0 152.4))
      (shape (path B.Cu 1727.2  0 -152.4  0 152.4))
      (attach off)
    )
    (padstack Oval[A]Pad_1727.2x1727.2_um
      (shape (path F.Cu 1727.2  0 0  0 0))
      (shape (path B.Cu 1727.2  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net GND
      (pins P1-1 P1-2 P2-6 P2-7 P5-4 P20-6 P21-30 P21-60 SW1-2)
    )
    (net PK0
      (pins P4-1 P14-1 P21-10)
    )
    (net PF0
      (pins P3-1 P15-1 P21-35)
    )
    (net PH4
      (pins P6-1 P16-4 P21-18)
    )
    (net PD0
      (pins P5-1 P7-8 P18-5)
    )
    (net SCK
      (pins P1-3 P20-3)
    )
    (net MISO
      (pins P1-5 P20-1)
    )
    (net MOSI
      (pins P1-6 P20-4)
    )
    (net PL1
      (pins P1-7 P16-8 P21-21)
    )
    (net PL0
      (pins P1-8 P16-7 P21-24)
    )
    (net PL3
      (pins P1-9 P16-10 P21-17)
    )
    (net PL2
      (pins P1-10 P16-9 P21-19)
    )
    (net PL5
      (pins P1-11 P16-12 P21-13)
    )
    (net PL4
      (pins P1-12 P16-11 P21-15)
    )
    (net PL7
      (pins P1-13 P16-14 P21-9)
    )
    (net PL6
      (pins P1-14 P16-13 P21-11)
    )
    (net PG1
      (pins P1-15 P18-11)
    )
    (net PG0
      (pins P1-16 P18-10)
    )
    (net PD7
      (pins P1-17 P18-9)
    )
    (net PG2
      (pins P1-18 P18-12)
    )
    (net PC1
      (pins P1-19 P17-10 P21-54)
    )
    (net PA0
      (pins P1-33 P17-1 P21-36)
    )
    (net PC3
      (pins P1-21 P17-12 P21-58)
    )
    (net PA2
      (pins P1-31 P17-3 P21-40)
    )
    (net PC5
      (pins P1-23 P17-14 P21-53)
    )
    (net PA4
      (pins P1-29 P17-5 P21-44)
    )
    (net PC7
      (pins P1-25 P19-1)
    )
    (net PA6
      (pins P1-27 P17-7 P21-48)
    )
    (net PA1
      (pins P1-34 P17-2 P21-38)
    )
    (net PF1
      (pins P3-2 P15-2 P21-37)
    )
    (net PF2
      (pins P3-3 P15-3 P21-39)
    )
    (net PF3
      (pins P3-4 P15-4 P21-41)
    )
    (net PF4
      (pins P3-5 P15-5 P21-43)
    )
    (net PF5
      (pins P3-6 P15-6 P21-45)
    )
    (net PF6
      (pins P3-7 P15-7 P21-47)
    )
    (net PF7
      (pins P3-8 P15-8 P21-49)
    )
    (net PK1
      (pins P4-2 P14-2 P21-8)
    )
    (net PK2
      (pins P4-3 P14-3 P21-6)
    )
    (net PK3
      (pins P4-4 P14-4 P21-4)
    )
    (net PK4
      (pins P4-5 P14-5 P21-1)
    )
    (net PK5
      (pins P4-6 P14-6 P21-3)
    )
    (net PK6
      (pins P4-7 P14-7 P21-5)
    )
    (net PK7
      (pins P4-8 P14-8 P21-7)
    )
    (net PD1
      (pins P5-2 P7-7 P18-6)
    )
    (net PB7
      (pins P5-5 P18-4)
    )
    (net PB6
      (pins P5-6 P18-3)
    )
    (net PB5
      (pins P5-7 P18-2)
    )
    (net PB4
      (pins P5-8 P18-1)
    )
    (net PH6
      (pins P5-9 P16-6 P21-22)
    )
    (net PH5
      (pins P5-10 P16-5 P21-20)
    )
    (net PH3
      (pins P6-2 P16-3 P21-16)
    )
    (net PE3
      (pins P6-3 P19-2)
    )
    (net PG5
      (pins P6-4 P18-13)
    )
    (net PE5
      (pins P6-5 P19-4)
    )
    (net PE4
      (pins P6-6 P19-3)
    )
    (net PJ1
      (pins P7-1 P18-15)
    )
    (net PJ0
      (pins P7-2 P18-14)
    )
    (net PH1
      (pins P7-3 P16-2 P21-14)
    )
    (net PH0
      (pins P7-4 P16-1 P21-12)
    )
    (net PD3
      (pins P7-5 P18-8)
    )
    (net PD2
      (pins P7-6 P18-7)
    )
    (net PA3
      (pins P1-32 P17-4 P21-42)
    )
    (net PA5
      (pins P1-30 P17-6 P21-46)
    )
    (net PA7
      (pins P1-28 P17-8 P21-50)
    )
    (net PC0
      (pins P1-20 P17-9 P21-52)
    )
    (net PC4
      (pins P1-24 P17-13 P21-55)
    )
    (net PC6
      (pins P1-26 P17-15 P21-51)
    )
    (net 5V
      (pins P1-35 P1-36 P2-5 P20-2 P21-2 P21-59)
    )
    (net RESET
      (pins P2-3 SW1-1)
    )
    (net SS
      (pins P1-4 P20-5)
    )
    (net /PA13
      (pins P21-23 P22-1)
    )
    (net /VRAM_CS
      (pins P21-25 P22-2)
    )
    (net VRAMA10
      (pins P21-26 P23-1)
    )
    (net /WE
      (pins P21-27 P22-3)
    )
    (net /RD
      (pins P21-28 P23-2)
    )
    (net SOUND_OUT
      (pins P21-29 P22-4)
    )
    (net SOUND_IN
      (pins P21-31 P22-5)
    )
    (net /IRQ
      (pins P21-32 P23-3)
    )
    (net /ROMSEL
      (pins P21-33 P22-6)
    )
    (net /R/W
      (pins P21-34 P23-4)
    )
    (net F2
      (pins P21-57 P22-7)
    )
    (net PC2
      (pins P1-22 P17-11 P21-56)
    )
    (class kicad_default "" +3V3 /IOREF /IRQ /PA13 /R/W /RD /ROMSEL /VRAM_CS
      /Vin /WE AREF F2 MISO MOSI "Net-(P10-Pad1)" "Net-(P11-Pad1)" "Net-(P12-Pad1)"
      "Net-(P13-Pad1)" "Net-(P2-Pad1)" "Net-(P8-Pad1)" "Net-(P9-Pad1)" PA0
      PA1 PA2 PA3 PA4 PA5 PA6 PA7 PB4 PB5 PB6 PB7 PC0 PC1 PC2 PC3 PC4 PC5
      PC6 PC7 PD0 PD1 PD2 PD3 PD7 PE0 PE1 PE3 PE4 PE5 PF0 PF1 PF2 PF3 PF4
      PF5 PF6 PF7 PG0 PG1 PG2 PG5 PH0 PH1 PH3 PH4 PH5 PH6 PJ0 PJ1 PK0 PK1
      PK2 PK3 PK4 PK5 PK6 PK7 PL0 PL1 PL2 PL3 PL4 PL5 PL6 PL7 RESET SCK SOUND_IN
      SOUND_OUT SS VRAMA10
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class 5V 5V
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 500)
        (clearance 200.1)
      )
    )
    (class GND GND
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 500)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
