
---------- Begin Simulation Statistics ----------
simSeconds                                   0.237833                       # Number of seconds simulated (Second)
simTicks                                 237833081500                       # Number of ticks simulated (Tick)
finalTick                                237833081500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2264.81                       # Real time elapsed on the host (Second)
hostTickRate                                105012418                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    3971016                       # Number of bytes of host memory used (Byte)
simInsts                                    281369546                       # Number of instructions simulated (Count)
simOps                                      448975481                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   124235                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     198240                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.dptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 237833081500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 237833081500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 237833081500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 237833081500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.demandHits::processor.cores.core.data    101256071                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.demandHits::total    101256071                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::processor.cores.core.data    101825786                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::total    101825786                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.demandMisses::processor.cores.core.data      9643197                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.demandMisses::total      9643197                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::processor.cores.core.data      9675966                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::total      9675966                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.demandMissLatency::processor.cores.core.data 327548162984                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMissLatency::total 327548162984                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMissLatency::processor.cores.core.data 327548162984                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMissLatency::total 327548162984                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandAccesses::processor.cores.core.data    110899268                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandAccesses::total    110899268                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::processor.cores.core.data    111501752                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::total    111501752                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandMissRate::processor.cores.core.data     0.086955                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandMissRate::total     0.086955                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::processor.cores.core.data     0.086779                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::total     0.086779                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandAvgMissLatency::processor.cores.core.data 33966.760503                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches.demandAvgMissLatency::total 33966.760503                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMissLatency::processor.cores.core.data 33851.727361                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMissLatency::total 33851.727361                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.blockedCycles::no_mshrs          230                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCycles::no_targets      8573688                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCauses::no_mshrs           19                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.blockedCauses::no_targets        30986                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.avgBlocked::no_mshrs    12.105263                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.avgBlocked::no_targets   276.695540                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.writebacks::writebacks      3733120                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.writebacks::total      3733120                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.demandMshrHits::processor.cores.core.data      4304007                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches.demandMshrHits::total      4304007                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches.overallMshrHits::processor.cores.core.data      4304007                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches.overallMshrHits::total      4304007                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches.demandMshrMisses::processor.cores.core.data      5339190                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches.demandMshrMisses::total      5339190                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher      3737952                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::processor.cores.core.data      5371949                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::total      9109901                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.demandMshrMissLatency::processor.cores.core.data 165778932734                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMshrMissLatency::total 165778932734                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 251314435850                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::processor.cores.core.data 166158342734                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::total 417472778584                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMshrMissRate::processor.cores.core.data     0.048145                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandMshrMissRate::total     0.048145                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::processor.cores.core.data     0.048178                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::total     0.081702                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::processor.cores.core.data 31049.453706                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::total 31049.453706                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 67233.189685                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::processor.cores.core.data 30930.737193                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::total 45826.269526                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.replacements      8970332                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher      3737952                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::total      3737952                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 251314435850                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::total 251314435850                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 67233.189685                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::total 67233.189685                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.hits::processor.cores.core.data           40                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.hits::total           40                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.accesses::processor.cores.core.data           40                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.accesses::total           40                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMissLatency::processor.cores.core.data       153000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMissLatency::total       153000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.avgMshrMissLatency::processor.cores.core.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.hits::processor.cores.core.data           40                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.hits::total           40                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.accesses::processor.cores.core.data           40                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.accesses::total           40                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.hits::processor.cores.core.data     86946672                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.hits::total     86946672                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::processor.cores.core.data      8985525                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::total      8985525                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.missLatency::processor.cores.core.data 309717770250                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.missLatency::total 309717770250                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::processor.cores.core.data     95932197                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::total     95932197                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::processor.cores.core.data     0.093665                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::total     0.093665                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::processor.cores.core.data 34468.522457                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::total 34468.522457                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.mshrHits::processor.cores.core.data      3913297                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrHits::total      3913297                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::processor.cores.core.data      5072228                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::total      5072228                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::processor.cores.core.data 157143207500                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::total 157143207500                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::processor.cores.core.data     0.052873                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::total     0.052873                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::processor.cores.core.data 30981.100909                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::total 30981.100909                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.SoftPFReq.hits::processor.cores.core.data       569715                       # number of SoftPFReq hits (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.hits::total       569715                       # number of SoftPFReq hits (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.misses::processor.cores.core.data        32769                       # number of SoftPFReq misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.misses::total        32769                       # number of SoftPFReq misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.accesses::processor.cores.core.data       602484                       # number of SoftPFReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.accesses::total       602484                       # number of SoftPFReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.missRate::processor.cores.core.data     0.054390                       # miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.missRate::total     0.054390                       # miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMisses::processor.cores.core.data        32759                       # number of SoftPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMisses::total        32759                       # number of SoftPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissLatency::processor.cores.core.data    379410000                       # number of SoftPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissLatency::total    379410000                       # number of SoftPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissRate::processor.cores.core.data     0.054373                       # mshr miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissRate::total     0.054373                       # mshr miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.avgMshrMissLatency::processor.cores.core.data 11581.855368                       # average SoftPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.SoftPFReq.avgMshrMissLatency::total 11581.855368                       # average SoftPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.hits::processor.cores.core.data     14309399                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.hits::total     14309399                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::processor.cores.core.data       657672                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::total       657672                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.missLatency::processor.cores.core.data  17830392734                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.missLatency::total  17830392734                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::processor.cores.core.data     14967071                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::total     14967071                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::processor.cores.core.data     0.043941                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::total     0.043941                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::processor.cores.core.data 27111.375783                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::total 27111.375783                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.mshrHits::processor.cores.core.data       390710                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrHits::total       390710                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::processor.cores.core.data       266962                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::total       266962                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::processor.cores.core.data   8635725234                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::total   8635725234                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::processor.cores.core.data     0.017837                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::total     0.017837                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::processor.cores.core.data 32348.144058                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::total 32348.144058                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.power_state.pwrStateResidencyTicks::UNDEFINED 237833081500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.prefetcher.demandMshrMisses      5339190                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIssued    124606461                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUnused        33356                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUseful      2892450                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulButMiss        14409                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches.prefetcher.accuracy     0.023213                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.coverage     0.351382                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInCache     88962273                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInMSHR     31905290                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInWB          946                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfLate    120868509                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIdentified    160934240                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfBufferHit     25061699                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedDemand       467398                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfSpanPage      5297008                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulSpanPage       233714                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 237833081500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.tags.tagsInUse   511.946922                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches.tags.totalRefs    110945235                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.sampledRefs      8970844                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.avgRefs    12.367313                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches.tags.warmupTick       149500                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher   246.128386                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches.tags.occupancies::processor.cores.core.data   265.818536                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.480720                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::processor.cores.core.data     0.519177                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::total     0.999896                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1022          250                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1024          262                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::0           29                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::1          221                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::0          105                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::1          157                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1022     0.488281                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1024     0.511719                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches.tags.tagAccesses    231974508                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches.tags.dataAccesses    231974508                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 237833081500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.demandHits::processor.cores.core.inst    172267900                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.demandHits::total    172267900                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.overallHits::processor.cores.core.inst    172267900                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.overallHits::total    172267900                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.demandMisses::processor.cores.core.inst         5384                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.demandMisses::total         5384                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::processor.cores.core.inst         5384                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::total         5384                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.demandMissLatency::processor.cores.core.inst    265644500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMissLatency::total    265644500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMissLatency::processor.cores.core.inst    265644500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMissLatency::total    265644500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandAccesses::processor.cores.core.inst    172273284                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandAccesses::total    172273284                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::processor.cores.core.inst    172273284                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::total    172273284                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandMissRate::processor.cores.core.inst     0.000031                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.demandMissRate::total     0.000031                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::processor.cores.core.inst     0.000031                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::total     0.000031                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.demandAvgMissLatency::processor.cores.core.inst 49339.617385                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches.demandAvgMissLatency::total 49339.617385                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMissLatency::processor.cores.core.inst 49339.617385                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMissLatency::total 49339.617385                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.demandMshrHits::processor.cores.core.inst          774                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches.demandMshrHits::total          774                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches.overallMshrHits::processor.cores.core.inst          774                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches.overallMshrHits::total          774                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches.demandMshrMisses::processor.cores.core.inst         4610                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches.demandMshrMisses::total         4610                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches.overallMshrMisses::processor.cores.core.inst         4610                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches.overallMshrMisses::total         4610                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches.demandMshrMissLatency::processor.cores.core.inst    227690500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMshrMissLatency::total    227690500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMshrMissLatency::processor.cores.core.inst    227690500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMshrMissLatency::total    227690500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMshrMissRate::processor.cores.core.inst     0.000027                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.demandMshrMissRate::total     0.000027                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMshrMissRate::processor.cores.core.inst     0.000027                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMshrMissRate::total     0.000027                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::processor.cores.core.inst 49390.563991                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::total 49390.563991                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::processor.cores.core.inst 49390.563991                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::total 49390.563991                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.replacements         4096                       # number of replacements (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::processor.cores.core.inst    172267900                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::total    172267900                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::processor.cores.core.inst         5384                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::total         5384                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.missLatency::processor.cores.core.inst    265644500                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.missLatency::total    265644500                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.accesses::processor.cores.core.inst    172273284                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.accesses::total    172273284                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.missRate::processor.cores.core.inst     0.000031                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.missRate::total     0.000031                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::processor.cores.core.inst 49339.617385                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::total 49339.617385                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.mshrHits::processor.cores.core.inst          774                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrHits::total          774                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMisses::processor.cores.core.inst         4610                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMisses::total         4610                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::processor.cores.core.inst    227690500                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::total    227690500                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::processor.cores.core.inst     0.000027                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::total     0.000027                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::processor.cores.core.inst 49390.563991                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::total 49390.563991                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.power_state.pwrStateResidencyTicks::UNDEFINED 237833081500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.tags.tagsInUse   511.755185                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches.tags.totalRefs    172272509                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.sampledRefs         4609                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.avgRefs 37377.415708                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches.tags.warmupTick        71500                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches.tags.occupancies::processor.cores.core.inst   511.755185                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::processor.cores.core.inst     0.999522                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::total     0.999522                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::0          119                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::1           89                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::4          304                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches.tags.tagAccesses    344551177                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches.tags.dataAccesses    344551177                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 237833081500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.transDist::ReadResp      8847543                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WritebackDirty      6248391                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::CleanEvict      9551309                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::UpgradeReq       139055                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::UpgradeResp       139055                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExReq       127912                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExResp       127912                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadSharedReq      8847544                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port        13312                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port     27190136                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount::total     27203448                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port       294784                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port    813053824                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize::total    813348608                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.snoops          6825273                       # Total snoops (Count)
board.cache_hierarchy.l2buses.snoopTraffic    160977536                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses.snoopFanout::samples     15939781                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::mean     0.000212                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::stdev     0.014543                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::0     15936409     99.98%     99.98% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::1         3372      0.02%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::total     15939781                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.power_state.pwrStateResidencyTicks::UNDEFINED 237833081500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.reqLayer0.occupancy   6268800843                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer0.occupancy      2305496                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer1.occupancy   4520186999                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.snoop_filter.totRequests     18088941                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleRequests      9113489                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiRequests           27                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.totSnoops         3340                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleSnoops         3340                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2caches.demandHits::cache_hierarchy.l1dcaches.prefetcher        37768                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.cores.core.inst         1236                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.cores.core.data      2102725                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::total      2141729                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.overallHits::cache_hierarchy.l1dcaches.prefetcher        37768                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.cores.core.inst         1236                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.cores.core.data      2102725                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::total      2141729                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.demandMisses::cache_hierarchy.l1dcaches.prefetcher      3700184                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.cores.core.inst         3371                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.cores.core.data      3130169                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::total      6833724                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.overallMisses::cache_hierarchy.l1dcaches.prefetcher      3700184                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.cores.core.inst         3371                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.cores.core.data      3130169                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::total      6833724                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher 250126229894                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.cores.core.inst    217271500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.cores.core.data 151001915000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::total 401345416394                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher 250126229894                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.cores.core.inst    217271500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.cores.core.data 151001915000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::total 401345416394                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.demandAccesses::cache_hierarchy.l1dcaches.prefetcher      3737952                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.inst         4607                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.data      5232894                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::total      8975453                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::cache_hierarchy.l1dcaches.prefetcher      3737952                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.inst         4607                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.data      5232894                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::total      8975453                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandMissRate::cache_hierarchy.l1dcaches.prefetcher     0.989896                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.cores.core.inst     0.731713                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.cores.core.data     0.598172                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::total     0.761379                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::cache_hierarchy.l1dcaches.prefetcher     0.989896                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.cores.core.inst     0.731713                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.cores.core.data     0.598172                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::total     0.761379                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 67598.322109                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.cores.core.inst 64453.129635                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.cores.core.data 48240.818627                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::total 58730.117926                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 67598.322109                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.cores.core.inst 64453.129635                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.cores.core.data 48240.818627                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::total 58730.117926                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.writebacks::writebacks      2515270                       # number of writebacks (Count)
board.cache_hierarchy.l2caches.writebacks::total      2515270                       # number of writebacks (Count)
board.cache_hierarchy.l2caches.demandMshrHits::processor.cores.core.inst            1                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2caches.demandMshrHits::total            1                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2caches.overallMshrHits::processor.cores.core.inst            1                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2caches.overallMshrHits::total            1                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher      3700184                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.cores.core.inst         3370                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.cores.core.data      3130169                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::total      6833723                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher      3700184                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.cores.core.inst         3370                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.cores.core.data      3130169                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::total      6833723                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 249201183894                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.cores.core.inst    216375000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.cores.core.data 150219372750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::total 399636931644                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 249201183894                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.cores.core.inst    216375000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.cores.core.data 150219372750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::total 399636931644                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.989896                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.cores.core.inst     0.731496                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.cores.core.data     0.598172                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::total     0.761379                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.989896                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.cores.core.inst     0.731496                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.cores.core.data     0.598172                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::total     0.761379                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 67348.322109                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.cores.core.inst 64206.231454                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.cores.core.data 47990.818627                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::total 58480.118618                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 67348.322109                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.cores.core.inst 64206.231454                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.cores.core.data 47990.818627                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::total 58480.118618                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.replacements      6817444                       # number of replacements (Count)
board.cache_hierarchy.l2caches.CleanEvict.mshrMisses::writebacks         1112                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches.CleanEvict.mshrMisses::total         1112                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.hits::processor.cores.core.data         7590                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches.ReadExReq.hits::total         7590                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches.ReadExReq.misses::processor.cores.core.data       120322                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.misses::total       120322                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.missLatency::processor.cores.core.data   7749049750                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.missLatency::total   7749049750                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.accesses::processor.cores.core.data       127912                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadExReq.accesses::total       127912                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadExReq.missRate::processor.cores.core.data     0.940662                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.missRate::total     0.940662                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::processor.cores.core.data 64402.600937                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::total 64402.600937                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.mshrMisses::processor.cores.core.data       120322                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.mshrMisses::total       120322                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::processor.cores.core.data   7718969250                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::total   7718969250                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::processor.cores.core.data     0.940662                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::total     0.940662                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::processor.cores.core.data 64152.600937                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::total 64152.600937                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher        37768                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.inst         1236                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.data      2095135                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::total      2134139                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher      3700184                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.cores.core.inst         3371                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.cores.core.data      3009847                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::total      6713402                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher 250126229894                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.cores.core.inst    217271500                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.cores.core.data 143252865250                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::total 393596366644                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher      3737952                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.inst         4607                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.data      5104982                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::total      8847541                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.989896                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.cores.core.inst     0.731713                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.cores.core.data     0.589590                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::total     0.758787                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 67598.322109                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.cores.core.inst 64453.129635                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.cores.core.data 47594.733304                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::total 58628.451960                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.mshrHits::processor.cores.core.inst            1                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrHits::total            1                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher      3700184                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.cores.core.inst         3370                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.cores.core.data      3009847                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::total      6713401                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 249201183894                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.cores.core.inst    216375000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.cores.core.data 142500403500                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::total 391917962394                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.989896                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.cores.core.inst     0.731496                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.cores.core.data     0.589590                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::total     0.758787                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 67348.322109                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.cores.core.inst 64206.231454                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.cores.core.data 47344.733304                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::total 58378.452649                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.UpgradeReq.hits::processor.cores.core.data       139055                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2caches.UpgradeReq.hits::total       139055                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2caches.UpgradeReq.accesses::processor.cores.core.data       139055                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.UpgradeReq.accesses::total       139055                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackDirty.hits::writebacks      3733120                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches.WritebackDirty.hits::total      3733120                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches.WritebackDirty.accesses::writebacks      3733120                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackDirty.accesses::total      3733120                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.power_state.pwrStateResidencyTicks::UNDEFINED 237833081500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches.tags.tagsInUse 16337.317671                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2caches.tags.totalRefs     18087802                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.sampledRefs      6833828                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.avgRefs     2.646804                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2caches.tags.warmupTick        71000                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2caches.tags.occupancies::writebacks     0.593553                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher  8653.871082                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.inst    11.268165                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.data  7671.584871                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::writebacks     0.000036                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.528190                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.inst     0.000688                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.data     0.468236                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::total     0.997151                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.occupanciesTaskId::1022        15549                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches.tags.occupanciesTaskId::1024          835                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::0           29                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::1         1761                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::2        13759                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::0          222                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::1          403                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::2          210                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1022     0.949036                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1024     0.050964                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches.tags.tagAccesses    296256484                       # Number of tag accesses (Count)
board.cache_hierarchy.l2caches.tags.dataAccesses    296256484                       # Number of data accesses (Count)
board.cache_hierarchy.l2caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 237833081500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.transDist::ReadResp      6713400                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WritebackDirty      4034700                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::CleanEvict      8259099                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadExReq       120322                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadExResp       120322                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadSharedReq      6713401                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.pktCount_board.cache_hierarchy.l2caches.mem_side_port::board.cache_hierarchy.llcache.cpu_side_port     20484475                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.llcXbar.pktSize_board.cache_hierarchy.l2caches.mem_side_port::board.cache_hierarchy.llcache.cpu_side_port    598335488                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.llcXbar.snoops          5476769                       # Total snoops (Count)
board.cache_hierarchy.llcXbar.snoopTraffic     97243520                       # Total snoop traffic (Byte)
board.cache_hierarchy.llcXbar.snoopFanout::samples     12310492                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::mean     0.000636                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::stdev     0.025205                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::0     12302666     99.94%     99.94% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::1         7826      0.06%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::total     12310492                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.power_state.pwrStateResidencyTicks::UNDEFINED 237833081500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.reqLayer0.occupancy   4048305275                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.llcXbar.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.respLayer0.occupancy   3416861000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.llcXbar.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.snoop_filter.totRequests     13650753                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleRequests      6817039                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.totSnoops         7826                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleSnoops         7826                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcache.demandHits::cache_hierarchy.l1dcaches.prefetcher        33758                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::processor.cores.core.inst           50                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::processor.cores.core.data      1198688                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::total      1232496                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.overallHits::cache_hierarchy.l1dcaches.prefetcher        33758                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::processor.cores.core.inst           50                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::processor.cores.core.data      1198688                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::total      1232496                       # number of overall hits (Count)
board.cache_hierarchy.llcache.demandMisses::cache_hierarchy.l1dcaches.prefetcher      3666426                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.cores.core.inst         3320                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.cores.core.data      1931481                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::total      5601227                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.overallMisses::cache_hierarchy.l1dcaches.prefetcher      3666426                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.cores.core.inst         3320                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.cores.core.data      1931481                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::total      5601227                       # number of overall misses (Count)
board.cache_hierarchy.llcache.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher 232378117761                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.cores.core.inst    202323250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.cores.core.data 123904461250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::total 356484902261                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher 232378117761                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.cores.core.inst    202323250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.cores.core.data 123904461250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::total 356484902261                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.demandAccesses::cache_hierarchy.l1dcaches.prefetcher      3700184                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.cores.core.inst         3370                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.cores.core.data      3130169                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::total      6833723                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::cache_hierarchy.l1dcaches.prefetcher      3700184                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.cores.core.inst         3370                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.cores.core.data      3130169                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::total      6833723                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandMissRate::cache_hierarchy.l1dcaches.prefetcher     0.990877                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.cores.core.inst     0.985163                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.cores.core.data     0.617053                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::total     0.819645                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::cache_hierarchy.l1dcaches.prefetcher     0.990877                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.cores.core.inst     0.985163                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.cores.core.data     0.617053                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::total     0.819645                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 63380.010332                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.cores.core.inst 60940.737952                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.cores.core.data 64149.976754                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::total 63644.073390                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 63380.010332                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.cores.core.inst 60940.737952                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.cores.core.data 64149.976754                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::total 63644.073390                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.writebacks::writebacks      1519430                       # number of writebacks (Count)
board.cache_hierarchy.llcache.writebacks::total      1519430                       # number of writebacks (Count)
board.cache_hierarchy.llcache.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher      3666426                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.cores.core.inst         3320                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.cores.core.data      1931481                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::total      5601227                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher      3666426                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.cores.core.inst         3320                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.cores.core.data      1931481                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::total      5601227                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 231461511261                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.cores.core.inst    201493500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.cores.core.data 123421591000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::total 355084595761                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 231461511261                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.cores.core.inst    201493500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.cores.core.data 123421591000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::total 355084595761                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.990877                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.cores.core.inst     0.985163                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.cores.core.data     0.617053                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::total     0.819645                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.990877                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.cores.core.inst     0.985163                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.cores.core.data     0.617053                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::total     0.819645                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 63130.010332                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.cores.core.inst 60690.813253                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.cores.core.data 63899.976754                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::total 63394.073434                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 63130.010332                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.cores.core.inst 60690.813253                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.cores.core.data 63899.976754                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::total 63394.073434                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.replacements      5476769                       # number of replacements (Count)
board.cache_hierarchy.llcache.CleanEvict.mshrMisses::writebacks          903                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.llcache.CleanEvict.mshrMisses::total          903                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.llcache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.llcache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.hits::processor.cores.core.data         3602                       # number of ReadExReq hits (Count)
board.cache_hierarchy.llcache.ReadExReq.hits::total         3602                       # number of ReadExReq hits (Count)
board.cache_hierarchy.llcache.ReadExReq.misses::processor.cores.core.data       116720                       # number of ReadExReq misses (Count)
board.cache_hierarchy.llcache.ReadExReq.misses::total       116720                       # number of ReadExReq misses (Count)
board.cache_hierarchy.llcache.ReadExReq.missLatency::processor.cores.core.data   7196008000                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.missLatency::total   7196008000                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.accesses::processor.cores.core.data       120322                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadExReq.accesses::total       120322                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadExReq.missRate::processor.cores.core.data     0.970064                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.missRate::total     0.970064                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.avgMissLatency::processor.cores.core.data 61651.884853                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.avgMissLatency::total 61651.884853                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.mshrMisses::processor.cores.core.data       116720                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadExReq.mshrMisses::total       116720                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadExReq.mshrMissLatency::processor.cores.core.data   7166828000                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.mshrMissLatency::total   7166828000                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.mshrMissRate::processor.cores.core.data     0.970064                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.mshrMissRate::total     0.970064                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.avgMshrMissLatency::processor.cores.core.data 61401.884853                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.avgMshrMissLatency::total 61401.884853                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher        33758                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::processor.cores.core.inst           50                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::processor.cores.core.data      1195086                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::total      1228894                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher      3666426                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.cores.core.inst         3320                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.cores.core.data      1814761                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::total      5484507                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher 232378117761                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.cores.core.inst    202323250                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.cores.core.data 116708453250                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::total 349288894261                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher      3700184                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.cores.core.inst         3370                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.cores.core.data      3009847                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::total      6713401                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.990877                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.cores.core.inst     0.985163                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.cores.core.data     0.602941                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::total     0.816949                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 63380.010332                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.cores.core.inst 60940.737952                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.cores.core.data 64310.646553                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::total 63686.470682                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher      3666426                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.cores.core.inst         3320                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.cores.core.data      1814761                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::total      5484507                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 231461511261                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.cores.core.inst    201493500                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.cores.core.data 116254763000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::total 347917767761                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.990877                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.cores.core.inst     0.985163                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.cores.core.data     0.602941                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::total     0.816949                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 63130.010332                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.cores.core.inst 60690.813253                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.cores.core.data 64060.646553                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::total 63436.470728                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.WritebackDirty.hits::writebacks      2515270                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.llcache.WritebackDirty.hits::total      2515270                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.llcache.WritebackDirty.accesses::writebacks      2515270                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.WritebackDirty.accesses::total      2515270                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.power_state.pwrStateResidencyTicks::UNDEFINED 237833081500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcache.tags.tagsInUse 130152.032525                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.llcache.tags.totalRefs     13649849                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.sampledRefs      5607841                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.avgRefs     2.434065                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.llcache.tags.warmupTick        70500                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.llcache.tags.occupancies::writebacks   458.223744                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher 77195.140632                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.cores.core.inst    38.331805                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.cores.core.data 52460.336343                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::writebacks     0.003496                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.588952                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.cores.core.inst     0.000292                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.cores.core.data     0.400241                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::total     0.992981                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.occupanciesTaskId::1022       128445                       # Occupied blocks per task id (Count)
board.cache_hierarchy.llcache.tags.occupanciesTaskId::1024         2627                       # Occupied blocks per task id (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::0           29                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::1         1761                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::2        21254                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::3       105401                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::0          222                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::1          403                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::2          337                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::3         1665                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ratioOccsTaskId::1022     0.979958                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.llcache.tags.ratioOccsTaskId::1024     0.020042                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.llcache.tags.tagAccesses    224019889                       # Number of tag accesses (Count)
board.cache_hierarchy.llcache.tags.dataAccesses    224019889                       # Number of data accesses (Count)
board.cache_hierarchy.llcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 237833081500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.transDist::ReadResp      5484506                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackDirty      1519430                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanEvict      3950417                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq       116720                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp       116720                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq      5484506                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl0.port      8333354                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl1.port      8338945                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::total     16672299                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total     16672299                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl0.port    227792384                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl1.port    227929600                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::total    455721984                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total    455721984                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                 0                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples      5601226                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0      5601226    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total      5601226                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 237833081500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 237833081500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy   1967286499                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer1.occupancy   1972972286                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer2.occupancy   3005576585                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests     11071073                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests      5469855                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            250                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl0.avgPriority_writebacks::samples    759571.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_cache_hierarchy.l1dcaches.prefetcher::samples   1804588.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.cores.core.inst::samples      1635.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.cores.core.data::samples    993245.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl0.priorityMaxLatency 0.008725200152                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl0.numReadWriteTurnArounds        44840                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl0.numWriteReadTurnArounds        44840                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl0.numStayReadState       6281865                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl0.numStayWriteState       715481                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl0.readReqs               2799685                       # Number of read requests accepted (Count)
board.memory.mem_ctrl0.writeReqs               759571                       # Number of write requests accepted (Count)
board.memory.mem_ctrl0.readBursts             2799685                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl0.writeBursts             759571                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl0.servicedByWrQ              217                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl0.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl0.avgRdQLen                 1.30                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.avgWrQLen                56.51                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl0.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl0.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::6         2799685                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::6         759571                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.rdQLenPdf::0           2043197                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::1            565296                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::2            134168                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::3             39138                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::4             16978                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::5               555                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::6               112                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::7                21                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::8                 3                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::0                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::1                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::2                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::3                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::4                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::5                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::6                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::7                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::8                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::9                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::10                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::11                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::12                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::13                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::14                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::15                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::16                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::17                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::18                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::19                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::20                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::21                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::22                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::23                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::24                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::25                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::26                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::27                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::28                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::29                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::30                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::31                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::32                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::33                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::34                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::35                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::36                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::37                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::38                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::39                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::40                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::41                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::42                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::43                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::44                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::45                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::46                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::47            17911                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::48            19056                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::49            30840                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::50            46739                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::51            45788                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::52            45462                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::53            46912                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::54            45932                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::55            45571                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::56            45455                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::57            45569                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::58            48012                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::59            48613                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::60            46167                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::61            44962                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::62            44902                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::63            46737                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::64            44852                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::65               38                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::66                4                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::67                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::68                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::69                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::70                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::71                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::72                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::73                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::74                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::75                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::76                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::77                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::78                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::79                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::80                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::81                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::82                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::83                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::84                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::85                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::86                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::87                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::88                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::89                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::90                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::91                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::92                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::93                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::94                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::95                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::96                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::97                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::98                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::99                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::100               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::101               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::102               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::103               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::104               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::105               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::106               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::107               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::108               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::109               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::110               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::111               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::112               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::113               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::114               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::115               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::116               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::117               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::118               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::119               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::120               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::121               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::122               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::123               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::124               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::125               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::126               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::127               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdPerTurnAround::samples        44840                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::mean    61.522079                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::gmean    41.307572                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::stdev   367.261957                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::0-1023        44787     99.88%     99.88% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1024-2047           12      0.03%     99.91% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::2048-3071           10      0.02%     99.93% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::3072-4095            3      0.01%     99.94% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::6144-7167           26      0.06%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::25600-26623            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::63488-64511            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::total        44840                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.wrPerTurnAround::samples        44840                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::mean    16.938314                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::gmean    16.898963                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::stdev     1.175147                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::16        25756     57.44%     57.44% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::17          978      2.18%     59.62% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::18        14595     32.55%     92.17% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::19         2454      5.47%     97.64% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::20          821      1.83%     99.47% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::21          171      0.38%     99.86% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::22           54      0.12%     99.98% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::23            8      0.02%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::24            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::25            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::total        44840                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.bytesReadWrQ             13888                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl0.bytesReadSys         179179840                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl0.bytesWrittenSys       48612544                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl0.avgRdBWSys        753384848.18816090                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.avgWrBWSys        204397738.50384226                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.totGap            237832984500                       # Total gap between requests (Tick)
board.memory.mem_ctrl0.avgGap                66820.98                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl0.requestorReadBytes::cache_hierarchy.l1dcaches.prefetcher    115493632                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.cores.core.inst       104640                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.cores.core.data     63567680                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorWriteBytes::writebacks     48608896                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl0.requestorReadRate::cache_hierarchy.l1dcaches.prefetcher 485607936.757948458195                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.cores.core.inst 439972.435037385672                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.cores.core.data 267278545.100127309561                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorWriteRate::writebacks 204382400.015281319618                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadAccesses::cache_hierarchy.l1dcaches.prefetcher      1804605                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.cores.core.inst         1635                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.cores.core.data       993445                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorWriteAccesses::writebacks       759571                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadTotalLat::cache_hierarchy.l1dcaches.prefetcher  51742450818                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.cores.core.inst     45152270                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.cores.core.data  29789707073                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorWriteTotalLat::writebacks 12887453141362                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadAvgLat::cache_hierarchy.l1dcaches.prefetcher     28672.45                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.cores.core.inst     27616.07                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.cores.core.data     29986.27                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorWriteAvgLat::writebacks  16966752.47                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.dram.bytesRead::cache_hierarchy.l1dcaches.prefetcher    115494720                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.cores.core.inst       104640                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.cores.core.data     63580480                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::total    179179840                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesInstRead::processor.cores.core.inst       104640                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesInstRead::total       104640                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesWritten::writebacks     48612544                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl0.dram.bytesWritten::total     48612544                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl0.dram.numReads::cache_hierarchy.l1dcaches.prefetcher      1804605                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.cores.core.inst         1635                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.cores.core.data       993445                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::total      2799685                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numWrites::writebacks       759571                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numWrites::total       759571                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.bwRead::cache_hierarchy.l1dcaches.prefetcher    485612511                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.cores.core.inst       439972                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.cores.core.data    267332364                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::total    753384848                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwInstRead::processor.cores.core.inst       439972                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwInstRead::total       439972                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwWrite::writebacks    204397739                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwWrite::total    204397739                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::writebacks    204397739                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::cache_hierarchy.l1dcaches.prefetcher    485612511                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.cores.core.inst       439972                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.cores.core.data    267332364                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::total    957782587                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.readBursts        2799468                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl0.dram.writeBursts        759514                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::0        87354                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::1        87386                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::2        87501                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::3        87436                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::4        87130                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::5        87248                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::6        87996                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::7        87359                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::8        87074                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::9        87270                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::10        87882                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::11        87376                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::12        86995                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::13        86750                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::14        87218                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::15        87341                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::16        87955                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::17        88119                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::18        87395                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::19        86855                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::20        87774                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::21        87945                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::22        87448                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::23        87169                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::24        87490                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::25        87479                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::26        88537                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::27        88109                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::28        87367                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::29        87304                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::30        87572                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::31        87634                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::0        23693                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::1        23613                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::2        23929                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::3        23730                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::4        23586                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::5        23621                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::6        23674                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::7        23543                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::8        23572                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::9        23580                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::10        23836                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::11        23705                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::12        23765                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::13        23795                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::14        23909                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::15        23919                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::16        23930                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::17        23673                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::18        23937                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::19        23742                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::20        23944                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::21        23791                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::22        23851                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::23        23596                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::24        23692                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::25        23644                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::26        23783                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::27        23792                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::28        23543                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::29        23696                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::30        23657                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::31        23773                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.totQLat       32609015905                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl0.dram.totBusLat      9327827376                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl0.dram.totMemAccLat  81577310161                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl0.dram.avgQLat          11648.29                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgMemAccLat     29140.29                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.readRowHits       2354112                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl0.dram.writeRowHits       493759                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl0.dram.readRowHitRate        84.09                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl0.dram.writeRowHitRate        65.01                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl0.dram.bytesPerActivate::samples       711085                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::mean   320.314742                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::gmean   176.015853                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::stdev   351.781574                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::0-127       310283     43.64%     43.64% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::128-255       135297     19.03%     62.66% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::256-383        49072      6.90%     69.56% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::384-511        32752      4.61%     74.17% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::512-639        29296      4.12%     78.29% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::640-767        23562      3.31%     81.60% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::768-895        15502      2.18%     83.78% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::896-1023        14162      1.99%     85.77% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::1024-1151       101159     14.23%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::total       711085                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesRead       179165952                       # Total bytes read (Byte)
board.memory.mem_ctrl0.dram.bytesWritten     48608896                       # Total bytes written (Byte)
board.memory.mem_ctrl0.dram.avgRdBW        753.326454                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.avgWrBW        204.382400                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl0.dram.busUtil              4.99                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl0.dram.busUtilRead          3.92                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl0.dram.busUtilWrite         1.06                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl0.dram.pageHitRate         80.02                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl0.dram.power_state.pwrStateResidencyTicks::UNDEFINED 237833081500                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl0.dram.rank0.actEnergy 537629182.271997                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preEnergy 949089252.383975                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.readEnergy 3832701409.958974                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.writeEnergy 895190980.320069                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.refreshEnergy 20644683618.080528                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actBackEnergy 90262467579.206924                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preBackEnergy 15315542387.576811                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.totalEnergy 132437304409.779556                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.averagePower   556.849802                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::IDLE  45944362963                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::REF  10691100000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT 181197618537                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.actEnergy 571260244.463999                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preEnergy 1008455506.380003                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.readEnergy 3845966085.965380                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.writeEnergy 896545078.464071                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.refreshEnergy 20644683618.080528                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actBackEnergy 90455351894.605820                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preBackEnergy 15182383672.376968                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.totalEnergy 132604646100.317642                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.averagePower   557.553412                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::IDLE  45425659477                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::REF  10691100000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT 181716322023                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.power_state.pwrStateResidencyTicks::UNDEFINED 237833081500                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.avgPriority_writebacks::samples    759859.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_cache_hierarchy.l1dcaches.prefetcher::samples   1861789.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.cores.core.inst::samples      1684.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.cores.core.data::samples    937856.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl1.priorityMaxLatency 0.011185537152                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl1.numReadWriteTurnArounds        44626                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl1.numWriteReadTurnArounds        44626                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl1.numStayReadState       6284138                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl1.numStayWriteState       715848                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl1.readReqs               2801541                       # Number of read requests accepted (Count)
board.memory.mem_ctrl1.writeReqs               759859                       # Number of write requests accepted (Count)
board.memory.mem_ctrl1.readBursts             2801541                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl1.writeBursts             759859                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl1.servicedByWrQ              212                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl1.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl1.avgRdQLen                 1.39                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.avgWrQLen                56.55                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl1.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl1.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::6         2801541                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::6         759859                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.rdQLenPdf::0           1902015                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::1            704900                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::2            144023                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::3             32604                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::4             17146                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::5               535                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::6                92                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::7                13                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::8                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::0                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::1                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::2                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::3                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::4                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::5                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::6                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::7                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::8                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::9                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::10                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::11                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::12                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::13                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::14                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::15                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::16                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::17                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::18                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::19                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::20                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::21                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::22                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::23                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::24                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::25                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::26                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::27                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::28                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::29                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::30                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::31                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::32                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::33                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::34                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::35                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::36                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::37                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::38                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::39                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::40                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::41                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::42                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::43                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::44                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::45                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::46                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::47            19651                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::48            20790                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::49            29146                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::50            44590                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::51            45537                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::52            45306                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::53            45066                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::54            48892                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::55            49190                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::56            46359                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::57            46827                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::58            46202                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::59            47456                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::60            45554                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::61            44933                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::62            44690                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::63            44923                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::64            44639                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::65               52                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::66                9                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::67                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::68                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::69                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::70                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::71                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::72                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::73                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::74                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::75                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::76                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::77                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::78                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::79                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::80                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::81                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::82                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::83                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::84                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::85                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::86                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::87                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::88                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::89                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::90                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::91                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::92                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::93                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::94                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::95                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::96                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::97                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::98                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::99                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::100               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::101               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::102               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::103               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::104               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::105               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::106               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::107               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::108               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::109               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::110               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::111               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::112               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::113               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::114               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::115               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::116               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::117               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::118               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::119               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::120               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::121               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::122               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::123               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::124               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::125               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::126               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::127               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdPerTurnAround::samples        44626                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::mean    61.711760                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::gmean    41.526098                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::stdev   358.935103                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::0-1023        44571     99.88%     99.88% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1024-2047           15      0.03%     99.91% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::2048-3071           10      0.02%     99.93% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::3072-4095            2      0.00%     99.94% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::6144-7167           26      0.06%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::18432-19455            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::63488-64511            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::total        44626                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.wrPerTurnAround::samples        44626                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::mean    17.025927                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::gmean    16.986139                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::stdev     1.180239                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::16        23738     53.19%     53.19% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::17          995      2.23%     55.42% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::18        16252     36.42%     91.84% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::19         2605      5.84%     97.68% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::20          782      1.75%     99.43% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::21          200      0.45%     99.88% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::22           40      0.09%     99.97% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::23           11      0.02%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::24            3      0.01%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::total        44626                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.bytesReadWrQ             13568                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl1.bytesReadSys         179298624                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl1.bytesWrittenSys       48630976                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl1.avgRdBWSys        753884290.90340829                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.avgWrBWSys        204475238.23551857                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.totGap            237832715000                       # Total gap between requests (Tick)
board.memory.mem_ctrl1.avgGap                66780.68                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl1.requestorReadBytes::cache_hierarchy.l1dcaches.prefetcher    119154496                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.cores.core.inst       107776                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.cores.core.data     60022784                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorWriteBytes::writebacks     48627136                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl1.requestorReadRate::cache_hierarchy.l1dcaches.prefetcher 501000513.673283934593                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.cores.core.inst 453158.153273980133                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.cores.core.data 252373570.663255274296                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorWriteRate::writebacks 204459092.458085983992                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadAccesses::cache_hierarchy.l1dcaches.prefetcher      1861821                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.cores.core.inst         1684                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.cores.core.data       938036                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorWriteAccesses::writebacks       759859                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadTotalLat::cache_hierarchy.l1dcaches.prefetcher  54101018987                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.cores.core.inst     43348858                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.cores.core.data  27853682012                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorWriteTotalLat::writebacks 12917235178973                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadAvgLat::cache_hierarchy.l1dcaches.prefetcher     29058.12                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.cores.core.inst     25741.60                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.cores.core.data     29693.62                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorWriteAvgLat::writebacks  16999515.94                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.dram.bytesRead::cache_hierarchy.l1dcaches.prefetcher    119156544                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.cores.core.inst       107776                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.cores.core.data     60034304                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::total    179298624                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesInstRead::processor.cores.core.inst       107776                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesInstRead::total       107776                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesWritten::writebacks     48630976                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl1.dram.bytesWritten::total     48630976                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl1.dram.numReads::cache_hierarchy.l1dcaches.prefetcher      1861821                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.cores.core.inst         1684                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.cores.core.data       938036                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::total      2801541                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numWrites::writebacks       759859                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numWrites::total       759859                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.bwRead::cache_hierarchy.l1dcaches.prefetcher    501009125                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.cores.core.inst       453158                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.cores.core.data    252422008                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::total    753884291                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwInstRead::processor.cores.core.inst       453158                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwInstRead::total       453158                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwWrite::writebacks    204475238                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwWrite::total    204475238                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::writebacks    204475238                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::cache_hierarchy.l1dcaches.prefetcher    501009125                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.cores.core.inst       453158                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.cores.core.data    252422008                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::total    958359529                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.readBursts        2801329                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl1.dram.writeBursts        759799                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::0        87470                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::1        87509                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::2        87197                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::3        87388                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::4        87094                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::5        87185                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::6        88122                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::7        87143                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::8        87220                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::9        87277                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::10        88247                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::11        87759                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::12        87093                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::13        86815                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::14        87093                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::15        87734                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::16        87943                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::17        88294                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::18        87535                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::19        86601                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::20        87954                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::21        88363                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::22        87293                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::23        86948                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::24        87819                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::25        87871                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::26        88490                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::27        87896                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::28        87556                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::29        87480                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::30        87629                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::31        87311                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::0        23755                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::1        23743                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::2        23818                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::3        23618                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::4        23574                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::5        23589                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::6        23817                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::7        23488                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::8        23602                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::9        23727                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::10        23891                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::11        23885                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::12        23801                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::13        23862                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::14        23790                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::15        23984                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::16        23919                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::17        23766                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::18        23895                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::19        23680                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::20        24034                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::21        23839                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::22        23576                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::23        23571                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::24        23679                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::25        23834                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::26        23663                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::27        23866                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::28        23564                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::29        23638                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::30        23635                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::31        23696                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.totQLat       32997202989                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl1.dram.totBusLat      9334028228                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl1.dram.totMemAccLat  81998049857                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl1.dram.avgQLat          11779.12                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgMemAccLat     29271.12                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.readRowHits       2354279                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl1.dram.writeRowHits       493944                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl1.dram.readRowHitRate        84.04                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl1.dram.writeRowHitRate        65.01                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl1.dram.bytesPerActivate::samples       712882                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::mean   319.700326                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::gmean   176.263411                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::stdev   349.877667                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::0-127       311008     43.63%     43.63% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::128-255       133699     18.75%     62.38% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::256-383        48817      6.85%     69.23% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::384-511        32793      4.60%     73.83% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::512-639        35448      4.97%     78.80% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::640-767        22892      3.21%     82.01% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::768-895        14329      2.01%     84.02% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::896-1023        13401      1.88%     85.90% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::1024-1151       100495     14.10%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::total       712882                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesRead       179285056                       # Total bytes read (Byte)
board.memory.mem_ctrl1.dram.bytesWritten     48627136                       # Total bytes written (Byte)
board.memory.mem_ctrl1.dram.avgRdBW        753.827242                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.avgWrBW        204.459092                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl1.dram.busUtil              4.99                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl1.dram.busUtilRead          3.92                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl1.dram.busUtilWrite         1.06                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl1.dram.pageHitRate         79.98                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl1.dram.power_state.pwrStateResidencyTicks::UNDEFINED 237833081500                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.dram.rank0.actEnergy 540153812.015997                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preEnergy 953554453.588774                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.readEnergy 3835526599.430969                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.writeEnergy 896309172.864065                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.refreshEnergy 20644683618.080528                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actBackEnergy 90288506469.482376                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preBackEnergy 15297566300.888737                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.totalEnergy 132456300426.331573                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.averagePower   556.929673                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::IDLE  45892563394                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::REF  10691100000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT 181249418106                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.actEnergy 571533135.264001                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preEnergy 1008937263.600004                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.readEnergy 3848245437.859767                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.writeEnergy 896099216.880067                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.refreshEnergy 20644683618.080528                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actBackEnergy 90538501083.620331                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preBackEnergy 15124981186.559299                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.totalEnergy 132632980941.846375                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.averagePower   557.672550                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::IDLE  45261398440                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::REF  10691100000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT 181880583060                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.power_state.pwrStateResidencyTicks::UNDEFINED 237833081500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.numCycles        951332327                       # Number of cpu cycles simulated (Cycle)
board.processor.cores.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores.core.instsAdded       669806882                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores.core.nonSpecInstsAdded         1671                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores.core.instsIssued      611572938                       # Number of instructions issued (Count)
board.processor.cores.core.squashedInstsIssued       557525                       # Number of squashed instructions issued (Count)
board.processor.cores.core.squashedInstsExamined    220833066                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores.core.squashedOperandsExamined    353498631                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores.core.squashedNonSpecRemoved          543                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores.core.numIssuedDist::samples    950883226                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::mean     0.643163                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::stdev     1.124177                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::0    658820624     69.29%     69.29% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::1    105979408     11.15%     80.43% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::2     82309284      8.66%     89.09% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::3     81329770      8.55%     97.64% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::4     17089315      1.80%     99.44% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::5      3578979      0.38%     99.81% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::6      1699367      0.18%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::7        74537      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::8         1942      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::total    950883226                       # Number of insts issued each cycle (Count)
board.processor.cores.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IntAlu      5196168     61.95%     61.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IntMult            6      0.00%     61.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IntDiv         2470      0.03%     61.98% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatAdd          405      0.00%     61.99% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatCmp            0      0.00%     61.99% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatCvt            0      0.00%     61.99% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMult            0      0.00%     61.99% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMultAcc            0      0.00%     61.99% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatDiv            0      0.00%     61.99% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMisc            0      0.00%     61.99% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatSqrt            0      0.00%     61.99% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAdd         8995      0.11%     62.09% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAddAcc            0      0.00%     62.09% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAlu           48      0.00%     62.09% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdCmp            0      0.00%     62.09% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdCvt         1011      0.01%     62.11% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMisc           42      0.00%     62.11% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMult            0      0.00%     62.11% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMultAcc            0      0.00%     62.11% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShift       434751      5.18%     67.29% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShiftAcc            0      0.00%     67.29% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdDiv            0      0.00%     67.29% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSqrt            0      0.00%     67.29% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatAdd            0      0.00%     67.29% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatAlu            0      0.00%     67.29% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatCmp            0      0.00%     67.29% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatCvt            0      0.00%     67.29% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatDiv            0      0.00%     67.29% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMisc            0      0.00%     67.29% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMult            0      0.00%     67.29% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMultAcc            0      0.00%     67.29% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatSqrt            0      0.00%     67.29% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdReduceAdd            0      0.00%     67.29% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdReduceAlu            0      0.00%     67.29% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdReduceCmp            0      0.00%     67.29% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     67.29% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     67.29% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAes            0      0.00%     67.29% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAesMix            0      0.00%     67.29% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha1Hash            0      0.00%     67.29% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha1Hash2            0      0.00%     67.29% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha256Hash            0      0.00%     67.29% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha256Hash2            0      0.00%     67.29% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShaSigma2            0      0.00%     67.29% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShaSigma3            0      0.00%     67.29% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdPredAlu            0      0.00%     67.29% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MemRead       506408      6.04%     73.33% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MemWrite       215700      2.57%     75.90% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMemRead       816144      9.73%     85.63% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMemWrite      1205285     14.37%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statIssuedInstType_0::No_OpClass      1459107      0.24%      0.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IntAlu    478105132     78.18%     78.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IntMult         1474      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IntDiv        64818      0.01%     78.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatAdd         4292      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatCmp            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatCvt         2142      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMult            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatDiv            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMisc            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatSqrt            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAdd      4431926      0.72%     79.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAlu        17000      0.00%     79.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdCmp            0      0.00%     79.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdCvt        18335      0.00%     79.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMisc        10208      0.00%     79.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMult            0      0.00%     79.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShift      4428004      0.72%     79.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdDiv            0      0.00%     79.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSqrt            0      0.00%     79.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatAdd            1      0.00%     79.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatCvt           40      0.00%     79.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatDiv           13      0.00%     79.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAes            0      0.00%     79.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAesMix            0      0.00%     79.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MemRead     93687343     15.32%     95.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MemWrite     15637438      2.56%     97.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMemRead      6504849      1.06%     98.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMemWrite      7200816      1.18%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::total    611572938                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.issueRate         0.642859                       # Inst issue rate ((Count/Cycle))
board.processor.cores.core.fuBusy             8387433                       # FU busy when requested (Count)
board.processor.cores.core.fuBusyRate        0.013715                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores.core.intInstQueueReads   2135267412                       # Number of integer instruction queue reads (Count)
board.processor.cores.core.intInstQueueWrites    863075851                       # Number of integer instruction queue writes (Count)
board.processor.cores.core.intInstQueueWakeupAccesses    575502870                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores.core.fpInstQueueReads     47706648                       # Number of floating instruction queue reads (Count)
board.processor.cores.core.fpInstQueueWrites     27586174                       # Number of floating instruction queue writes (Count)
board.processor.cores.core.fpInstQueueWakeupAccesses     22191327                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores.core.intAluAccesses    593415003                       # Number of integer alu accesses (Count)
board.processor.cores.core.fpAluAccesses     25086261                       # Number of floating point alu accesses (Count)
board.processor.cores.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores.core.numInsts         607772640                       # Number of executed instructions (Count)
board.processor.cores.core.numLoadInsts      97302265                       # Number of load instructions executed (Count)
board.processor.cores.core.numSquashedInsts      3800298                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores.core.numSwp                   0                       # Number of swp insts executed (Count)
board.processor.cores.core.numNop                   0                       # Number of nop insts executed (Count)
board.processor.cores.core.numRefs          119770841                       # Number of memory reference insts executed (Count)
board.processor.cores.core.numBranches       68746846                       # Number of branches executed (Count)
board.processor.cores.core.numStoreInsts     22468576                       # Number of stores executed (Count)
board.processor.cores.core.numRate           0.638865                       # Inst execution rate ((Count/Cycle))
board.processor.cores.core.timesIdled            2482                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores.core.idleCycles          449101                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores.core.committedInsts    281369546                       # Number of Instructions Simulated (Count)
board.processor.cores.core.committedOps     448975481                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores.core.cpi               3.381078                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores.core.totalCpi          3.381078                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores.core.ipc               0.295764                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores.core.totalIpc          0.295764                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores.core.intRegfileReads    802695611                       # Number of integer regfile reads (Count)
board.processor.cores.core.intRegfileWrites    421286689                       # Number of integer regfile writes (Count)
board.processor.cores.core.fpRegfileReads     29456782                       # Number of floating regfile reads (Count)
board.processor.cores.core.fpRegfileWrites     15278181                       # Number of floating regfile writes (Count)
board.processor.cores.core.ccRegfileReads    382985628                       # number of cc regfile reads (Count)
board.processor.cores.core.ccRegfileWrites    256583786                       # number of cc regfile writes (Count)
board.processor.cores.core.miscRegfileReads    268909189                       # number of misc regfile reads (Count)
board.processor.cores.core.miscRegfileWrites          972                       # number of misc regfile writes (Count)
board.processor.cores.core.MemDepUnit__0.insertedLoads    112274194                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__0.insertedStores     26388277                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__0.conflictingLoads      4160675                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__0.conflictingStores      3305928                       # Number of conflicting stores. (Count)
board.processor.cores.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores.core.branchPred.lookups     98976925                       # Number of BP lookups (Count)
board.processor.cores.core.branchPred.condPredicted     98843331                       # Number of conditional branches predicted (Count)
board.processor.cores.core.branchPred.condIncorrect      7675282                       # Number of conditional branches incorrect (Count)
board.processor.cores.core.branchPred.BTBLookups     53650084                       # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.BTBUpdates      3944093                       # Number of BTB updates (Count)
board.processor.cores.core.branchPred.BTBHits     53644330                       # Number of BTB hits (Count)
board.processor.cores.core.branchPred.BTBHitRatio     0.999893                       # BTB Hit Ratio (Ratio)
board.processor.cores.core.branchPred.RASUsed        14029                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores.core.branchPred.RASIncorrect           28                       # Number of incorrect RAS predictions. (Count)
board.processor.cores.core.branchPred.indirectLookups        12261                       # Number of indirect predictor lookups. (Count)
board.processor.cores.core.branchPred.indirectHits         6159                       # Number of indirect target hits. (Count)
board.processor.cores.core.branchPred.indirectMisses         6102                       # Number of indirect misses. (Count)
board.processor.cores.core.branchPred.indirectMispredicted         1897                       # Number of mispredicted indirect branches. (Count)
board.processor.cores.core.commit.commitSquashedInsts    279116347                       # The number of squashed insts skipped by commit (Count)
board.processor.cores.core.commit.commitNonSpecStalls         1128                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores.core.commit.branchMispredicts      7673376                       # The number of times a branch was mispredicted (Count)
board.processor.cores.core.commit.numCommittedDist::samples    911191977                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::mean     0.492734                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::stdev     1.298452                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::0    727655601     79.86%     79.86% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::1     85714751      9.41%     89.26% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::2     18030906      1.98%     91.24% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::3     50776273      5.57%     96.82% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::4      9751632      1.07%     97.89% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::5      3973191      0.44%     98.32% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::6      1774756      0.19%     98.52% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::7      2769856      0.30%     98.82% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::8     10745011      1.18%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::total    911191977                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.instsCommitted    281369546                       # Number of instructions committed (Count)
board.processor.cores.core.commit.opsCommitted    448975481                       # Number of ops (including micro ops) committed (Count)
board.processor.cores.core.commit.memRefs     83255216                       # Number of memory references committed (Count)
board.processor.cores.core.commit.loads      68154703                       # Number of loads committed (Count)
board.processor.cores.core.commit.amos              0                       # Number of atomic instructions committed (Count)
board.processor.cores.core.commit.membars           80                       # Number of memory barriers committed (Count)
board.processor.cores.core.commit.branches     56726686                       # Number of branches committed (Count)
board.processor.cores.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores.core.commit.floating     17669432                       # Number of committed floating point instructions. (Count)
board.processor.cores.core.commit.integer    440285529                       # Number of committed integer instructions. (Count)
board.processor.cores.core.commit.functionCalls        11909                       # Number of function calls committed. (Count)
board.processor.cores.core.commit.committedInstType_0::No_OpClass       242479      0.05%      0.05% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IntAlu    356995126     79.51%     79.57% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IntMult         1437      0.00%     79.57% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IntDiv        37465      0.01%     79.58% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatAdd         3503      0.00%     79.58% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatCmp            0      0.00%     79.58% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatCvt         1728      0.00%     79.58% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMult            0      0.00%     79.58% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.58% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatDiv            0      0.00%     79.58% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMisc            0      0.00%     79.58% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatSqrt            0      0.00%     79.58% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAdd      4201970      0.94%     80.51% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.51% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAlu        14485      0.00%     80.52% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdCmp            0      0.00%     80.52% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdCvt        16018      0.00%     80.52% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMisc         9582      0.00%     80.52% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMult            0      0.00%     80.52% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.52% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShift      4196423      0.93%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdDiv            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSqrt            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatAdd            1      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatCvt           36      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatDiv           12      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAes            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAesMix            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MemRead     63668541     14.18%     95.64% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MemWrite     10362606      2.31%     97.95% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMemRead      4486162      1.00%     98.94% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMemWrite      4737907      1.06%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::total    448975481                       # Class of committed instruction (Count)
board.processor.cores.core.commit.commitEligibleSamples     10745011                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores.core.decode.idleCycles    447154683                       # Number of cycles decode is idle (Cycle)
board.processor.cores.core.decode.blockedCycles    252639453                       # Number of cycles decode is blocked (Cycle)
board.processor.cores.core.decode.runCycles    234470930                       # Number of cycles decode is running (Cycle)
board.processor.cores.core.decode.unblockCycles      8781752                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores.core.decode.squashCycles      7836408                       # Number of cycles decode is squashing (Cycle)
board.processor.cores.core.decode.branchResolved     50255471                       # Number of times decode resolved a branch (Count)
board.processor.cores.core.decode.branchMispred         2335                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores.core.decode.decodedInsts    758552572                       # Number of instructions handled by decode (Count)
board.processor.cores.core.decode.squashedInsts     14358423                       # Number of squashed instructions handled by decode (Count)
board.processor.cores.core.fetch.icacheStallCycles    513074059                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores.core.fetch.insts      524316978                       # Number of instructions fetch has processed (Count)
board.processor.cores.core.fetch.branches     98976925                       # Number of branches that fetch encountered (Count)
board.processor.cores.core.fetch.predictedBranches     53664518                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores.core.fetch.cycles     429958976                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores.core.fetch.squashCycles     15677452                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores.core.fetch.miscStallCycles          523                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores.core.fetch.pendingTrapStallCycles        10942                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores.core.fetch.cacheLines    172273284                       # Number of cache lines fetched (Count)
board.processor.cores.core.fetch.icacheSquashes      5592967                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores.core.fetch.nisnDist::samples    950883226                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::mean     0.857308                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::stdev     1.504306                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::0    685795075     72.12%     72.12% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::1     36384221      3.83%     75.95% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::2     53511500      5.63%     81.58% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::3     28977574      3.05%     84.62% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::4    146214856     15.38%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::max_value            4                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::total    950883226                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.branchRate     0.104040                       # Number of branch fetches per cycle (Ratio)
board.processor.cores.core.fetch.rate        0.551140                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores.core.iew.squashCycles      7836408                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores.core.iew.blockCycles    129319175                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores.core.iew.unblockCycles     15494185                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores.core.iew.dispatchedInsts    669808553                       # Number of instructions dispatched to IQ (Count)
board.processor.cores.core.iew.dispSquashedInsts     42510063                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores.core.iew.dispLoadInsts    112274194                       # Number of dispatched load instructions (Count)
board.processor.cores.core.iew.dispStoreInsts     26388277                       # Number of dispatched store instructions (Count)
board.processor.cores.core.iew.dispNonSpecInsts         1135                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores.core.iew.iqFullEvents      1191693                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores.core.iew.lsqFullEvents     13988175                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores.core.iew.memOrderViolationEvents        20418                       # Number of memory order violations (Count)
board.processor.cores.core.iew.predictedTakenIncorrect      4308440                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores.core.iew.predictedNotTakenIncorrect      4161103                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores.core.iew.branchMispredicts      8469543                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores.core.iew.instsToCommit    599858426                       # Cumulative count of insts sent to commit (Count)
board.processor.cores.core.iew.writebackCount    597694197                       # Cumulative count of insts written-back (Count)
board.processor.cores.core.iew.producerInst    427403516                       # Number of instructions producing a value (Count)
board.processor.cores.core.iew.consumerInst    624492317                       # Number of instructions consuming a value (Count)
board.processor.cores.core.iew.wbRate        0.628271                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores.core.iew.wbFanout      0.684402                       # Average fanout of values written-back ((Count/Count))
board.processor.cores.core.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
board.processor.cores.core.lsq0.forwLoads       599748                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores.core.lsq0.squashedLoads     44119491                       # Number of loads squashed (Count)
board.processor.cores.core.lsq0.ignoredResponses          611                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores.core.lsq0.memOrderViolation        20418                       # Number of memory ordering violations (Count)
board.processor.cores.core.lsq0.squashedStores     11287764                       # Number of stores squashed (Count)
board.processor.cores.core.lsq0.rescheduledLoads           21                       # Number of loads that were rescheduled (Count)
board.processor.cores.core.lsq0.blockedByCache        29639                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores.core.lsq0.loadToUse::samples     68087985                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::mean    16.415687                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::stdev    64.133458                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::0-9     61986290     91.04%     91.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::10-19       275394      0.40%     91.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::20-29      1765316      2.59%     94.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::30-39       152874      0.22%     94.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::40-49       233950      0.34%     94.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::50-59       229575      0.34%     94.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::60-69        75837      0.11%     95.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::70-79       813171      1.19%     96.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::80-89       216173      0.32%     96.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::90-99        71950      0.11%     96.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::100-109        99702      0.15%     96.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::110-119        59401      0.09%     96.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::120-129        53199      0.08%     96.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::130-139        45350      0.07%     97.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::140-149        47098      0.07%     97.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::150-159        68675      0.10%     97.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::160-169        26366      0.04%     97.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::170-179        62580      0.09%     97.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::180-189        82683      0.12%     97.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::190-199        24880      0.04%     97.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::200-209        27478      0.04%     97.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::210-219        37581      0.06%     97.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::220-229        20912      0.03%     97.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::230-239       733279      1.08%     98.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::240-249        45424      0.07%     98.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::250-259        34288      0.05%     98.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::260-269        16288      0.02%     98.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::270-279        18574      0.03%     98.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::280-289       207797      0.31%     99.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::290-299        37468      0.06%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::overflows       518432      0.76%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::max_value         2600                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::total     68087985                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.mmu.dtb.rdAccesses     97139513                       # TLB accesses on read requests (Count)
board.processor.cores.core.mmu.dtb.wrAccesses     22468614                       # TLB accesses on write requests (Count)
board.processor.cores.core.mmu.dtb.rdMisses      1571879                       # TLB misses on read requests (Count)
board.processor.cores.core.mmu.dtb.wrMisses       342166                       # TLB misses on write requests (Count)
board.processor.cores.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 237833081500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores.core.mmu.itb.wrAccesses    172273842                       # TLB accesses on write requests (Count)
board.processor.cores.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores.core.mmu.itb.wrMisses         1113                       # TLB misses on write requests (Count)
board.processor.cores.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 237833081500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.power_state.pwrStateResidencyTicks::ON 237833081500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.rename.squashCycles      7836408                       # Number of cycles rename is squashing (Cycle)
board.processor.cores.core.rename.idleCycles    457713546                       # Number of cycles rename is idle (Cycle)
board.processor.cores.core.rename.blockCycles    219351962                       # Number of cycles rename is blocking (Cycle)
board.processor.cores.core.rename.serializeStallCycles        33384                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores.core.rename.runCycles    230259094                       # Number of cycles rename is running (Cycle)
board.processor.cores.core.rename.unblockCycles     35688832                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores.core.rename.renamedInsts    747435647                       # Number of instructions processed by rename (Count)
board.processor.cores.core.rename.ROBFullEvents      1351384                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores.core.rename.IQFullEvents      6321329                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores.core.rename.SQFullEvents     24424114                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores.core.rename.fullRegistersEvents      1504290                       # Number of times there has been no free registers (Count)
board.processor.cores.core.rename.renamedOperands   1475526366                       # Number of destination operands rename has renamed (Count)
board.processor.cores.core.rename.lookups   2795300366                       # Number of register rename lookups that rename has made (Count)
board.processor.cores.core.rename.intLookups   1055762456                       # Number of integer rename lookups (Count)
board.processor.cores.core.rename.fpLookups     29763854                       # Number of floating rename lookups (Count)
board.processor.cores.core.rename.committedMaps    883352081                       # Number of HB maps that are committed (Count)
board.processor.cores.core.rename.undoneMaps    592174276                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores.core.rename.serializing          996                       # count of serializing insts renamed (Count)
board.processor.cores.core.rename.tempSerializing          986                       # count of temporary serializing insts renamed (Count)
board.processor.cores.core.rename.skidInsts     26705023                       # count of insts added to the skid buffer (Count)
board.processor.cores.core.rob.reads       1626627417                       # The number of ROB reads (Count)
board.processor.cores.core.rob.writes      1495942188                       # The number of ROB writes (Count)
board.processor.cores.core.thread_0.numInsts    281369546                       # Number of Instructions committed (Count)
board.processor.cores.core.thread_0.numOps    448975481                       # Number of Ops committed (Count)
board.processor.cores.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores.core.workload.numSyscalls          114                       # Number of system calls (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
