;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.3
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* LED_EN */
LED_EN__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
LED_EN__0__MASK EQU 0x20
LED_EN__0__PC EQU CYREG_PRT2_PC5
LED_EN__0__PORT EQU 2
LED_EN__0__SHIFT EQU 5
LED_EN__AG EQU CYREG_PRT2_AG
LED_EN__AMUX EQU CYREG_PRT2_AMUX
LED_EN__BIE EQU CYREG_PRT2_BIE
LED_EN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_EN__BYP EQU CYREG_PRT2_BYP
LED_EN__CTL EQU CYREG_PRT2_CTL
LED_EN__DM0 EQU CYREG_PRT2_DM0
LED_EN__DM1 EQU CYREG_PRT2_DM1
LED_EN__DM2 EQU CYREG_PRT2_DM2
LED_EN__DR EQU CYREG_PRT2_DR
LED_EN__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_EN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED_EN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_EN__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_EN__MASK EQU 0x20
LED_EN__PORT EQU 2
LED_EN__PRT EQU CYREG_PRT2_PRT
LED_EN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_EN__PS EQU CYREG_PRT2_PS
LED_EN__SHIFT EQU 5
LED_EN__SLW EQU CYREG_PRT2_SLW

/* WaveDAC */
WaveDAC_VDAC8_viDAC8__CR0 EQU CYREG_DAC2_CR0
WaveDAC_VDAC8_viDAC8__CR1 EQU CYREG_DAC2_CR1
WaveDAC_VDAC8_viDAC8__D EQU CYREG_DAC2_D
WaveDAC_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
WaveDAC_VDAC8_viDAC8__PM_ACT_MSK EQU 0x04
WaveDAC_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
WaveDAC_VDAC8_viDAC8__PM_STBY_MSK EQU 0x04
WaveDAC_VDAC8_viDAC8__STROBE EQU CYREG_DAC2_STROBE
WaveDAC_VDAC8_viDAC8__SW0 EQU CYREG_DAC2_SW0
WaveDAC_VDAC8_viDAC8__SW2 EQU CYREG_DAC2_SW2
WaveDAC_VDAC8_viDAC8__SW3 EQU CYREG_DAC2_SW3
WaveDAC_VDAC8_viDAC8__SW4 EQU CYREG_DAC2_SW4
WaveDAC_VDAC8_viDAC8__TR EQU CYREG_DAC2_TR
WaveDAC_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
WaveDAC_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
WaveDAC_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
WaveDAC_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
WaveDAC_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
WaveDAC_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
WaveDAC_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
WaveDAC_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
WaveDAC_VDAC8_viDAC8__TST EQU CYREG_DAC2_TST
WaveDAC_Wave1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveDAC_Wave1_DMA__DRQ_NUMBER EQU 0
WaveDAC_Wave1_DMA__NUMBEROF_TDS EQU 0
WaveDAC_Wave1_DMA__PRIORITY EQU 2
WaveDAC_Wave1_DMA__TERMIN_EN EQU 0
WaveDAC_Wave1_DMA__TERMIN_SEL EQU 0
WaveDAC_Wave1_DMA__TERMOUT0_EN EQU 0
WaveDAC_Wave1_DMA__TERMOUT0_SEL EQU 0
WaveDAC_Wave1_DMA__TERMOUT1_EN EQU 0
WaveDAC_Wave1_DMA__TERMOUT1_SEL EQU 0
WaveDAC_Wave2_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveDAC_Wave2_DMA__DRQ_NUMBER EQU 1
WaveDAC_Wave2_DMA__NUMBEROF_TDS EQU 0
WaveDAC_Wave2_DMA__PRIORITY EQU 2
WaveDAC_Wave2_DMA__TERMIN_EN EQU 0
WaveDAC_Wave2_DMA__TERMIN_SEL EQU 0
WaveDAC_Wave2_DMA__TERMOUT0_EN EQU 0
WaveDAC_Wave2_DMA__TERMOUT0_SEL EQU 0
WaveDAC_Wave2_DMA__TERMOUT1_EN EQU 0
WaveDAC_Wave2_DMA__TERMOUT1_SEL EQU 0

/* STest_RRB */
STest_RRB__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
STest_RRB__0__MASK EQU 0x10
STest_RRB__0__PC EQU CYREG_PRT3_PC4
STest_RRB__0__PORT EQU 3
STest_RRB__0__SHIFT EQU 4
STest_RRB__AG EQU CYREG_PRT3_AG
STest_RRB__AMUX EQU CYREG_PRT3_AMUX
STest_RRB__BIE EQU CYREG_PRT3_BIE
STest_RRB__BIT_MASK EQU CYREG_PRT3_BIT_MASK
STest_RRB__BYP EQU CYREG_PRT3_BYP
STest_RRB__CTL EQU CYREG_PRT3_CTL
STest_RRB__DM0 EQU CYREG_PRT3_DM0
STest_RRB__DM1 EQU CYREG_PRT3_DM1
STest_RRB__DM2 EQU CYREG_PRT3_DM2
STest_RRB__DR EQU CYREG_PRT3_DR
STest_RRB__INP_DIS EQU CYREG_PRT3_INP_DIS
STest_RRB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
STest_RRB__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
STest_RRB__LCD_EN EQU CYREG_PRT3_LCD_EN
STest_RRB__MASK EQU 0x10
STest_RRB__PORT EQU 3
STest_RRB__PRT EQU CYREG_PRT3_PRT
STest_RRB__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
STest_RRB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
STest_RRB__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
STest_RRB__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
STest_RRB__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
STest_RRB__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
STest_RRB__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
STest_RRB__PS EQU CYREG_PRT3_PS
STest_RRB__SHIFT EQU 4
STest_RRB__SLW EQU CYREG_PRT3_SLW

/* Timer_DAC */
Timer_DAC_TimerHW__CAP0 EQU CYREG_TMR3_CAP0
Timer_DAC_TimerHW__CAP1 EQU CYREG_TMR3_CAP1
Timer_DAC_TimerHW__CFG0 EQU CYREG_TMR3_CFG0
Timer_DAC_TimerHW__CFG1 EQU CYREG_TMR3_CFG1
Timer_DAC_TimerHW__CFG2 EQU CYREG_TMR3_CFG2
Timer_DAC_TimerHW__CNT_CMP0 EQU CYREG_TMR3_CNT_CMP0
Timer_DAC_TimerHW__CNT_CMP1 EQU CYREG_TMR3_CNT_CMP1
Timer_DAC_TimerHW__PER0 EQU CYREG_TMR3_PER0
Timer_DAC_TimerHW__PER1 EQU CYREG_TMR3_PER1
Timer_DAC_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_DAC_TimerHW__PM_ACT_MSK EQU 0x08
Timer_DAC_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_DAC_TimerHW__PM_STBY_MSK EQU 0x08
Timer_DAC_TimerHW__RT0 EQU CYREG_TMR3_RT0
Timer_DAC_TimerHW__RT1 EQU CYREG_TMR3_RT1
Timer_DAC_TimerHW__SR0 EQU CYREG_TMR3_SR0

/* Timer_10ms */
Timer_10ms_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_10ms_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_10ms_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_10ms_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_10ms_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_10ms_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_10ms_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_10ms_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_10ms_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_10ms_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_10ms_TimerHW__PM_ACT_MSK EQU 0x01
Timer_10ms_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_10ms_TimerHW__PM_STBY_MSK EQU 0x01
Timer_10ms_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_10ms_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_10ms_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* Timer_20ms */
Timer_20ms_TimerHW__CAP0 EQU CYREG_TMR1_CAP0
Timer_20ms_TimerHW__CAP1 EQU CYREG_TMR1_CAP1
Timer_20ms_TimerHW__CFG0 EQU CYREG_TMR1_CFG0
Timer_20ms_TimerHW__CFG1 EQU CYREG_TMR1_CFG1
Timer_20ms_TimerHW__CFG2 EQU CYREG_TMR1_CFG2
Timer_20ms_TimerHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
Timer_20ms_TimerHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
Timer_20ms_TimerHW__PER0 EQU CYREG_TMR1_PER0
Timer_20ms_TimerHW__PER1 EQU CYREG_TMR1_PER1
Timer_20ms_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_20ms_TimerHW__PM_ACT_MSK EQU 0x02
Timer_20ms_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_20ms_TimerHW__PM_STBY_MSK EQU 0x02
Timer_20ms_TimerHW__RT0 EQU CYREG_TMR1_RT0
Timer_20ms_TimerHW__RT1 EQU CYREG_TMR1_RT1
Timer_20ms_TimerHW__SR0 EQU CYREG_TMR1_SR0

/* Timer_50ms */
Timer_50ms_TimerHW__CAP0 EQU CYREG_TMR2_CAP0
Timer_50ms_TimerHW__CAP1 EQU CYREG_TMR2_CAP1
Timer_50ms_TimerHW__CFG0 EQU CYREG_TMR2_CFG0
Timer_50ms_TimerHW__CFG1 EQU CYREG_TMR2_CFG1
Timer_50ms_TimerHW__CFG2 EQU CYREG_TMR2_CFG2
Timer_50ms_TimerHW__CNT_CMP0 EQU CYREG_TMR2_CNT_CMP0
Timer_50ms_TimerHW__CNT_CMP1 EQU CYREG_TMR2_CNT_CMP1
Timer_50ms_TimerHW__PER0 EQU CYREG_TMR2_PER0
Timer_50ms_TimerHW__PER1 EQU CYREG_TMR2_PER1
Timer_50ms_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_50ms_TimerHW__PM_ACT_MSK EQU 0x04
Timer_50ms_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_50ms_TimerHW__PM_STBY_MSK EQU 0x04
Timer_50ms_TimerHW__RT0 EQU CYREG_TMR2_RT0
Timer_50ms_TimerHW__RT1 EQU CYREG_TMR2_RT1
Timer_50ms_TimerHW__SR0 EQU CYREG_TMR2_SR0

/* RS485_RX_EN */
RS485_RX_EN__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
RS485_RX_EN__0__MASK EQU 0x10
RS485_RX_EN__0__PC EQU CYREG_PRT0_PC4
RS485_RX_EN__0__PORT EQU 0
RS485_RX_EN__0__SHIFT EQU 4
RS485_RX_EN__AG EQU CYREG_PRT0_AG
RS485_RX_EN__AMUX EQU CYREG_PRT0_AMUX
RS485_RX_EN__BIE EQU CYREG_PRT0_BIE
RS485_RX_EN__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RS485_RX_EN__BYP EQU CYREG_PRT0_BYP
RS485_RX_EN__CTL EQU CYREG_PRT0_CTL
RS485_RX_EN__DM0 EQU CYREG_PRT0_DM0
RS485_RX_EN__DM1 EQU CYREG_PRT0_DM1
RS485_RX_EN__DM2 EQU CYREG_PRT0_DM2
RS485_RX_EN__DR EQU CYREG_PRT0_DR
RS485_RX_EN__INP_DIS EQU CYREG_PRT0_INP_DIS
RS485_RX_EN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
RS485_RX_EN__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RS485_RX_EN__LCD_EN EQU CYREG_PRT0_LCD_EN
RS485_RX_EN__MASK EQU 0x10
RS485_RX_EN__PORT EQU 0
RS485_RX_EN__PRT EQU CYREG_PRT0_PRT
RS485_RX_EN__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RS485_RX_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RS485_RX_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RS485_RX_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RS485_RX_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RS485_RX_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RS485_RX_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RS485_RX_EN__PS EQU CYREG_PRT0_PS
RS485_RX_EN__SHIFT EQU 4
RS485_RX_EN__SLW EQU CYREG_PRT0_SLW

/* UART_230400 */
UART_230400_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_230400_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
UART_230400_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
UART_230400_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
UART_230400_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
UART_230400_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
UART_230400_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
UART_230400_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
UART_230400_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
UART_230400_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_230400_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB01_CTL
UART_230400_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
UART_230400_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB01_CTL
UART_230400_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
UART_230400_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
UART_230400_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
UART_230400_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB01_MSK
UART_230400_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_230400_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
UART_230400_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB01_MSK
UART_230400_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
UART_230400_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
UART_230400_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_230400_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
UART_230400_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
UART_230400_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB01_ST
UART_230400_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
UART_230400_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
UART_230400_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
UART_230400_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
UART_230400_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_230400_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
UART_230400_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
UART_230400_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
UART_230400_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB05_A0
UART_230400_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB05_A1
UART_230400_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
UART_230400_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB05_D0
UART_230400_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB05_D1
UART_230400_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_230400_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
UART_230400_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB05_F0
UART_230400_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB05_F1
UART_230400_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_230400_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
UART_230400_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_230400_BUART_sRX_RxSts__3__POS EQU 3
UART_230400_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_230400_BUART_sRX_RxSts__4__POS EQU 4
UART_230400_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_230400_BUART_sRX_RxSts__5__POS EQU 5
UART_230400_BUART_sRX_RxSts__MASK EQU 0x38
UART_230400_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB02_MSK
UART_230400_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_230400_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_230400_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_230400_BUART_sRX_RxSts__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
UART_230400_BUART_sRX_RxSts__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
UART_230400_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB02_ST
UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB00_A0
UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB00_A1
UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB00_D0
UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB00_D1
UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB00_F0
UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB00_F1
UART_230400_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
UART_230400_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
UART_230400_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
UART_230400_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
UART_230400_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_230400_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
UART_230400_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
UART_230400_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
UART_230400_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB04_A0
UART_230400_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB04_A1
UART_230400_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
UART_230400_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB04_D0
UART_230400_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB04_D1
UART_230400_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_230400_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
UART_230400_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB04_F0
UART_230400_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB04_F1
UART_230400_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_230400_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_230400_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_230400_BUART_sTX_TxSts__0__POS EQU 0
UART_230400_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_230400_BUART_sTX_TxSts__1__POS EQU 1
UART_230400_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_230400_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_230400_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_230400_BUART_sTX_TxSts__2__POS EQU 2
UART_230400_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_230400_BUART_sTX_TxSts__3__POS EQU 3
UART_230400_BUART_sTX_TxSts__MASK EQU 0x0F
UART_230400_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_230400_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_230400_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB07_ST
UART_230400_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_230400_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_230400_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_230400_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_230400_IntClock__INDEX EQU 0x02
UART_230400_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_230400_IntClock__PM_ACT_MSK EQU 0x04
UART_230400_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_230400_IntClock__PM_STBY_MSK EQU 0x04
UART_230400_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_230400_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_230400_TXInternalInterrupt__INTC_MASK EQU 0x02
UART_230400_TXInternalInterrupt__INTC_NUMBER EQU 1
UART_230400_TXInternalInterrupt__INTC_PRIOR_NUM EQU 3
UART_230400_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
UART_230400_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_230400_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* UART_460800 */
UART_460800_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_460800_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
UART_460800_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
UART_460800_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
UART_460800_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
UART_460800_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
UART_460800_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
UART_460800_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
UART_460800_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
UART_460800_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_460800_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB05_CTL
UART_460800_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
UART_460800_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB05_CTL
UART_460800_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
UART_460800_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_460800_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_460800_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB05_MSK
UART_460800_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_460800_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
UART_460800_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB05_MSK
UART_460800_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_460800_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_460800_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_460800_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
UART_460800_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
UART_460800_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB05_ST
UART_460800_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
UART_460800_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
UART_460800_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
UART_460800_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
UART_460800_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_460800_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
UART_460800_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
UART_460800_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
UART_460800_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB05_A0
UART_460800_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB05_A1
UART_460800_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
UART_460800_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB05_D0
UART_460800_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB05_D1
UART_460800_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_460800_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
UART_460800_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB05_F0
UART_460800_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB05_F1
UART_460800_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_460800_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_460800_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_460800_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
UART_460800_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_460800_BUART_sRX_RxSts__3__POS EQU 3
UART_460800_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_460800_BUART_sRX_RxSts__4__POS EQU 4
UART_460800_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_460800_BUART_sRX_RxSts__5__POS EQU 5
UART_460800_BUART_sRX_RxSts__MASK EQU 0x38
UART_460800_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB06_MSK
UART_460800_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_460800_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_460800_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_460800_BUART_sRX_RxSts__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
UART_460800_BUART_sRX_RxSts__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
UART_460800_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB06_ST
UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB07_A0
UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB07_A1
UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB07_D0
UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB07_D1
UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB07_F0
UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB07_F1
UART_460800_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
UART_460800_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
UART_460800_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
UART_460800_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
UART_460800_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_460800_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
UART_460800_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
UART_460800_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
UART_460800_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
UART_460800_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
UART_460800_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
UART_460800_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
UART_460800_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
UART_460800_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_460800_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
UART_460800_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
UART_460800_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
UART_460800_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_460800_BUART_sTX_TxSts__0__POS EQU 0
UART_460800_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_460800_BUART_sTX_TxSts__1__POS EQU 1
UART_460800_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_460800_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
UART_460800_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_460800_BUART_sTX_TxSts__2__POS EQU 2
UART_460800_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_460800_BUART_sTX_TxSts__3__POS EQU 3
UART_460800_BUART_sTX_TxSts__MASK EQU 0x0F
UART_460800_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
UART_460800_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_460800_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB07_ST
UART_460800_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_460800_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_460800_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_460800_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_460800_IntClock__INDEX EQU 0x01
UART_460800_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_460800_IntClock__PM_ACT_MSK EQU 0x02
UART_460800_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_460800_IntClock__PM_STBY_MSK EQU 0x02
UART_460800_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_460800_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_460800_TXInternalInterrupt__INTC_MASK EQU 0x04
UART_460800_TXInternalInterrupt__INTC_NUMBER EQU 2
UART_460800_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_460800_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
UART_460800_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_460800_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* timer_clock */
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x04
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x10
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x10
timer_clock_2__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
timer_clock_2__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
timer_clock_2__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
timer_clock_2__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock_2__INDEX EQU 0x03
timer_clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock_2__PM_ACT_MSK EQU 0x08
timer_clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock_2__PM_STBY_MSK EQU 0x08

/* DIAG_UART_RX */
DIAG_UART_RX__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
DIAG_UART_RX__0__MASK EQU 0x08
DIAG_UART_RX__0__PC EQU CYREG_PRT12_PC3
DIAG_UART_RX__0__PORT EQU 12
DIAG_UART_RX__0__SHIFT EQU 3
DIAG_UART_RX__AG EQU CYREG_PRT12_AG
DIAG_UART_RX__BIE EQU CYREG_PRT12_BIE
DIAG_UART_RX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DIAG_UART_RX__BYP EQU CYREG_PRT12_BYP
DIAG_UART_RX__DM0 EQU CYREG_PRT12_DM0
DIAG_UART_RX__DM1 EQU CYREG_PRT12_DM1
DIAG_UART_RX__DM2 EQU CYREG_PRT12_DM2
DIAG_UART_RX__DR EQU CYREG_PRT12_DR
DIAG_UART_RX__INP_DIS EQU CYREG_PRT12_INP_DIS
DIAG_UART_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
DIAG_UART_RX__MASK EQU 0x08
DIAG_UART_RX__PORT EQU 12
DIAG_UART_RX__PRT EQU CYREG_PRT12_PRT
DIAG_UART_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DIAG_UART_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DIAG_UART_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DIAG_UART_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DIAG_UART_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DIAG_UART_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DIAG_UART_RX__PS EQU CYREG_PRT12_PS
DIAG_UART_RX__SHIFT EQU 3
DIAG_UART_RX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DIAG_UART_RX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DIAG_UART_RX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DIAG_UART_RX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DIAG_UART_RX__SLW EQU CYREG_PRT12_SLW

/* DIAG_UART_TX */
DIAG_UART_TX__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
DIAG_UART_TX__0__MASK EQU 0x04
DIAG_UART_TX__0__PC EQU CYREG_PRT12_PC2
DIAG_UART_TX__0__PORT EQU 12
DIAG_UART_TX__0__SHIFT EQU 2
DIAG_UART_TX__AG EQU CYREG_PRT12_AG
DIAG_UART_TX__BIE EQU CYREG_PRT12_BIE
DIAG_UART_TX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DIAG_UART_TX__BYP EQU CYREG_PRT12_BYP
DIAG_UART_TX__DM0 EQU CYREG_PRT12_DM0
DIAG_UART_TX__DM1 EQU CYREG_PRT12_DM1
DIAG_UART_TX__DM2 EQU CYREG_PRT12_DM2
DIAG_UART_TX__DR EQU CYREG_PRT12_DR
DIAG_UART_TX__INP_DIS EQU CYREG_PRT12_INP_DIS
DIAG_UART_TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
DIAG_UART_TX__MASK EQU 0x04
DIAG_UART_TX__PORT EQU 12
DIAG_UART_TX__PRT EQU CYREG_PRT12_PRT
DIAG_UART_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DIAG_UART_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DIAG_UART_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DIAG_UART_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DIAG_UART_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DIAG_UART_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DIAG_UART_TX__PS EQU CYREG_PRT12_PS
DIAG_UART_TX__SHIFT EQU 2
DIAG_UART_TX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DIAG_UART_TX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DIAG_UART_TX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DIAG_UART_TX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DIAG_UART_TX__SLW EQU CYREG_PRT12_SLW

/* PB_NextAction */
PB_NextAction__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
PB_NextAction__0__MASK EQU 0x08
PB_NextAction__0__PC EQU CYREG_PRT3_PC3
PB_NextAction__0__PORT EQU 3
PB_NextAction__0__SHIFT EQU 3
PB_NextAction__AG EQU CYREG_PRT3_AG
PB_NextAction__AMUX EQU CYREG_PRT3_AMUX
PB_NextAction__BIE EQU CYREG_PRT3_BIE
PB_NextAction__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PB_NextAction__BYP EQU CYREG_PRT3_BYP
PB_NextAction__CTL EQU CYREG_PRT3_CTL
PB_NextAction__DM0 EQU CYREG_PRT3_DM0
PB_NextAction__DM1 EQU CYREG_PRT3_DM1
PB_NextAction__DM2 EQU CYREG_PRT3_DM2
PB_NextAction__DR EQU CYREG_PRT3_DR
PB_NextAction__INP_DIS EQU CYREG_PRT3_INP_DIS
PB_NextAction__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
PB_NextAction__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PB_NextAction__LCD_EN EQU CYREG_PRT3_LCD_EN
PB_NextAction__MASK EQU 0x08
PB_NextAction__PORT EQU 3
PB_NextAction__PRT EQU CYREG_PRT3_PRT
PB_NextAction__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PB_NextAction__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PB_NextAction__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PB_NextAction__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PB_NextAction__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PB_NextAction__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PB_NextAction__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PB_NextAction__PS EQU CYREG_PRT3_PS
PB_NextAction__SHIFT EQU 3
PB_NextAction__SLW EQU CYREG_PRT3_SLW

/* isr_Timer_10ms */
isr_Timer_10ms__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Timer_10ms__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Timer_10ms__INTC_MASK EQU 0x10
isr_Timer_10ms__INTC_NUMBER EQU 4
isr_Timer_10ms__INTC_PRIOR_NUM EQU 4
isr_Timer_10ms__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_Timer_10ms__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Timer_10ms__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_Timer_20ms */
isr_Timer_20ms__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Timer_20ms__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Timer_20ms__INTC_MASK EQU 0x20
isr_Timer_20ms__INTC_NUMBER EQU 5
isr_Timer_20ms__INTC_PRIOR_NUM EQU 5
isr_Timer_20ms__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_Timer_20ms__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Timer_20ms__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_Timer_50ms */
isr_Timer_50ms__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Timer_50ms__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Timer_50ms__INTC_MASK EQU 0x40
isr_Timer_50ms__INTC_NUMBER EQU 6
isr_Timer_50ms__INTC_PRIOR_NUM EQU 7
isr_Timer_50ms__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
isr_Timer_50ms__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Timer_50ms__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_AudioStream */
ADC_AudioStream_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_AudioStream_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_AudioStream_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_AudioStream_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_AudioStream_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_AudioStream_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_AudioStream_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_AudioStream_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_AudioStream_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_AudioStream_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_AudioStream_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_AudioStream_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_AudioStream_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_AudioStream_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_AudioStream_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_AudioStream_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_AudioStream_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_AudioStream_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_AudioStream_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_AudioStream_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC_AudioStream_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_AudioStream_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_AudioStream_IRQ__INTC_MASK EQU 0x01
ADC_AudioStream_IRQ__INTC_NUMBER EQU 0
ADC_AudioStream_IRQ__INTC_PRIOR_NUM EQU 7
ADC_AudioStream_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_AudioStream_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_AudioStream_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_AudioStream_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_AudioStream_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_AudioStream_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_AudioStream_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_AudioStream_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_AudioStream_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_AudioStream_theACLK__INDEX EQU 0x00
ADC_AudioStream_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_AudioStream_theACLK__PM_ACT_MSK EQU 0x01
ADC_AudioStream_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_AudioStream_theACLK__PM_STBY_MSK EQU 0x01

/* MUX_CTRL_230400 */
MUX_CTRL_230400_Sync_ctrl_reg__0__MASK EQU 0x01
MUX_CTRL_230400_Sync_ctrl_reg__0__POS EQU 0
MUX_CTRL_230400_Sync_ctrl_reg__1__MASK EQU 0x02
MUX_CTRL_230400_Sync_ctrl_reg__1__POS EQU 1
MUX_CTRL_230400_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
MUX_CTRL_230400_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
MUX_CTRL_230400_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
MUX_CTRL_230400_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
MUX_CTRL_230400_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
MUX_CTRL_230400_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
MUX_CTRL_230400_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
MUX_CTRL_230400_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
MUX_CTRL_230400_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
MUX_CTRL_230400_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
MUX_CTRL_230400_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
MUX_CTRL_230400_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
MUX_CTRL_230400_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB02_CTL
MUX_CTRL_230400_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
MUX_CTRL_230400_Sync_ctrl_reg__MASK EQU 0x03
MUX_CTRL_230400_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
MUX_CTRL_230400_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
MUX_CTRL_230400_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB02_MSK

/* MUX_CTRL_460800 */
MUX_CTRL_460800_Sync_ctrl_reg__0__MASK EQU 0x01
MUX_CTRL_460800_Sync_ctrl_reg__0__POS EQU 0
MUX_CTRL_460800_Sync_ctrl_reg__1__MASK EQU 0x02
MUX_CTRL_460800_Sync_ctrl_reg__1__POS EQU 1
MUX_CTRL_460800_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
MUX_CTRL_460800_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
MUX_CTRL_460800_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
MUX_CTRL_460800_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
MUX_CTRL_460800_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
MUX_CTRL_460800_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
MUX_CTRL_460800_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
MUX_CTRL_460800_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
MUX_CTRL_460800_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
MUX_CTRL_460800_Sync_ctrl_reg__2__MASK EQU 0x04
MUX_CTRL_460800_Sync_ctrl_reg__2__POS EQU 2
MUX_CTRL_460800_Sync_ctrl_reg__3__MASK EQU 0x08
MUX_CTRL_460800_Sync_ctrl_reg__3__POS EQU 3
MUX_CTRL_460800_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
MUX_CTRL_460800_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
MUX_CTRL_460800_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
MUX_CTRL_460800_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB06_CTL
MUX_CTRL_460800_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
MUX_CTRL_460800_Sync_ctrl_reg__MASK EQU 0x0F
MUX_CTRL_460800_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
MUX_CTRL_460800_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
MUX_CTRL_460800_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB06_MSK

/* isr_UART_230400 */
isr_UART_230400__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_UART_230400__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_UART_230400__INTC_MASK EQU 0x80
isr_UART_230400__INTC_NUMBER EQU 7
isr_UART_230400__INTC_PRIOR_NUM EQU 2
isr_UART_230400__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
isr_UART_230400__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_UART_230400__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_UART_460800 */
isr_UART_460800__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_UART_460800__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_UART_460800__INTC_MASK EQU 0x100
isr_UART_460800__INTC_NUMBER EQU 8
isr_UART_460800__INTC_PRIOR_NUM EQU 2
isr_UART_460800__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
isr_UART_460800__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_UART_460800__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* DEMUX_CTRL_230400 */
DEMUX_CTRL_230400_Sync_ctrl_reg__REMOVED EQU 1

/* DEMUX_CTRL_460800 */
DEMUX_CTRL_460800_Sync_ctrl_reg__0__MASK EQU 0x01
DEMUX_CTRL_460800_Sync_ctrl_reg__0__POS EQU 0
DEMUX_CTRL_460800_Sync_ctrl_reg__1__MASK EQU 0x02
DEMUX_CTRL_460800_Sync_ctrl_reg__1__POS EQU 1
DEMUX_CTRL_460800_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
DEMUX_CTRL_460800_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
DEMUX_CTRL_460800_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
DEMUX_CTRL_460800_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
DEMUX_CTRL_460800_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
DEMUX_CTRL_460800_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
DEMUX_CTRL_460800_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
DEMUX_CTRL_460800_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
DEMUX_CTRL_460800_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
DEMUX_CTRL_460800_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
DEMUX_CTRL_460800_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
DEMUX_CTRL_460800_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
DEMUX_CTRL_460800_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB04_CTL
DEMUX_CTRL_460800_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
DEMUX_CTRL_460800_Sync_ctrl_reg__MASK EQU 0x03
DEMUX_CTRL_460800_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
DEMUX_CTRL_460800_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
DEMUX_CTRL_460800_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB04_MSK

/* isr_ADC_AudioStream */
isr_ADC_AudioStream__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_ADC_AudioStream__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_ADC_AudioStream__INTC_MASK EQU 0x08
isr_ADC_AudioStream__INTC_NUMBER EQU 3
isr_ADC_AudioStream__INTC_PRIOR_NUM EQU 7
isr_ADC_AudioStream__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_ADC_AudioStream__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_ADC_AudioStream__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* CTest_RS485_RELAY_RX */
CTest_RS485_RELAY_RX__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
CTest_RS485_RELAY_RX__0__MASK EQU 0x40
CTest_RS485_RELAY_RX__0__PC EQU CYREG_PRT3_PC6
CTest_RS485_RELAY_RX__0__PORT EQU 3
CTest_RS485_RELAY_RX__0__SHIFT EQU 6
CTest_RS485_RELAY_RX__AG EQU CYREG_PRT3_AG
CTest_RS485_RELAY_RX__AMUX EQU CYREG_PRT3_AMUX
CTest_RS485_RELAY_RX__BIE EQU CYREG_PRT3_BIE
CTest_RS485_RELAY_RX__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CTest_RS485_RELAY_RX__BYP EQU CYREG_PRT3_BYP
CTest_RS485_RELAY_RX__CTL EQU CYREG_PRT3_CTL
CTest_RS485_RELAY_RX__DM0 EQU CYREG_PRT3_DM0
CTest_RS485_RELAY_RX__DM1 EQU CYREG_PRT3_DM1
CTest_RS485_RELAY_RX__DM2 EQU CYREG_PRT3_DM2
CTest_RS485_RELAY_RX__DR EQU CYREG_PRT3_DR
CTest_RS485_RELAY_RX__INP_DIS EQU CYREG_PRT3_INP_DIS
CTest_RS485_RELAY_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
CTest_RS485_RELAY_RX__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CTest_RS485_RELAY_RX__LCD_EN EQU CYREG_PRT3_LCD_EN
CTest_RS485_RELAY_RX__MASK EQU 0x40
CTest_RS485_RELAY_RX__PORT EQU 3
CTest_RS485_RELAY_RX__PRT EQU CYREG_PRT3_PRT
CTest_RS485_RELAY_RX__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CTest_RS485_RELAY_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CTest_RS485_RELAY_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CTest_RS485_RELAY_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CTest_RS485_RELAY_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CTest_RS485_RELAY_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CTest_RS485_RELAY_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CTest_RS485_RELAY_RX__PS EQU CYREG_PRT3_PS
CTest_RS485_RELAY_RX__SHIFT EQU 6
CTest_RS485_RELAY_RX__SLW EQU CYREG_PRT3_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 24
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E16C069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 24
CYDEV_CHIP_MEMBER_4AA EQU 23
CYDEV_CHIP_MEMBER_4AB EQU 28
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4D EQU 18
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 25
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 22
CYDEV_CHIP_MEMBER_4I EQU 30
CYDEV_CHIP_MEMBER_4J EQU 19
CYDEV_CHIP_MEMBER_4K EQU 20
CYDEV_CHIP_MEMBER_4L EQU 29
CYDEV_CHIP_MEMBER_4M EQU 27
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 26
CYDEV_CHIP_MEMBER_4Q EQU 15
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 21
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 16
CYDEV_CHIP_MEMBER_4Z EQU 17
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 31
CYDEV_CHIP_MEMBER_FM3 EQU 35
CYDEV_CHIP_MEMBER_FM4 EQU 36
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 33
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 34
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_JTAG_4
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000018F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CyDividedClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
CyDividedClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
CyDividedClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
CyDividedClock__CFG2_SRC_SEL_MASK EQU 0x07
CyDividedClock__INDEX EQU 0x00
CyDividedClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CyDividedClock__PM_ACT_MSK EQU 0x01
CyDividedClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CyDividedClock__PM_STBY_MSK EQU 0x01
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
