
---------- Begin Simulation Statistics ----------
simSeconds                                   0.002302                       # Number of seconds simulated (Second)
simTicks                                   2302472500                       # Number of ticks simulated (Tick)
finalTick                                  2302472500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      2.68                       # Real time elapsed on the host (Second)
hostTickRate                                857834112                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8594756                       # Number of bytes of host memory used (Byte)
simInsts                                      2096856                       # Number of instructions simulated (Count)
simOps                                        3719850                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   781196                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1385841                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                         4604945                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              3.682421                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.271560                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.commitStats0.numInsts             1250521                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps               2279066                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 3.682421                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.271560                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts              9669                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts          2270684                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts          187123                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts          73136                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass         2644      0.12%      0.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu      1928871     84.63%     84.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult        80324      3.52%     88.27% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv         1515      0.07%     88.34% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd          808      0.04%     88.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     88.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     88.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     88.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     88.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     88.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     88.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     88.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd          434      0.02%     88.40% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     88.40% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu         1339      0.06%     88.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            2      0.00%     88.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt         1008      0.04%     88.50% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc         1631      0.07%     88.57% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     88.57% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     88.57% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     88.57% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift          231      0.01%     88.58% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     88.58% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     88.58% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     88.58% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     88.58% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     88.58% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     88.58% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     88.58% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     88.58% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     88.58% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     88.58% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     88.58% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     88.58% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     88.58% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     88.58% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     88.58% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     88.58% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     88.58% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     88.58% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     88.58% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     88.58% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     88.58% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     88.58% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     88.58% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     88.58% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     88.58% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     88.58% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     88.58% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     88.58% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     88.58% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     88.58% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead       185637      8.15%     96.73% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite        70977      3.11%     99.84% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead         1486      0.07%     99.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite         2159      0.09%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total      2279066                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl       259146                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl       255690                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl         3414                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl       249236                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl         9868                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall         2646                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn         2641                       # Class of control type instructions committed (Count)
system.cpu0.dcache.demandHits::cpu0.data       252832                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total           252832                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data       252832                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total          252832                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data         7302                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total           7302                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data         7302                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total          7302                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data    365570500                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total    365570500                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data    365570500                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total    365570500                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data       260134                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total       260134                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data       260134                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total       260134                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.028070                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.028070                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.028070                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.028070                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 50064.434402                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 50064.434402                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 50064.434402                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 50064.434402                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks         5898                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total             5898                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data         7302                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total         7302                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data         7302                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total         7302                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data    358268500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total    358268500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data    358268500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total    358268500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.028070                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.028070                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.028070                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.028070                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 49064.434402                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 49064.434402                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 49064.434402                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 49064.434402                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements                  6793                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data            9                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total            9                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data            3                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total            3                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data       126000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total       126000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data           12                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total           12                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.250000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.250000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data        42000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total        42000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data       258000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total       258000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.250000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.250000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data        86000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total        86000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data           12                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total           12                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data           12                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total           12                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data       182794                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total         182794                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data         4268                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total         4268                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data    131095500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total    131095500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data       187062                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total       187062                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.022816                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.022816                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 30715.909091                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 30715.909091                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data         4268                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total         4268                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data    126827500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total    126827500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.022816                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.022816                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 29715.909091                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 29715.909091                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data        70038                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total         70038                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data         3034                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total         3034                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data    234475000                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total    234475000                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data        73072                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total        73072                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.041521                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.041521                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 77282.465392                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 77282.465392                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data         3034                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total         3034                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data    231441000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total    231441000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.041521                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.041521                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 76282.465392                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 76282.465392                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2302472500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          493.168194                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs              260158                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs              7305                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             35.613689                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             174500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   493.168194                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.963219                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.963219                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           36                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          212                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2          263                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses            527621                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses           527621                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2302472500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2302472500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2302472500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns         5287                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles     0.002000                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles 4604944.998000                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu0.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts        260259                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numFpAluAccesses         9669                       # Number of float alu accesses (Count)
system.cpu0.executeStats0.numFpRegReads         12592                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites         6778                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntAluAccesses      2270684                       # Number of integer alu accesses (Count)
system.cpu0.executeStats0.numIntRegReads      3219836                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites      1695454                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs           260259                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads       779529                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetchStats0.numInsts              1250521                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                2279066                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            0.271560                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches            259146                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.056276                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.icache.demandHits::cpu0.inst      1573650                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          1573650                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst      1573650                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         1573650                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         1326                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           1326                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         1326                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          1326                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    110275500                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    110275500                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    110275500                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    110275500                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst      1574976                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      1574976                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst      1574976                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      1574976                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000842                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000842                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000842                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000842                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 83164.027149                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 83164.027149                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 83164.027149                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 83164.027149                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks          819                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total              819                       # number of writebacks (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         1326                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         1326                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         1326                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         1326                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    108949500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    108949500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    108949500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    108949500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000842                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000842                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000842                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000842                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 82164.027149                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 82164.027149                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 82164.027149                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 82164.027149                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                   819                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst      1573650                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        1573650                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         1326                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         1326                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    110275500                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    110275500                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst      1574976                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      1574976                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000842                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000842                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 83164.027149                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 83164.027149                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         1326                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         1326                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    108949500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    108949500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000842                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000842                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 82164.027149                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 82164.027149                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2302472500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          478.111247                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             1574976                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              1326                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           1187.764706                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   478.111247                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.933811                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.933811                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          507                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0           75                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           61                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::2           94                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3          277                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.990234                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses           3151278                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses          3151278                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2302472500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2302472500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2302472500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.dtb.rdAccesses                 187125                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                  73137                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                      175                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                      114                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2302472500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                1575027                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      211                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2302472500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON   2302472500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   35                       # Number of system calls (Count)
system.cpu1.numCycles                         3151263                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                              3.722750                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              0.268619                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.commitStats0.numInsts              846488                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps               1441019                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                 3.722750                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 0.268619                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts              6492                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts          1434037                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts          224688                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts          53227                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass         2369      0.16%      0.16% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu      1154641     80.13%     80.29% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult          707      0.05%     80.34% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv         1451      0.10%     80.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd          408      0.03%     80.47% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     80.47% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0      0.00%     80.47% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     80.47% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     80.47% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     80.47% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     80.47% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     80.47% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd          416      0.03%     80.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     80.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu          917      0.06%     80.56% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            2      0.00%     80.56% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt          960      0.07%     80.63% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc         1007      0.07%     80.70% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     80.70% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     80.70% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     80.70% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift          226      0.02%     80.71% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead       223632     15.52%     96.23% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite        52095      3.62%     99.85% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead         1056      0.07%     99.92% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite         1132      0.08%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total      1441019                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl       220845                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl       219568                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl         1234                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl       218053                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl         2749                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall          895                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn          890                       # Class of control type instructions committed (Count)
system.cpu1.dcache.demandHits::cpu1.data       276280                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total           276280                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data       276280                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total          276280                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data         1552                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total           1552                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data         1552                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total          1552                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data    114608000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total    114608000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data    114608000                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total    114608000                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data       277832                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total       277832                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data       277832                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total       277832                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.005586                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.005586                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.005586                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.005586                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 73845.360825                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 73845.360825                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 73845.360825                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 73845.360825                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks          469                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total              469                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data         1552                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total         1552                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data         1552                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total         1552                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data    113056000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total    113056000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data    113056000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total    113056000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.005586                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.005586                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.005586                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.005586                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 72845.360825                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 72845.360825                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 72845.360825                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 72845.360825                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                  1045                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data           10                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total           10                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data            2                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data       113000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total       113000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data           12                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total           12                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.166667                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.166667                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data        56500                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total        56500                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data            2                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total            2                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data       234000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total       234000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.166667                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.166667                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data       117000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total       117000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data           12                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total           12                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data           12                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total           12                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data       223449                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total         223449                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data         1178                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total         1178                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data     85523500                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total     85523500                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data       224627                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total       224627                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.005244                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.005244                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 72600.594228                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 72600.594228                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data         1178                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total         1178                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data     84345500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total     84345500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.005244                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.005244                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 71600.594228                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 71600.594228                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data        52831                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total         52831                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data          374                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total          374                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data     29084500                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total     29084500                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data        53205                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total        53205                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.007029                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.007029                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 77766.042781                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 77766.042781                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data          374                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total          374                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data     28710500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total     28710500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.007029                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.007029                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 76766.042781                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 76766.042781                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2302472500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          490.189543                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs              277856                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs              1554                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs            178.800515                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick             220500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   490.189543                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.957401                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.957401                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024          509                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2           41                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3          468                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.994141                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses            557266                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses           557266                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2302472500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2302472500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2302472500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns         1785                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles 994785.888795                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles 2156477.111205                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction     0.684322                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction     0.315678                       # Percentage of idle cycles (Ratio)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts        277915                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpAluAccesses         6492                       # Number of float alu accesses (Count)
system.cpu1.executeStats0.numFpRegReads          9475                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites         4845                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntAluAccesses      1434037                       # Number of integer alu accesses (Count)
system.cpu1.executeStats0.numIntRegReads      1551929                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites       947947                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs           277915                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads       718055                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetchStats0.numInsts               846488                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                1441019                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            0.268619                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches            220845                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.070081                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.icache.demandHits::cpu1.inst      1078630                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          1078630                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst      1078630                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         1078630                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst         1266                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total           1266                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst         1266                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total          1266                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst    105981500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total    105981500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst    105981500                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total    105981500                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst      1079896                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      1079896                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst      1079896                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      1079896                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.001172                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.001172                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.001172                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.001172                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 83713.665087                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 83713.665087                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 83713.665087                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 83713.665087                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks          761                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total              761                       # number of writebacks (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst         1266                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total         1266                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst         1266                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total         1266                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst    104715500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total    104715500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst    104715500                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total    104715500                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.001172                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.001172                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.001172                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.001172                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 82713.665087                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 82713.665087                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 82713.665087                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 82713.665087                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                   761                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst      1078630                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        1078630                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst         1266                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total         1266                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst    105981500                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total    105981500                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst      1079896                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      1079896                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.001172                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.001172                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 83713.665087                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 83713.665087                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst         1266                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total         1266                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst    104715500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total    104715500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.001172                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.001172                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 82713.665087                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 82713.665087                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2302472500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          479.230941                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             1079896                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs              1266                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs            852.998420                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick             133500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   479.230941                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.935998                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.935998                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          505                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::2          197                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3          308                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.986328                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           2161058                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          2161058                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2302472500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2302472500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2302472500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.dtb.rdAccesses                 224690                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                  53228                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                      169                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                       31                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2302472500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                1079945                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                      200                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2302472500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON   2302472500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu0.inst                    55                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                  3247                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                    55                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                   229                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      3586                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.inst                   55                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data                 3247                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                   55                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data                  229                       # number of overall hits (Count)
system.l2.overallHits::total                     3586                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.inst                1271                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data                4058                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.inst                1211                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data                1325                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    7865                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.inst               1271                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data               4058                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.inst               1211                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data               1325                       # number of overall misses (Count)
system.l2.overallMisses::total                   7865                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu0.inst      106365000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu0.data      313162000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.inst      102226000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.data      108420000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          630173000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu0.inst     106365000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu0.data     313162000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.inst     102226000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.data     108420000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         630173000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu0.inst              1326                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data              7305                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst              1266                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data              1554                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 11451                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst             1326                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data             7305                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst             1266                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data             1554                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                11451                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.inst          0.958522                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.555510                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.inst          0.956556                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.852638                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.686840                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.958522                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.555510                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.956556                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.852638                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.686840                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu0.inst 83686.073958                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu0.data 77171.513061                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.inst 84414.533443                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.data 81826.415094                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    80123.712651                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.inst 83686.073958                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.data 77171.513061                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.inst 84414.533443                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.data 81826.415094                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   80123.712651                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  799                       # number of writebacks (Count)
system.l2.writebacks::total                       799                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu0.inst            1271                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu0.data            4058                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.inst            1211                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.data            1325                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                7865                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.inst           1271                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.data           4058                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.inst           1211                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.data           1325                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               7865                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu0.inst     93655000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu0.data    272582000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.inst     90116000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.data     95170000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      551523000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.inst     93655000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.data    272582000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.inst     90116000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.data     95170000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     551523000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu0.inst      0.958522                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu0.data      0.555510                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.inst      0.956556                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.data      0.852638                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.686840                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.inst     0.958522                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.data     0.555510                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.inst     0.956556                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.data     0.852638                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.686840                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu0.inst 73686.073958                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu0.data 67171.513061                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.inst 74414.533443                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.data 71826.415094                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 70123.712651                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.inst 73686.073958                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.data 67171.513061                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.inst 74414.533443                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.data 71826.415094                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 70123.712651                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           4472                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          103                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            103                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu0.inst             55                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst             55                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                110                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst         1271                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu1.inst         1211                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2482                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu0.inst    106365000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu1.inst    102226000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    208591000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu0.inst         1326                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst         1266                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2592                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.958522                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.956556                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.957562                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu0.inst 83686.073958                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu1.inst 84414.533443                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 84041.498791                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu0.inst         1271                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu1.inst         1211                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2482                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu0.inst     93655000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu1.inst     90116000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    183771000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu0.inst     0.958522                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu1.inst     0.956556                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.957562                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu0.inst 73686.073958                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu1.inst 74414.533443                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 74041.498791                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu0.data                50                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu1.data                25                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    75                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data            2987                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu1.data             351                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                3338                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu0.data    226479500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu1.data     27992500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      254472000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu0.data          3037                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data           376                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              3413                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.983536                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu1.data      0.933511                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.978025                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu0.data 75821.727486                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu1.data 79750.712251                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 76234.871180                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu0.data         2987                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu1.data          351                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            3338                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu0.data    196609500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu1.data     24482500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    221092000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu0.data     0.983536                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu1.data     0.933511                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.978025                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu0.data 65821.727486                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu1.data 69750.712251                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 66234.871180                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu0.data          3197                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data           204                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              3401                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.data         1071                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data          974                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            2045                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu0.data     86682500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu1.data     80427500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    167110000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu0.data         4268                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data         1178                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          5446                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.data     0.250937                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.826825                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.375505                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu0.data 80936.041083                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu1.data 82574.435318                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 81716.381418                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu0.data         1071                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu1.data          974                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         2045                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu0.data     75972500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu1.data     70687500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    146660000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu0.data     0.250937                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu1.data     0.826825                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.375505                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu0.data 70936.041083                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu1.data 72574.435318                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 71716.381418                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         1580                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1580                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1580                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1580                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         6367                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             6367                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         6367                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         6367                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2302472500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  3797.634702                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        20766                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       8568                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.423669                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     220.611304                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst      379.243877                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data     2273.772327                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst      408.624941                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data      515.382252                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.053860                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.092589                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.555120                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.099762                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.125826                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.927157                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  151                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  125                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  903                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2917                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     175520                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    175520                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2302472500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       799.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.inst::samples      1271.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.data::samples      4029.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.inst::samples      1211.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.data::samples      1320.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001250180500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           44                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           44                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               17020                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                733                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        7865                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        799                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      7865                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      799                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     34                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      20.91                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  7865                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  799                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    6545                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    1286                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     35                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     36                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           44                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     177.568182                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     80.946241                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    565.476313                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127            33     75.00%     75.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255            9     20.45%     95.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            1      2.27%     97.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3712-3839            1      2.27%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            44                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           44                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.590909                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.567674                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.897495                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               10     22.73%     22.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               32     72.73%     95.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                2      4.55%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            44                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    2176                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  503360                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                51136                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              218617160.46554303                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              22209168.62199223                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    2302393500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     265742.56                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.inst        81344                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.data       257856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.inst        77504                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.data        84480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        49536                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.inst 35328977.870528310537                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.data 111990914.115152299404                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.inst 33661205.508426263928                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.data 36690991.966244980693                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 21514263.471116375178                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.inst         1271                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.data         4058                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.inst         1211                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.data         1325                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          799                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.inst     41657750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.data    107233000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.inst     40551500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.data     41023250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  45215795750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.inst     32775.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.data     26425.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.inst     33485.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.data     30960.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  56590482.79                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst        81344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data       259712                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst        77504                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data        84800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         503360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst        81344                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst        77504                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       158848                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        51136                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        51136                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst         1271                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data         4058                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst         1211                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data         1325                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            7865                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          799                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            799                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst      35328978                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data     112797004                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst      33661206                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data      36829973                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         218617160                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst     35328978                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst     33661206                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      68990183                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     22209169                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         22209169                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     22209169                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst     35328978                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data    112797004                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst     33661206                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data     36829973                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        240826329                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 7831                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 774                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          490                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          449                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          435                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          444                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          465                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          518                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          502                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          390                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          554                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          537                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          413                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          506                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          575                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          586                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          647                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           85                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           65                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           35                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           27                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          120                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          120                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6           32                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           72                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           59                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            9                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           32                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           46                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           61                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                83634250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              39155000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          230465500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                10679.89                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           29429.89                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                5686                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                555                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            72.61                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           71.71                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         2352                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   232.925170                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   143.781142                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   274.890466                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         1030     43.79%     43.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          643     27.34%     71.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          254     10.80%     81.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           98      4.17%     86.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           60      2.55%     88.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           50      2.13%     90.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           26      1.11%     91.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           22      0.94%     92.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          169      7.19%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         2352                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                501184                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              49536                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              217.672089                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               21.514263                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    1.87                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.70                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.17                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               72.53                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2302472500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         8096760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         4273170                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       26368020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       2552580                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 181318800.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    431093850                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    521123040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    1174826220                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   510.245495                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1349771750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     76700000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    876000750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         8782200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         4652670                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       29545320                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       1487700                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 181318800.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    559091340                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    413335680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    1198213710                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   520.403049                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1068371250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     76700000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1157401250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2302472500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                4527                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           799                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1960                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               3338                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              3338                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           4527                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        18489                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        18489                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   18489                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       554496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total       554496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   554496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               7865                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     7865    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 7865                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2302472500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy            13872500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           41790000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          10624                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         2759                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp               8038                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         7166                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1580                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             5144                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              3413                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             3413                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2592                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          5446                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port         3471                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port        21403                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port         3293                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port         4153                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  32320                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port       137280                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port       844992                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port       129728                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port       129472                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 1241472                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            4472                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     51136                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             15923                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.113986                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.317804                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   14108     88.60%     88.60% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    1815     11.40%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               15923                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2302472500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           18381500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           1989000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          10957500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer4.occupancy           1899998                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer5.occupancy           2331499                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         20869                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests         9418                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            1815                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         1815                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
