{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573844313226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573844313235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 18:58:33 2019 " "Processing started: Fri Nov 15 18:58:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573844313235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573844313235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DecoderParallel -c DecoderParallel " "Command: quartus_map --read_settings_files=on --write_settings_files=off DecoderParallel -c DecoderParallel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573844313235 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573844314130 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573844314130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecoderP-structure " "Found design unit 1: DecoderP-structure" {  } { { "DecoderP.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/Decoder/DecoderP.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573844324595 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecoderP " "Found entity 1: DecoderP" {  } { { "DecoderP.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/Decoder/DecoderP.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573844324595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573844324595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplelogic.vhd 10 5 " "Found 10 design units, including 5 entities, in source file simplelogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateAnd2-logicFunction " "Found design unit 1: gateAnd2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/Decoder/simpleLogic.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573844324603 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gateNand2-logicFunction " "Found design unit 2: gateNand2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/Decoder/simpleLogic.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573844324603 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 gateOr2-logicFunction " "Found design unit 3: gateOr2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/Decoder/simpleLogic.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573844324603 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 gateNor2-logicFunction " "Found design unit 4: gateNor2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/Decoder/simpleLogic.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573844324603 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 gateXor2-logicFunction " "Found design unit 5: gateXor2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/Decoder/simpleLogic.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573844324603 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateAnd2 " "Found entity 1: gateAnd2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/Decoder/simpleLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573844324603 ""} { "Info" "ISGN_ENTITY_NAME" "2 gateNand2 " "Found entity 2: gateNand2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/Decoder/simpleLogic.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573844324603 ""} { "Info" "ISGN_ENTITY_NAME" "3 gateOr2 " "Found entity 3: gateOr2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/Decoder/simpleLogic.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573844324603 ""} { "Info" "ISGN_ENTITY_NAME" "4 gateNor2 " "Found entity 4: gateNor2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/Decoder/simpleLogic.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573844324603 ""} { "Info" "ISGN_ENTITY_NAME" "5 gateXor2 " "Found entity 5: gateXor2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/Decoder/simpleLogic.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573844324603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573844324603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "validation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file validation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Validation-logFunction " "Found design unit 1: Validation-logFunction" {  } { { "Validation.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/Decoder/Validation.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573844324609 ""} { "Info" "ISGN_ENTITY_NAME" "1 Validation " "Found entity 1: Validation" {  } { { "Validation.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/Decoder/Validation.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573844324609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573844324609 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DecoderP " "Elaborating entity \"DecoderP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573844324655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXor2 gateXor2:xor0m0 " "Elaborating entity \"gateXor2\" for hierarchy \"gateXor2:xor0m0\"" {  } { { "DecoderP.vhd" "xor0m0" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/Decoder/DecoderP.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573844324783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Validation Validation:V_m0 " "Elaborating entity \"Validation\" for hierarchy \"Validation:V_m0\"" {  } { { "DecoderP.vhd" "V_m0" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/Decoder/DecoderP.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573844324836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateAnd2 Validation:V_m0\|gateAnd2:andc3c2 " "Elaborating entity \"gateAnd2\" for hierarchy \"Validation:V_m0\|gateAnd2:andc3c2\"" {  } { { "Validation.vhd" "andc3c2" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/Decoder/Validation.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573844324837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateOr2 Validation:V_m0\|gateOr2:orC1C0 " "Elaborating entity \"gateOr2\" for hierarchy \"Validation:V_m0\|gateOr2:orC1C0\"" {  } { { "Validation.vhd" "orC1C0" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/Decoder/Validation.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573844324841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateNor2 Validation:V_m0\|gateNor2:norC3C2 " "Elaborating entity \"gateNor2\" for hierarchy \"Validation:V_m0\|gateNor2:norC3C2\"" {  } { { "Validation.vhd" "norC3C2" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/Decoder/Validation.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573844324846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateNand2 Validation:V_m0\|gateNand2:nandc1c0 " "Elaborating entity \"gateNand2\" for hierarchy \"Validation:V_m0\|gateNand2:nandc1c0\"" {  } { { "Validation.vhd" "nandc1c0" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/Decoder/Validation.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573844324849 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573844325622 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573844326117 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573844326117 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573844326201 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573844326201 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573844326201 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573844326201 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573844326251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 18:58:46 2019 " "Processing ended: Fri Nov 15 18:58:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573844326251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573844326251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573844326251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573844326251 ""}
