<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Verilog::EditFiles - Split Verilog modules into separate files.</title>
    <style>
        body { font-family: monospace; margin: 20px; line-height: 1.4; }
        a { color: #0066cc; }
        pre { white-space: pre-wrap; }
    </style>
</head>
<body>
    <div id="main-content">
<section class="p-strip is-bordered">
<div class="row">
<div class="col-3 u-hide--small u-hide" id="toc">
</div>
<div id="tableWrapper">
<p id="distroAndSection"></p>

Provided by: <a href="https://launchpad.net/ubuntu/questing/+package/libverilog-perl">libverilog-perl_3.482-2_amd64</a> <br><br><pre>
</pre><h4><b>NAME</b></h4><pre>
       Verilog::EditFiles - Split Verilog modules into separate files.

</pre><h4><b>SYNOPSIS</b></h4><pre>
       See splitmodule command.

          use Verilog::EditFiles;
          my $split = Verilog::EditFiles-&gt;new
              (outdir =&gt; "processed_rtl",
               translate_synthesis =&gt; 0,
               lint_header =&gt; undef,
               celldefine =&gt; 1,
               );
          $split-&gt;read_and_split(glob("inbound_rtl/*.v"));
          $split-&gt;write_files();
          $split-&gt;edit_file(filename=&gt;"foo", cb =&gt; sub { return $_[0]; });

</pre><h4><b>DESCRIPTION</b></h4><pre>
       Verilog::EditFiles provides a easy way to split library Verilog files that contain multiple modules into
       many files with one module per file.

</pre><h4><b>FUNCTIONS</b></h4><pre>
       new (...)
           Create a new Verilog::EditFiles object.  Named parameters may be specified:

           celldefine
               If true, add "`celldefine" before every module statement.

           lint_command
               For the write_lint method, the name of the linter to use.  Defaults to "vlint --brief".

           lint_header
               If  defined,  add the provided text before every module statement.  Generally used to insert lint
               off pragmas.

           outdir
               Name of the directory to write the output modules to.  Defaults to ".".

           program
               Name of the program to add to comments.  Defaults to "Verilog::EditFiles".

           timescale_header
               If defined, add the provided text before every module  statement.   Generally  set  to  the  next
               needed to #include a timescale file.  Use with timescale_removal.

           timescale_removal
               If set, remove any `timescales.

           translate_synthesis
               If  1, replace any synopsys translate on/offs with "`ifdef SYNTHESIS" and "`endif"s.  If set to a
               string, use that string instead of "SYNTHESIS".

           v_suffix
               The suffix to add to convert a module name into a filename.  Defaults to ".v".

           verbose
               If true, print what files are being read and written.

       $self-&gt;read_and_split([filenames])
           Read from the specified filenames.

           If there is no module statement in the file, assume it is a include file,  and  when  write_files  is
           called,  place  all  of  the  file  contents  into  the output.  If there is a module statement, when
           write_files is called place all following output into a file named  based  on  the  module,  with  .v
           added.

       $self-&gt;<b>write_files()</b>
           Write all of the files created by read_and_split to the outdir.

       $self-&gt;write_lint([filename=&gt;...])
           Create a shell script that will lint every file created by write_files.  If a "filename" parameter is
           not provided, "0LINT.sh" will be written in the default outdir.

       $self-&gt;edit_file(filename=&gt;..., cb=&gt;sub{...})
           Read  a  file,  edit  it  with  the provided callback, and save it if it has changed.  The "filename"
           parameter is the filename to  read.   The  "write_filename"  parameter  is  the  filename  to  write,
           defaulting to the same name as the filename to read.  The "cb" parameter is a reference to a callback
           which  takes  the  string  of file contents and returns the string to write back.  Often the callback
           will simply perform a search and replace.

</pre><h4><b>DISTRIBUTION</b></h4><pre>
       Verilog-Perl is part of the &lt;https://www.veripool.org/&gt; free Verilog EDA software tool suite.  The latest
       version is available from CPAN and from &lt;https://www.veripool.org/verilog-perl&gt;.

       Copyright 2006-2024 by Wilson Snyder.  This package is free software;  you  can  redistribute  it  and/or
       modify  it under the terms of either the GNU Lesser General Public License Version 3 or the Perl Artistic
       License Version 2.0.

</pre><h4><b>AUTHORS</b></h4><pre>
       Wilson Snyder &lt;<a href="mailto:wsnyder@wsnyder.org">wsnyder@wsnyder.org</a>&gt;

</pre><h4><b>SEE</b> <b>ALSO</b></h4><pre>
       Verilog-Perl

perl v5.40.1                                       2025-04-20                                     <u><a href="../man3pm/EditFiles.3pm.html">EditFiles</a></u>(3pm)
</pre>
 </div>
</div></section>
</div>
</body>
</html>