<?xml version="1.0" encoding="UTF-8"?>
<messageFile name="s5pplace" fid="6112" alias="s5pplace" vendor="Lattice Semiconductor Corporation" stamp="Date and Time">
  <description text="this message file contains message for [name] package" />
  <!-- owner of this message file -->
  <owner text="owner" />
  <messages>

	<msg uid="1001" type="Warning" level="2" text="Spurious PCLK assignment\n"/>
	<msg uid="1002" type="Error" text="Unable to assign clock id to spines due to conflict.\n"/>
	<msg uid="1003" type="Error" text="ACA fails to legalize all quadrants. Use manual clock assignment.\n"/>
	<msg uid="1004" type="Error" text="Unable to complete clock assignment. Reduce clock usage or quadrant clock assignment."/>
	<msg uid="1005" type="Error" text="The following slices in one PFU have more than 2 CLK/SRs while maximum two allowed.\n"/>
	<msg uid="1006" type="Warning" level="2" text="No program string for $$s\n"/>
	<msg uid="1007" type="Error" text="$$s: bad program value '$$s' for $$s\n"/>
	<msg uid="1008" type="Warning" level="2" text="EXTREF $$s not driving DCU; placed at '$$s'\n"/>
	<msg uid="1009" type="Error" text="Invalid NC_NODE '$$s' connecting DCU and APIO site '$$s'\n"/>
	<msg uid="1010" type="Error" text="Unable to complete clock assignment.\n"/>
	<msg uid="1011" type="Error" text="Illegal USER LOCATE of clock driver '$$s' at pin '$$s' for DDR."/>
	<msg uid="1012" type="Error" text="USER LOCATE of clock driver '$$s' at an illegal pin '$$s'. Unable to reach a CIB entry point for general route clock $$s in the minimum required distance of 1 PLC.\nPlease check if the pin is a legal clock pin (e.g. dedicated clock pin, GR pin) by\n1) Opening 'Tools->Spreadsheet View' on the top\n2) Choosing 'Pin Assgnments' tab in the middle\n3) Checking 'Dual Function' column (PCLK*, GR*, etc.) for the pin\n"/>
	<msg uid="1013" type="Warning" level="2" text="Clock driver '$$s' internally placed at a non-CLKPIN '$$s'.\n"/>
	<msg uid="1014" type="Warning" level="2" text="Clock driver '$$s' is locked at a non-CLKPIN '$$s'.\n"/>
	<msg uid="1015" type="Error" text="The number of USE PRIMARY for pin driven primary clocks in preference file exceeds maximum clock pin $$d for this device that can drive primary tree without violating 1 PLC rule.\n"/>
	<msg uid="1016" type="Warning" level="2" text="Clock driver '$$s' will be placed at a non-CLKPIN.\n"/>
	<msg uid="1017" type="Error" text="Primary clock request for clock '$$s' can be assigned to a bank that does not have clock pins.\n"/>
	<msg uid="1018" type="Error" text="Unable to assign clock '$$s' to a pin due to over constraint.\n"/>
	<msg uid="1019" type="Error" text="The number of pin driven primary clocks exceeds maximum clock pin $$d for this device that can drive primary tree without violating 1 PLC rule.\n"/>
	<msg uid="1020" type="Error" text="Unable to place clock driver $$s at a site near CIB within 1 PLC distance. $$s may not be a valid source of clock.\n"/>
	<msg uid="1021" type="Error" text="Unable to locate a site near CIB at r$$dc$$d within 1 PLC distance for clock driver $$s.\n"/>
	<msg uid="1022" type="Error" text="Missing target site for clock driver $$s.\n"/>
	<msg uid="1023" type="Error" text="Unable to lock pairing PIO '$$s' of IOLOGIC '$$s' (at site '$$s')\n"/>
	<msg uid="1024" type="Error" text="Unable to lock pairing IOLOGIC '$$s' of PIO '$$s' (at site '$$s')\n"/>
	<msg uid="1025" type="Error" text="'$$s' is driving multiple clock signals (mapper error)\n"/>
	<msg uid="1026" type="Error" text="Unable to place clock driver $$s with multiple($$d) pclk outputs.\n"/>
	<msg uid="1027" type="Warning" level="2" text="DCC '$$s' has unconnected $$sput.\n"/>
	<msg uid="1028" type="Warning" level="2" text="INTERROR at L$$d-- extreme case leads to unusual 'qpclk_id' assignment failure.\n"/>
	<msg uid="1029" type="Warning" level="2" text="clock driver '$$s': related comp $$s in same group $$s is locked.\n"/>
	<msg uid="1030" type="Error" text="Unable to place clock driver $$s to CIB at [$$d $$d]\n"/>
	<msg uid="1031" type="Error" text="The number of clocks from left/right/top exceeds maximum of 44 feed lines available.\n"/>
	<msg uid="1032" type="Error" text="The number of gated clocks exceeds maximum of $$d available on $$s.\n"/>
	<msg uid="1033" type="Error" text="There are $$d pin-driven clocks for DDR, maximum of $$d allowed."/>
	<msg uid="1034" type="Error" text="'$$s' only has $$d feed lines (&lt; $$d required) and cannot use CIBs\n"/>
	<msg uid="1035" type="Error" text="The number of gated clocks using CIBs for routing exceeds maximal $$d available in device.\n"/>
	<msg uid="1036" type="Error" text="Unable to reach CIB within 1 routing segment for clock '$$s' with driver '$$s' at site '$$s/$$s'."/>
	<msg uid="1037" type="Error" text="Unable to place '$$s', driver of signal '$$s' due to over constraint or high usage.\n"/>
	<msg uid="1038" type="Error" text="Unable to assign signal '$$s' to primary clock tree."/>
	<msg uid="1039" type="Error" text="Clock input '$$s' connects to $$d DCCs, maximally 3 allowed.\n"/>
	<msg uid="1040" type="Warning" level="2" text="Clock input '$$s' connects to $$d feed lines.\n"/>
	<msg uid="1041" type="Error" text="Unable to place DDRDLL comp '$$s'\n"/>
	<msg uid="1042" type="Warning" level="2" text="ASB pin '$$s' driving multiple PCSCLKDIV sites.\n"/>
	<msg uid="1043" type="Error" text="Illegal USER LOCATE of comp '$$s' at '$$s' due to ASB connection (should be '$$s')\n"/>
	<msg uid="1044" type="Error" text="Unable to place comp '$$s' at prohibited site '$$s'.\n"/>
	<msg uid="1045" type="Error" text="Unable to place comp '$$s' at site '$$s' taken by '$$s'.\n"/>
	<msg uid="1046" type="Warning" level="2" text="PIO '$$s' located at '$$s' cannot use PLL route through; site $$s is occupied by $$s\n"/>
	<msg uid="1047" type="Error" text="$$d DQS/DDR groups located in bank $$d exceeds the maximal number of $$d allowed resource.\n"/>
	<msg uid="1048" type="Error" text="Unable to place DQSBUF comp &quot;$$s&quot;."/>
	<msg uid="1049" type="Warning" level="2" text="Initial placement of DQS strobe &quot;$$s&quot; is unsuccessful."/>
	<msg uid="1050" type="Status" text="&gt;&gt;&gt; [iter2:$$d] placed CRU PIO comp &quot;$$s&quot; on site &quot;$$s/$$s&quot;."/>
	<msg uid="1051" type="Error" text="PIO comp &quot;$$s&quot; is the DATAIN of a CRU, therefore it has to use a pad C; however it was locked on site &quot;$$s/$$s&quot;, which is a pad $$c. Fix your preference file."/>
	<msg uid="1052" type="Error" text="Unable to assign ECLK signal$$s $$s to cover I/O bank $$d."/>
	<msg uid="1053" type="Status" text="&gt;&gt;&gt; [iter:$$d, iter2:$$d] placed DQ PIO comp &quot;$$s&quot; on site &quot;$$s/$$s&quot;."/>
	<msg uid="1054" type="Warning" level="2" text="Initial placement of DQ pad &quot;$$s&quot; has failed."/>
	<msg uid="1055" type="Warning" level="2" text="The DQS bus with $$s comp &quot;$$s&quot; is not assigned yet."/>
	<msg uid="1056" type="Error" text="Failed to assign DDRDLL comps. Try manually locating all the DDRDLL comps in your design."/>
	<msg uid="1057" type="Status" text="//// [DQS pin &quot;$$s/$$s&quot;] PIO site &quot;$$s/$$s&quot; is a $$s input pin."/>
	<msg uid="1058" type="Status" text="#### [_type:$$d] DQS pin &quot;$$s/$$s&quot; will not be assigned to $$s comp &quot;$$s&quot;."/>
	<msg uid="1059" type="Status" text="**** [_type:$$d] try DQS pin &quot;$$s/$$s&quot; for $$s comp &quot;$$s&quot;."/>
	<msg uid="1060" type="Error" text="DDR assignment failed."/>
	<msg uid="1061" type="Error" text="The following GDDR interface has too many I/Os to be placed completely in any of the I/O banks and their neighboring banks covered by a cascaded ECLK. You may have to change your design."/>
	<msg uid="1062" type="Error" text="INTERROR: DSP comp $$s has been processed."/>
	<msg uid="1063" type="Error" text="DSP comp $$s appears in multiple DSP groups\n"/>
	<msg uid="1064" type="Error" text="Missing MULT loads for PRADD DSP comp '$$s'\n"/>
	<msg uid="1065" type="Error" text="Unable to place DSP comp '$$s'\n"/>
	<msg uid="1066" type="Error" text="Initial placement of DSP components failed due to insufficient DSP blocks.\n"/>
	<msg uid="1067" type="Error" text="Comp '$$s': Loop found in forming shiftchain for DSP\n"/>
	<msg uid="1068" type="Error" text="Illegal locking of DSP comps as follows.\n"/>
	<msg uid="1069" type="Error" text="Interior: DSP comp '$$s' with site=0\n"/>
	<msg uid="1070" type="Error" text="DSP comp '$$s' cannot be relatively placed. Check USER LOCATE(s) for comps in this DSP group.\n"/>
	<msg uid="1071" type="Error" text="Found $$d ECLKs in one DDR group (exceeds the limit of $$d per bank)."/>
	<msg uid="1072" type="Warning" level="2" text="!!! ECLK signal &quot;$$s&quot;: PLL driver comp &quot;$$s&quot; cannot be placed on site &quot;$$s / $$s&quot;."/>
	<msg uid="1073" type="Status" text="// DLLDEL comp &quot;$$s&quot; has to be placed on site &quot;$$s&quot; instead of &quot;$$s&quot; because the associated PIO comp &quot;$$s&quot; has been placed on site &quot;$$s/$$s&quot;."/>
	<msg uid="1074" type="Status" text="// DLLDEL comp &quot;$$s&quot; is placed on site &quot;$$s&quot;."/>
	<msg uid="1075" type="Error" text="Cannot find ECLKBRIDGECS site for ECLK bridge [$$d]."/>
	<msg uid="1076" type="Error" text="Cannot find ECLKSYNC site for ECLK bridge [$$d]."/>
	<msg uid="1077" type="Status" text="// ECLKSYNC comp &quot;$$s&quot; is placed on site &quot;$$s&quot;."/>
	<msg uid="1078" type="Status" text="// CLKDIV comp &quot;$$s&quot; is placed on site &quot;$$s&quot;."/>
	<msg uid="1079" type="Status" text=""/>
	<msg uid="1080" type="Status" text="## ECLK candidate signal: &quot;$$s\"/>
	<msg uid="1081" type="Error" text="Found $$d ECLKs in one GDDR group (exceeds the limit of $$d per bank)."/>
	<msg uid="1082" type="Status" text="## canplace_b2eclk(): bridge_idx=$$d is not available because ECLKBRIDGECS site &quot;$$s&quot; is occupied by comp &quot;$$s&quot;."/>
	<msg uid="1083" type="Status" text="## canplace_b2eclk(): bridge_idx=$$d is not available because ECLKSYNC site &quot;$$s&quot; is occupied by comp &quot;$$s&quot;."/>
	<msg uid="1084" type="Status" text="## can_use_bridge() - ECLK &quot;$$s&quot;: ECLK bridge $$d cannot be used because ECLK chain was locked to a different ECLK bridge."/>
	<msg uid="1085" type="Status" text="## can_use_bridge() - ECLK &quot;$$s&quot;: ECLK bridge $$d cannot be used because its output signal is &quot;$$s&quot;, instead of ECLK chain's &quot;$$s&quot;."/>
	<msg uid="1086" type="Status" text="## ECLK bridge candidate signal: &quot;$$s\."/>
	<msg uid="1087" type="Status" text="// # of bridges assignment: $$d."/>
	<msg uid="1088" type="Status" text="// eclk_sig=&quot;$$s&quot; =&gt; eclk_idx=$$d."/>
	<msg uid="1089" type="Status" text="//   + b_idx=$$d, b_inp_idx=$$d."/>
	<msg uid="1090" type="Status" text="//   + drv_comp=&quot;$$s.$$s&quot; =&gt; drv_site=&quot;$$s&quot;, drv_idx=$$d."/>
	<msg uid="1091" type="Status" text="*** Failed to assign ECLK signal &quot;$$s&quot; =&gt; ECLK bridge &quot;$$d&quot;: $$d out of $$d inputs assigned, rolling back last $$d assignments. ***"/>
	<msg uid="1092" type="Status" text="*** Assignment of ECLK signal &quot;$$s&quot; ==&gt; ECLK bridge &quot;$$d&quot; is successful. *** "/>
	<msg uid="1093" type="Error" text="Failed to assign ECLK bridge signal &quot;$$s&quot;."/>
	<msg uid="1094" type="Error" text="A generic DDR interface has been locked to bank(s) $$s, which are not neighbors; therefore, the interface cannot be covered by an ECLK signal per device architecture."/>
	<msg uid="1095" type="Error" text="Unable to find a valid range for PIO comp &quot;$$s&quot;."/>
	<msg uid="1096" type="Error" text="PIO comp &quot;$$s&quot; (generic DDR IOLOGIC comp &quot;$$s&quot;, driven by edge clock &quot;$$s&quot;) cannot be placed."/>
	<msg uid="1097" type="Error" text="PIO site &quot;$$s / $$s&quot; cannot be used as a DQS pin."/>
	<msg uid="1098" type="Error" text="DQFBUF site &quot;$$s&quot; cannot be used for any DDR group."/>
	<msg uid="1099" type="Error" text="PIO site &quot;$$s/$$s&quot; is not a DQS pin."/>
	<msg uid="1100" type="Error" text="DQS data pad &quot;$$s&quot; uses site &quot;$$s/$$s&quot;, which is out of range."/>
	<msg uid="1101" type="Error" text="LVDSO comp &quot;$$s&quot; should be placed on site &quot;$$s&quot;; however, it was placed on &quot;$$s&quot; instead, which is incorrect."/>
	<msg uid="1102" type="Error" text="LVDSO comp &quot;$$s&quot; should be placed on site &quot;$$s&quot;; however, this site was occupied by another LVDSO comp &quot;$$s&quot;."/>
	<msg uid="1103" type="Error" text="LVDSO comp &quot;$$s&quot; should be placed on site &quot;$$s&quot;; however, this site was prohibited."/>
	<msg uid="1104" type="Status" text="// LVDSO comp &quot;$$s&quot; is placed on site &quot;$$s&quot;."/>
	<msg uid="1105" type="Error" text="PUSL comp &quot;$$s&quot; should be placed on site &quot;$$s&quot;; however, it was placed on &quot;$$s&quot; instead, which is incorrect."/>
	<msg uid="1106" type="Error" text="PUSL comp &quot;$$s&quot; should be placed on site &quot;$$s&quot;; however, this site was occupied by another PUSL comp &quot;$$s&quot;."/>
	<msg uid="1107" type="Error" text="PUSL comp &quot;$$s&quot; should be placed on site &quot;$$s&quot;; however, this site was prohibited."/>
	<msg uid="1108" type="Status" text="// PUSL comp &quot;$$s&quot; is placed on site &quot;$$s&quot;."/>
	<msg uid="1109" type="Warning" level="2" text="No SysConfig preference found in the user preference file."/>
	<msg uid="1110" type="Error" text="SysConfig preference &quot;$$s=$$s&quot; is incorrect."/>
	<msg uid="1111" type="Error" text="SysConfig setting &quot;$$s=$$s&quot; is not supported yet; therefore, it will be ignored."/>
	<msg uid="1112" type="Error" text="PKT file error: PIO site &quot;$$s&quot; does not exist."/>
	<msg uid="1113" type="Status" text="// SysConfig pin &quot;$$s&quot; : site &quot;$$s/$$s&quot;."/>
	<msg uid="1114" type="Error" text="Illegal pin locking found at SysConfig pin &quot;$$s/$$s&quot; per SysConfig setting &quot;$$s=$$s&quot; (assigned to PIO comp &quot;$$s&quot;)."/>
	<msg uid="1115" type="Error" text="Conflict on pin &quot;$$s/$$s&quot;: Cannot be assigned as an I/O due to SysConfig setting &quot;$$s=$$s&quot;."/>
	<msg uid="1116" type="Warning" level="2" text="The PIO comp &quot;$$s&quot; has been assigned to pin &quot;$$s/$$s&quot;, which is a dual function SysConfig pin. This pin will be used during the configuration of the device based on the selected SysConfig setting &quot;$$s=$$s&quot;. It can be used for logic after configuration. External logic may be needed to avoid contention on this pin."/>
	<msg uid="1117" type="Status" text="&gt;&gt;&gt;&gt; SysConfig bank $$d: I/O voltage set to $$s."/>
	<msg uid="1118" type="Status" text="&gt;&gt;&gt;&gt; SysConfig pin for &quot;$$s=$$s&quot;: PIO site &quot;$$s/$$s&quot;$$s."/>
	<msg uid="1119" type="Error" text="This design requires at least $$d pins to be placed, but only $$d pins are available."/>
	<msg uid="1120" type="Status" text="  +- # of pins needed for user I/Os: $$d"/>
	<msg uid="1121" type="Status" text="  +- # of Vref pins needed: $$d"/>
	<msg uid="1122" type="Status" text="  +- # of SysConfig pins: $$d"/>
	<msg uid="1123" type="Status" text="     -+ # of SysConfig pins shared with user I/Os: $$d"/>
	<msg uid="1124" type="Status" text="  -- # of prohibited pins: $$d"/>
	<msg uid="1125" type="Error" text="There is no enough PLL sites available for this design: # of PLL comps=$$d, # of PLL sites=$$d."/>
	<msg uid="1126" type="Error" text="PLL comp &quot;$$s&quot; was placed on site &quot;$$s&quot;; however the corresponding PLLREFCS site is unavailable."/>
	<msg uid="1127" type="Error" text="It is impossible to place PLL comp &quot;$$s&quot; because its CLKI and CLKFB input signals have conflicting quadrant clock requirements in the user preferences. Change your preferences."/>
	<msg uid="1128" type="Error" text="[$$d/$$d] Couldn't find any PLL site to place PLL comp &quot;$$s&quot;, allowed quadrant$$s &quot;$$s&quot; (probably because the PLL sites in the desired quadrants haven already been occupied, or the quadrant clock preferences of its CLKI/CLKFB input signals are too restrictive, that no PLL sites are in the allowed quadrants)."/>
	<msg uid="1129" type="Error" text="[$$d/$$d/$$d] Couldn't place PLL comp &quot;$$s&quot; (its $$s input signal &quot;$$s&quot; requires the PLL comp to be placed in quadrant$$s &quot;$$s&quot;)."/>
	<msg uid="1130" type="Warning" level="2" text="According to the connectivity, it is better to place PLL comp &quot;$$s&quot; on $$s &quot;$$s&quot;; however, $$s $$s $$s been occupied or prohibited."/>
	<msg uid="1131" type="Warning" level="2" text="According to the connectivity, it is better to place PLL comp &quot;$$s&quot; on site$$s &quot;$$s&quot;; however, this site has been occupied or prohibited."/>
	<msg uid="1132" type="Warning" level="2" text="According to the connectivity, it is better to place PLLREFCS comp &quot;$$s&quot; on $$s &quot;$$s&quot;; however, $$s $$s $$s been occupied or prohibited."/>
	<msg uid="1133" type="Error" text="There is no enough PLLREFCS sites available for this design: # of PLLREFCS comps=$$d, # of PLLREFCS sites=$$d."/>
	<msg uid="1134" type="Warning" level="2" text="According to the connectivity, it is better to place PLLREFCS comp &quot;$$s&quot; on site &quot;$$s&quot;; however, this site has been occupied or prohibited."/>
	<msg uid="1135" type="Warning" level="2" text="&quot;USE SECONDARY&quot; syntax for signal &quot;$$s&quot; in preference is not available for this architecture.\n"/>
	<msg uid="1136" type="Warning" level="2" text="&quot;PROHIBIT SECONDARY&quot; syntax for signal &quot;$$s&quot; in preference is not available for this architecture.\n"/>
	<msg uid="1137" type="Warning" level="2" text="The following $$d data signal$$s $$s to use primary clock resource$$s:\n"/>
	<msg uid="1138" type="Error" text="(clk) Unable to assign system clock '$$s' to clock tree, design might fail to route.\n"/>
	<msg uid="1139" type="Warning" level="2" text="Unable to open file '$$s', proceed with auto clock feature disabled.\n"/>
	<msg uid="1140" type="Warning" level="2" text="q$$d QUADRANT_$$s overflow(=$$d), must be manually corrected by user\n"/>
	<msg uid="1141" type="Error" text="Quadrants $$s has $$d CEs; maximum of $$d CEs are allowed per quadrant.\n"/>
	<msg uid="1142" type="Error" text="Quadrants $$s has $$d SRs; maximum of $$d SRs are allowed per quadrant.\n"/>
	<msg uid="1143" type="Error" text="signals '$$s' and '$$s' driving same load cannot have disjoint quadrant assignment."/>
	<msg uid="1144" type="Error" text="Quadrants $$s and $$s do not have have sufficient resource. Check the following usage :\n"/>
	<msg uid="1145" type="Error" text="The number of driven primary clocks exceeds maximum $$d CIBs available.\n"/>
	<msg uid="1146" type="Error" text="The number of pin and CIB driven primary clocks exceeds maximum $$d ($$d CIBs and $$d CLKPINs) available for this device.\n"/>
	<msg uid="1147" type="Error" text="Pin driven clock '$$s' cannot use general routing if PROHIBIT PRIMARY statement is used. PROHIBIT can only be used for gated (slice) driven clock.\n"/>
	<msg uid="1148" type="Error" text="Clock '$$s' driven by '$$s' cannot use general routing if PROHIBIT PRIMARY statement is used. PROHIBIT can only be used for gated (slice) driven clock.\n"/>
	<msg uid="1149" type="Error" text="Clock '$$s' using general routing has unsupported comp '$$s'. PAR is unable to guarantee 1 PLC clock constraint.\n"/>
	<msg uid="1150" type="Error" text="User prohibit clock '$$s' cannot have more than $$d SLICE loads.\n"/>
	<msg uid="1151" type="Warning" level="2" text="Clock '$$s' using general routing might not meet one routing segment constraint due to $$s SLICE '$$s'.\n"/>
	<msg uid="1152" type="Error" text="Illegal locking of clock driver $$s at $$s\n"/>
	<msg uid="1153" type="Warning" level="2" text="* L$$d unable to legalize $$s\n"/>
	<msg uid="1154" type="Error" text="PROHIBITed clock net '$$s' connects to comps in different PGROUPs '$$s' and '$$s'.\n"/>
	<msg uid="1155" type="Error" text="PROHIBIT NET '$$s': unable to resolve overcomplicated case--  comp '$$s' in '$$s'.\n"/>
	<msg uid="1156" type="Warning" level="2" text="Missing WDO to WD connection for RAM comp '$$s'.\n"/>
	<msg uid="1157" type="Warning" level="2" text="GR_PIN '$$s' in .pkt does not reach any clock CIB within one routing segment.\n"/>
	<msg uid="1158" type="Warning" text="'$$s' drives multiple clock signals.\n"/>
	<msg uid="1159" type="Error" text="Number of pin-driven and gated clocks exceeds maximum of $$d available on $$s.\n"/>
	<msg uid="1160" type="Error" text="DQS group '$$s' requires $$d I/Os. Only a maximum of 14 are allowed.\n"/>
	<msg uid="1161" type="Error" text="Unable to place driver '$$s' of clock '$$s'. $$s.\n"/>
	<msg uid="1162" type="Error" text="DCU '$$s' cannot be locked at site '$$s' due to unbonded I/Os.\n"/>
	<msg uid="1163" type="Status" text="Edge Clocks:\n"/>
	<msg uid="1164" type="Status" text="  No edge clock selected.\n"/>
	<msg uid="1165" type="Status" text="  Total $$d edge clock$$s selected.\n"/>
	<msg uid="1166" type="Warning" text="CLKDIV assignment is removed for '$$s' and may not match the user locate.\n"/>
	<msg uid="1167" type="Error" text="Illegal locking of DSP comp $$s at $$s; DSP group is out of chip boundary.\n"/>
	<msg uid="1168" type="Error" text="Failed to place ECLKBRIDGECS component $$s, due to conflict with one or more LOCATE assignment(s).\n"/>
	<msg uid="1169" type="Error" text="Failed to place edge clock $$s, due to conflict with one or more LOCATE assignment(s).\n"/>
	<msg uid="1170" type="Error" text="PLL component $$s cannot be placed at assigned location $$s, due to one or more conflict(s) found during CLKI pin placement.\n"/>
	<msg uid="1171" type="Error" text="DLLDEL component $$s cannot be placed at assigned location $$s, due to one or more conflict(s) found during input pin placement.\n"/>
	<msg uid="1172" type="Error" text="I/O $$s cannot be placed at assigned location $$s. This location cannot be used to drive a component of type DLLDEL.\n"/>
	<msg uid="1173" type="Warning" text="Edge clock $$s is not driven by an ECLKSYNC component.\n"/>
	<msg uid="1174" type="Warning" text="Edge clock input $$s is located at a non-CLKPIN $$s.\n"/>
	<msg uid="1175" type="Error" text="CLKDIV component $$s cannot be placed at assigned location $$s, due to conflict found during ECLKBRIDGE placement.\n"/>
	<msg uid="1176" type="Error" text="Unable to place DCU '$$s'.\n"/>
	<msg uid="1177" type="Error" text="Number of floating DQS groups ($$d) exceeds maximum of $$d available on device.\n"/>
	<msg uid="1178" type="Error" text="Illegal locking of DSP comps. MULT18 component '$$s' output P is connected to MA/MB input of ALU54 component '$$s'. They must be placed in the same DSP slice.\n"/>
	<msg uid="1179" type="Error" text="Illegal locking of DSP comps. MULT18 component '$$s' output P is connected to C input of ALU54 component '$$s'. They cannot be placed in the same DSP slice.\n"/>
	<msg uid="1180" type="Error" text="$$s DDR placement failed.\n"/>
	<msg uid="1181" type="Warning" level="2" text="Missing VCCIO pin for DQS group '$$s'..etc"/>
	<msg uid="1182" type="Error" text="Background Reconfiguration function cannot support Distributed RAM block, please refer to TN1184(ECP3 and ECP5 SED) and TN1260(ECP5 sysCONFIG Usage Guide)."/>
	<msg uid="1183" type="Error" text="Cannot create DDR UVCCIO pin '$$s' on PIO site $$s/$$s."/>
	<msg uid="1184" type="Error" text="ECLK driver '$$s' locked at '$$s' is at wrong side."/>
	<msg uid="1185" type="Error" text="Illegal locking of pin '$$s' at $$s."/>
	<msg uid="1186" type="Warning" text="Unable to assign BANK_VCCIO to all IO banks; I/O placement might fail."/>
	<msg uid="1187" type="Warning" text="EBR/Distributed RAM is not using global clock. To avoid potential memory content corruption, it is recommended either to stop all activities before entering SLEEP mode or use global clock."/>
	<msg uid="1188" type="Warning" level="2" text="&quot;PROHIBIT EDGE&quot; syntax for signal &quot;$$s&quot; in preference is not available for this architecture.\n"/>
	<msg uid="1189" type="Error" text="This design has PIOs of IO_TYPE_DIR [$$s] with $$d different VCCIOs [$$s], but there $$s only $$d LVDS Bank(s) [$$s] available. Please check the I/O placement constraints / legal combination table / package I/O availability.\n"/>
	<msg uid="1190" type="Error" text="Unable to place $$d pin-driven clocks ($$d PCLKs + $$d ECLKs), maximally $$d allowd.\n"/>
	<msg uid="1191" type="Warning" text="Unable to honor driver '$$s' of clock signal '$$s' in PGROUP due to 1-PLC constraint.\n"/>
	<msg uid="1192" type="Warning" text="ECLK driver '$$s' has unsupported type '$$s'.\n"/>

	</messages>
</messageFile>
