#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon May  2 11:09:44 2022
# Process ID: 78564
# Current directory: D:/CodeTry/CODExperiment/Lab5/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent86852 D:\CodeTry\CODExperiment\Lab5\project_1\project_1.xpr
# Log file: D:/CodeTry/CODExperiment/Lab5/project_1/vivado.log
# Journal file: D:/CodeTry/CODExperiment/Lab5/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CodeTry/CODExperiment/Lab5/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'D:/CodeTry/CODExperiment/Lab4/project_1' since last save.
WARNING: [Project 1-312] File not found as 'D:/CodeTry/CODExperiment/Lab5/PDU-v0.1_0410.v'; using path 'D:/CodeTry/CODExperiment/Lab4/PDU-v0.1_0410.v' instead.
WARNING: [Project 1-312] File not found as 'D:/CodeTry/CODExperiment/Lab5/cpuSort.v'; using path 'D:/CodeTry/CODExperiment/Lab4/cpuSort.v' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'D:/CodeTry/CODExperiment/Lab5/PDU-v0.1_0410.v'; using path 'D:/CodeTry/CODExperiment/Lab4/PDU-v0.1_0410.v' instead.
WARNING: [Project 1-312] File not found as 'D:/CodeTry/CODExperiment/Lab5/cpuSort.v'; using path 'D:/CodeTry/CODExperiment/Lab4/cpuSort.v' instead.
WARNING: [Project 1-312] File not found as 'D:/CodeTry/CODExperiment/Lab5/PDU-v0.1_0410.v'; using path 'D:/CodeTry/CODExperiment/Lab4/PDU-v0.1_0410.v' instead.
WARNING: [Project 1-312] File not found as 'D:/CodeTry/CODExperiment/Lab5/cpuSort.v'; using path 'D:/CodeTry/CODExperiment/Lab4/cpuSort.v' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/CodeTry/CODExperiment/Lab4/cpuSort.v] -no_script -reset -force -quiet
remove_files  D:/CodeTry/CODExperiment/Lab4/cpuSort.v
remove_files  D:/CodeTry/CODExperiment/Lab4/cpuSort.v
WARNING: [Vivado 12-818] No files matched 'D:/CodeTry/CODExperiment/Lab4/cpuSort.v'
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
set_property -dict [list CONFIG.coefficient_file {D:/CodeTry/CODExperiment/Lab5/coe/testWithoutHazard.coe}] [get_ips InstMem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CodeTry/CODExperiment/Lab5/coe/testWithoutHazard.coe' provided. It will be converted relative to IP Instance files '../../../../../coe/testWithoutHazard.coe'
generate_target all [get_files  D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'InstMem'...
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 6 InstMem_synth_1
[Mon May  2 11:14:46 2022] Launched InstMem_synth_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/InstMem_synth_1/runme.log
export_simulation -of_objects [get_files D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/CodeTry/CODExperiment/Lab5/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/CodeTry/CODExperiment/Lab5/project_1/project_1.ip_user_files -ipstatic_source_dir D:/CodeTry/CODExperiment/Lab5/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CodeTry/CODExperiment/Lab5/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/CodeTry/CODExperiment/Lab5/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/CodeTry/CODExperiment/Lab5/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/CodeTry/CODExperiment/Lab5/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files D:/CodeTry/CODExperiment/Lab4/PDU-v0.1_0410.v] -no_script -reset -force -quiet
remove_files  D:/CodeTry/CODExperiment/Lab4/PDU-v0.1_0410.v
remove_files  D:/CodeTry/CODExperiment/Lab4/PDU-v0.1_0410.v
WARNING: [Vivado 12-818] No files matched 'D:/CodeTry/CODExperiment/Lab4/PDU-v0.1_0410.v'
add_files -norecurse D:/CodeTry/CODExperiment/Lab5/pdu-v1.1.v
set_property top CPUDownload [current_fileset]
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/InstMemoryTest.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sim_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/Data_Mem_DualPorts/sim/Data_Mem_DualPorts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem_DualPorts
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMemoryTest/sim/InstMemoryTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemoryTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/cpuDownload.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUDownload
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/register_32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/pdu-v1.1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: CPUDownload
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1231.832 ; gain = 172.309
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPUDownload' [D:/CodeTry/CODExperiment/Lab5/cpuDownload.v:1]
INFO: [Synth 8-6157] synthesizing module 'pdu' [D:/CodeTry/CODExperiment/Lab5/pdu-v1.1.v:1]
	Parameter STOP bound to: 2'b00 
	Parameter STEP bound to: 2'b01 
	Parameter RUN bound to: 2'b10 
INFO: [Synth 8-226] default block is never used [D:/CodeTry/CODExperiment/Lab5/pdu-v1.1.v:407]
INFO: [Synth 8-226] default block is never used [D:/CodeTry/CODExperiment/Lab5/pdu-v1.1.v:446]
WARNING: [Synth 8-5788] Register x_db_r_reg in module pdu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CodeTry/CODExperiment/Lab5/pdu-v1.1.v:132]
WARNING: [Synth 8-5788] Register x_db_1r_reg in module pdu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CodeTry/CODExperiment/Lab5/pdu-v1.1.v:133]
WARNING: [Synth 8-5788] Register btn_db_r_reg in module pdu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CodeTry/CODExperiment/Lab5/pdu-v1.1.v:165]
WARNING: [Synth 8-5788] Register btn_db_1r_reg in module pdu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CodeTry/CODExperiment/Lab5/pdu-v1.1.v:89]
WARNING: [Synth 8-5788] Register swx_data_r_reg in module pdu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CodeTry/CODExperiment/Lab5/pdu-v1.1.v:355]
INFO: [Synth 8-6155] done synthesizing module 'pdu' (1#1) [D:/CodeTry/CODExperiment/Lab5/pdu-v1.1.v:1]
INFO: [Synth 8-6157] synthesizing module 'cpu' [D:/CodeTry/CODExperiment/Lab5/cpu.v:1]
INFO: [Synth 8-6157] synthesizing module 'ImmGen' [D:/CodeTry/CODExperiment/Lab5/ImmGen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ImmGen' (2#1) [D:/CodeTry/CODExperiment/Lab5/ImmGen.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/CodeTry/CODExperiment/Lab5/ALU.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/CodeTry/CODExperiment/Lab5/ALU.v:14]
INFO: [Synth 8-6155] done synthesizing module 'alu' (3#1) [D:/CodeTry/CODExperiment/Lab5/ALU.v:1]
WARNING: [Synth 8-689] width (4) of port connection 's' does not match port width (3) of module 'alu' [D:/CodeTry/CODExperiment/Lab5/cpu.v:236]
INFO: [Synth 8-6157] synthesizing module 'InstMem' [D:/CodeTry/CODExperiment/Lab5/project_1/.Xil/Vivado-78564-Yun/realtime/InstMem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'InstMem' (4#1) [D:/CodeTry/CODExperiment/Lab5/project_1/.Xil/Vivado-78564-Yun/realtime/InstMem_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'a' does not match port width (8) of module 'InstMem' [D:/CodeTry/CODExperiment/Lab5/cpu.v:237]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/CodeTry/CODExperiment/Lab5/register_32_32.v:1]
	Parameter AW bound to: 5 - type: integer 
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file' (5#1) [D:/CodeTry/CODExperiment/Lab5/register_32_32.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'wa' does not match port width (5) of module 'register_file' [D:/CodeTry/CODExperiment/Lab5/cpu.v:238]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [D:/CodeTry/CODExperiment/Lab5/project_1/.Xil/Vivado-78564-Yun/realtime/DataMem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (6#1) [D:/CodeTry/CODExperiment/Lab5/project_1/.Xil/Vivado-78564-Yun/realtime/DataMem_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'a' does not match port width (8) of module 'DataMem' [D:/CodeTry/CODExperiment/Lab5/cpu.v:243]
WARNING: [Synth 8-6014] Unused sequential element PCD_r_reg was removed.  [D:/CodeTry/CODExperiment/Lab5/cpu.v:51]
WARNING: [Synth 8-6014] Unused sequential element PCE_r_reg was removed.  [D:/CodeTry/CODExperiment/Lab5/cpu.v:53]
WARNING: [Synth 8-6014] Unused sequential element MDR_r_reg was removed.  [D:/CodeTry/CODExperiment/Lab5/cpu.v:61]
WARNING: [Synth 8-6014] Unused sequential element IR_MEM_r_reg was removed.  [D:/CodeTry/CODExperiment/Lab5/cpu.v:66]
WARNING: [Synth 8-6014] Unused sequential element IR_WB_r_reg was removed.  [D:/CodeTry/CODExperiment/Lab5/cpu.v:67]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [D:/CodeTry/CODExperiment/Lab5/cpu.v:231]
WARNING: [Synth 8-5788] Register ALUOp_r_reg in module cpu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CodeTry/CODExperiment/Lab5/cpu.v:105]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (7#1) [D:/CodeTry/CODExperiment/Lab5/cpu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CPUDownload' (8#1) [D:/CodeTry/CODExperiment/Lab5/cpuDownload.v:1]
WARNING: [Synth 8-3331] design ImmGen has unconnected port Ins[19]
WARNING: [Synth 8-3331] design ImmGen has unconnected port Ins[18]
WARNING: [Synth 8-3331] design ImmGen has unconnected port Ins[17]
WARNING: [Synth 8-3331] design ImmGen has unconnected port Ins[16]
WARNING: [Synth 8-3331] design ImmGen has unconnected port Ins[15]
WARNING: [Synth 8-3331] design ImmGen has unconnected port Ins[14]
WARNING: [Synth 8-3331] design ImmGen has unconnected port Ins[13]
WARNING: [Synth 8-3331] design ImmGen has unconnected port Ins[12]
WARNING: [Synth 8-3331] design ImmGen has unconnected port Ins[1]
WARNING: [Synth 8-3331] design ImmGen has unconnected port Ins[0]
WARNING: [Synth 8-3331] design cpu has unconnected port chk_addr[11]
WARNING: [Synth 8-3331] design cpu has unconnected port chk_addr[10]
WARNING: [Synth 8-3331] design cpu has unconnected port chk_addr[9]
WARNING: [Synth 8-3331] design cpu has unconnected port chk_addr[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1278.582 ; gain = 219.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1278.582 ; gain = 219.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1278.582 ; gain = 219.059
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.dcp' for cell 'cpu/InstMem'
INFO: [Project 1-454] Reading design checkpoint 'd:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/DataMem/DataMem.dcp' for cell 'cpu/DataMem'
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/CodeTry/CODExperiment/Lab5/Nexys4DDR.xdc]
Finished Parsing XDC File [D:/CodeTry/CODExperiment/Lab5/Nexys4DDR.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1438.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 64 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1464.273 ; gain = 404.750
28 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1464.273 ; gain = 508.234
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/DataMem/DataMem.dcp' for cell 'cpu2/DataMem'
INFO: [Project 1-454] Reading design checkpoint 'd:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMemoryTest/InstMemoryTest.dcp' for cell 'cpu2/InstMem'
INFO: [Netlist 29-17] Analyzing 553 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/CodeTry/CODExperiment/Lab5/Nexys4DDR.xdc]
Finished Parsing XDC File [D:/CodeTry/CODExperiment/Lab5/Nexys4DDR.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1468.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 64 instances

report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
close_design
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v w ]
add_files -fileset sim_1 D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v
export_ip_user_files -of_objects  [get_files D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/Sim.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/Sim.v
remove_files  -fileset sim_1 D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/Sim.v
WARNING: [Vivado 12-818] No files matched 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/Sim.v'
set_property top test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/InstMemoryTest.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto e054a24c6f094f6aa22a2c85a526433d --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e054a24c6f094f6aa22a2c85a526433d --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 's' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:270]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:271]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:272]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:277]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.register_file
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May  2 11:27:20 2022. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon May  2 11:27:20 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2141.645 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 2141.645 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2141.645 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/InstMemoryTest.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/Data_Mem_DualPorts/sim/Data_Mem_DualPorts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem_DualPorts
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMemoryTest/sim/InstMemoryTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemoryTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/cpuDownload.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUDownload
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/register_32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/pdu-v1.1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'io_we' is not permitted [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:283]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'io_rd' is not permitted [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:284]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'io_addr' is not permitted [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:285]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'io_dout' is not permitted [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:286]
ERROR: [VRFC 10-2865] module 'test' ignored due to previous errors [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/InstMemoryTest.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/Data_Mem_DualPorts/sim/Data_Mem_DualPorts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem_DualPorts
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMemoryTest/sim/InstMemoryTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemoryTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/cpuDownload.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUDownload
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/register_32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/pdu-v1.1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto e054a24c6f094f6aa22a2c85a526433d --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e054a24c6f094f6aa22a2c85a526433d --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 's' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:271]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:273]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:278]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.register_file
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2141.645 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {D:/CodeTry/CODExperiment/Lab5/coe/data.coe}] [get_ips DataMem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CodeTry/CODExperiment/Lab5/coe/data.coe' provided. It will be converted relative to IP Instance files '../../../../../coe/data.coe'
generate_target all [get_files  D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/DataMem/DataMem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'DataMem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DataMem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'DataMem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'DataMem'...
catch { config_ip_cache -export [get_ips -all DataMem] }
export_ip_user_files -of_objects [get_files D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/DataMem/DataMem.xci] -no_script -sync -force -quiet
reset_run DataMem_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/DataMem_synth_1

launch_runs -jobs 6 DataMem_synth_1
[Mon May  2 11:34:38 2022] Launched DataMem_synth_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/DataMem_synth_1/runme.log
export_simulation -of_objects [get_files D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/DataMem/DataMem.xci] -directory D:/CodeTry/CODExperiment/Lab5/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/CodeTry/CODExperiment/Lab5/project_1/project_1.ip_user_files -ipstatic_source_dir D:/CodeTry/CODExperiment/Lab5/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CodeTry/CODExperiment/Lab5/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/CodeTry/CODExperiment/Lab5/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/CodeTry/CODExperiment/Lab5/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/CodeTry/CODExperiment/Lab5/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/InstMemoryTest.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/Data_Mem_DualPorts/sim/Data_Mem_DualPorts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem_DualPorts
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMemoryTest/sim/InstMemoryTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemoryTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/cpuDownload.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUDownload
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/register_32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/pdu-v1.1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto e054a24c6f094f6aa22a2c85a526433d --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e054a24c6f094f6aa22a2c85a526433d --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 's' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:271]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:273]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:278]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.register_file
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2141.645 ; gain = 0.000
close_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Simtcl 6-16] Simulation closed
INFO: [Common 17-344] 'close_sim' was cancelled
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon May  2 11:38:43 2022] Launched synth_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/synth_1/runme.log
[Mon May  2 11:38:43 2022] Launched impl_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF974A
set_property PROGRAM.FILE {D:\CodeTry\CODExperiment\Lab4\bits\CPUSort.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CodeTry/CODExperiment/Lab4/bits/CPUSort.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon May  2 11:52:49 2022] Launched synth_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/synth_1/runme.log
[Mon May  2 11:52:49 2022] Launched impl_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/impl_1/CPUDownload.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon May  2 12:06:04 2022] Launched synth_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/synth_1/runme.log
[Mon May  2 12:06:04 2022] Launched impl_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/impl_1/CPUDownload.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon May  2 12:25:37 2022] Launched synth_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/synth_1/runme.log
[Mon May  2 12:25:37 2022] Launched impl_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/impl_1/CPUDownload.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon May  2 12:31:44 2022] Launched synth_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/synth_1/runme.log
[Mon May  2 12:31:44 2022] Launched impl_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/impl_1/CPUDownload.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon May  2 12:35:21 2022] Launched synth_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/synth_1/runme.log
[Mon May  2 12:35:21 2022] Launched impl_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/impl_1/CPUDownload.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon May  2 12:44:54 2022] Launched synth_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/synth_1/runme.log
[Mon May  2 12:44:54 2022] Launched impl_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292ABF974A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF974A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/impl_1/CPUDownload.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/InstMemoryTest.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/Data_Mem_DualPorts/sim/Data_Mem_DualPorts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem_DualPorts
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMemoryTest/sim/InstMemoryTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemoryTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/cpuDownload.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUDownload
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/register_32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/pdu-v1.1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto e054a24c6f094f6aa22a2c85a526433d --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e054a24c6f094f6aa22a2c85a526433d --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 's' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:271]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:273]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:278]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.register_file
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3084.324 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/InstMemoryTest.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/Data_Mem_DualPorts/sim/Data_Mem_DualPorts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem_DualPorts
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMemoryTest/sim/InstMemoryTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemoryTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/cpuDownload.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUDownload
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/register_32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/pdu-v1.1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto e054a24c6f094f6aa22a2c85a526433d --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e054a24c6f094f6aa22a2c85a526433d --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 's' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:271]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:273]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:278]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.register_file
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3100.949 ; gain = 2.273
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/InstMemoryTest.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/Data_Mem_DualPorts/sim/Data_Mem_DualPorts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem_DualPorts
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMemoryTest/sim/InstMemoryTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemoryTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/cpu.v:192]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/cpu.v:195]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/cpuDownload.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUDownload
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/register_32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/pdu-v1.1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto e054a24c6f094f6aa22a2c85a526433d --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e054a24c6f094f6aa22a2c85a526433d --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 's' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:271]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:273]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:278]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.register_file
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3121.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/InstMemoryTest.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/Data_Mem_DualPorts/sim/Data_Mem_DualPorts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem_DualPorts
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMemoryTest/sim/InstMemoryTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemoryTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/cpu.v:192]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/cpu.v:195]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/cpuDownload.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUDownload
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/register_32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/pdu-v1.1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:226]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:229]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto e054a24c6f094f6aa22a2c85a526433d --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e054a24c6f094f6aa22a2c85a526433d --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 's' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:271]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:273]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:278]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.register_file
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3121.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/InstMemoryTest.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/Data_Mem_DualPorts/sim/Data_Mem_DualPorts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem_DualPorts
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMemoryTest/sim/InstMemoryTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemoryTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/cpu.v:192]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/cpu.v:195]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/cpuDownload.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUDownload
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/register_32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/pdu-v1.1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:226]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:229]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto e054a24c6f094f6aa22a2c85a526433d --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e054a24c6f094f6aa22a2c85a526433d --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 's' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:271]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:273]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:278]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.register_file
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3121.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project D:/CodeTry/CODExperiment/Lab5/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
set_property -dict [list CONFIG.coefficient_file {D:/CodeTry/CODExperiment/Lab5/coe/testWithoutHazard.coe}] [get_ips InstMemoryTest]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CodeTry/CODExperiment/Lab5/coe/testWithoutHazard.coe' provided. It will be converted relative to IP Instance files '../../../../../coe/testWithoutHazard.coe'
generate_target all [get_files  D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMemoryTest/InstMemoryTest.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'InstMemoryTest'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'InstMemoryTest'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'InstMemoryTest'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'InstMemoryTest'...
catch { config_ip_cache -export [get_ips -all InstMemoryTest] }
export_ip_user_files -of_objects [get_files D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMemoryTest/InstMemoryTest.xci] -no_script -sync -force -quiet
reset_run InstMemoryTest_synth_1
launch_runs -jobs 12 InstMemoryTest_synth_1
[Mon May  2 15:20:54 2022] Launched InstMemoryTest_synth_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/InstMemoryTest_synth_1/runme.log
export_simulation -of_objects [get_files D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMemoryTest/InstMemoryTest.xci] -directory D:/CodeTry/CODExperiment/Lab5/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/CodeTry/CODExperiment/Lab5/project_1/project_1.ip_user_files -ipstatic_source_dir D:/CodeTry/CODExperiment/Lab5/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CodeTry/CODExperiment/Lab5/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/CodeTry/CODExperiment/Lab5/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/CodeTry/CODExperiment/Lab5/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/CodeTry/CODExperiment/Lab5/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/InstMemoryTest.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/sort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/Data_Mem_DualPorts/sim/Data_Mem_DualPorts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem_DualPorts
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMemoryTest/sim/InstMemoryTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemoryTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/cpu.v:192]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/cpu.v:195]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/cpuDownload.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUDownload
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/register_32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/pdu-v1.1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:226]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:229]
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/InstMemoryTest.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/sort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/Data_Mem_DualPorts/sim/Data_Mem_DualPorts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem_DualPorts
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMemoryTest/sim/InstMemoryTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemoryTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/cpu.v:192]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/cpu.v:195]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/cpuDownload.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUDownload
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/register_32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/pdu-v1.1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:226]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:229]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto e054a24c6f094f6aa22a2c85a526433d --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e054a24c6f094f6aa22a2c85a526433d --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 's' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:271]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:273]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:278]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.register_file
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3655.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -dict [list CONFIG.coefficient_file {D:/CodeTry/CODExperiment/Lab5/coe/testWithoutHazard.coe}] [get_ips InstMem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CodeTry/CODExperiment/Lab5/coe/testWithoutHazard.coe' provided. It will be converted relative to IP Instance files '../../../../../coe/testWithoutHazard.coe'
generate_target all [get_files  D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'InstMem'...
catch { config_ip_cache -export [get_ips -all InstMem] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP InstMem, cache-ID = 10922cd4557bee9c; cache size = 1.482 MB.
catch { [ delete_ip_run [get_ips -all InstMem] ] }
INFO: [Project 1-386] Moving file 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.xci' from fileset 'InstMem' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.xci'
export_simulation -of_objects [get_files D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/CodeTry/CODExperiment/Lab5/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/CodeTry/CODExperiment/Lab5/project_1/project_1.ip_user_files -ipstatic_source_dir D:/CodeTry/CODExperiment/Lab5/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CodeTry/CODExperiment/Lab5/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/CodeTry/CODExperiment/Lab5/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/CodeTry/CODExperiment/Lab5/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/CodeTry/CODExperiment/Lab5/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/InstMemoryTest.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/sort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/Data_Mem_DualPorts/sim/Data_Mem_DualPorts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem_DualPorts
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMemoryTest/sim/InstMemoryTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemoryTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/cpu.v:192]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/cpu.v:195]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/cpuDownload.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUDownload
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/register_32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/pdu-v1.1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:226]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:229]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto e054a24c6f094f6aa22a2c85a526433d --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e054a24c6f094f6aa22a2c85a526433d --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 's' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:271]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:273]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:278]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.register_file
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3655.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -dict [list CONFIG.coefficient_file {D:/CodeTry/CODExperiment/Lab5/coe/testWithoutHazard.coe}] [get_ips InstMem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CodeTry/CODExperiment/Lab5/coe/testWithoutHazard.coe' provided. It will be converted relative to IP Instance files '../../../../../coe/testWithoutHazard.coe'
generate_target all [get_files  D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'InstMem'...
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.xci]
launch_runs -jobs 12 InstMem_synth_1
[Mon May  2 15:30:20 2022] Launched InstMem_synth_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/InstMem_synth_1/runme.log
export_simulation -of_objects [get_files D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/CodeTry/CODExperiment/Lab5/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/CodeTry/CODExperiment/Lab5/project_1/project_1.ip_user_files -ipstatic_source_dir D:/CodeTry/CODExperiment/Lab5/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CodeTry/CODExperiment/Lab5/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/CodeTry/CODExperiment/Lab5/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/CodeTry/CODExperiment/Lab5/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/CodeTry/CODExperiment/Lab5/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/InstMemoryTest.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/sort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/Data_Mem_DualPorts/sim/Data_Mem_DualPorts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem_DualPorts
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMemoryTest/sim/InstMemoryTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemoryTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/cpu.v:192]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/cpu.v:195]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/cpuDownload.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUDownload
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/register_32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/pdu-v1.1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:226]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:229]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto e054a24c6f094f6aa22a2c85a526433d --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e054a24c6f094f6aa22a2c85a526433d --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 's' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:271]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:273]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:278]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.register_file
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3655.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/InstMemoryTest.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/sort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/Data_Mem_DualPorts/sim/Data_Mem_DualPorts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem_DualPorts
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMemoryTest/sim/InstMemoryTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemoryTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/cpu.v:192]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/cpu.v:195]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/cpuDownload.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUDownload
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/register_32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/pdu-v1.1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:226]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:229]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto e054a24c6f094f6aa22a2c85a526433d --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e054a24c6f094f6aa22a2c85a526433d --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 's' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:271]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:273]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:278]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.register_file
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3655.391 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/synth_1

reset_run InstMemoryTest_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/InstMemoryTest_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'InstMemoryTest'...
[Mon May  2 15:42:15 2022] Launched InstMemoryTest_synth_1, synth_1...
Run output will be captured here:
InstMemoryTest_synth_1: D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/InstMemoryTest_synth_1/runme.log
synth_1: D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/synth_1/runme.log
[Mon May  2 15:42:15 2022] Launched impl_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF974A
set_property PROGRAM.FILE {D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/impl_1/CPUDownload.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/impl_1/CPUDownload.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292ABF974A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF974A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292ABF974A
close_hw
set_property -dict [list CONFIG.coefficient_file {d:/CodeTry/CODExperiment/Lab5/coe/testWithHazard.coe}] [get_ips InstMem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CodeTry/CODExperiment/Lab5/coe/testWithHazard.coe' provided. It will be converted relative to IP Instance files '../../../../../coe/testWithHazard.coe'
generate_target all [get_files  D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'InstMem'...
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/InstMem_synth_1

launch_runs -jobs 12 InstMem_synth_1
[Mon May  2 22:48:08 2022] Launched InstMem_synth_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/InstMem_synth_1/runme.log
export_simulation -of_objects [get_files D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/CodeTry/CODExperiment/Lab5/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/CodeTry/CODExperiment/Lab5/project_1/project_1.ip_user_files -ipstatic_source_dir D:/CodeTry/CODExperiment/Lab5/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CodeTry/CODExperiment/Lab5/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/CodeTry/CODExperiment/Lab5/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/CodeTry/CODExperiment/Lab5/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/CodeTry/CODExperiment/Lab5/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/testWithHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/InstMemoryTest.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/sort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/Data_Mem_DualPorts/sim/Data_Mem_DualPorts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem_DualPorts
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMemoryTest/sim/InstMemoryTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemoryTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/cpu.v:263]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/cpu.v:266]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab5/cpu.v:70]
WARNING: [VRFC 10-3380] identifier 'B_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab5/cpu.v:76]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab5/cpu.v:115]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/cpuDownload.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUDownload
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/register_32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/pdu-v1.1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:303]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:306]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:110]
WARNING: [VRFC 10-3380] identifier 'B_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:116]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:155]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto e054a24c6f094f6aa22a2c85a526433d --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e054a24c6f094f6aa22a2c85a526433d --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 's' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:349]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:350]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:351]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:356]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.register_file
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3778.680 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/testWithHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/InstMemoryTest.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/sort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/Data_Mem_DualPorts/sim/Data_Mem_DualPorts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem_DualPorts
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMemoryTest/sim/InstMemoryTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemoryTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/cpu.v:263]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/cpu.v:266]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab5/cpu.v:70]
WARNING: [VRFC 10-3380] identifier 'B_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab5/cpu.v:76]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab5/cpu.v:115]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/cpuDownload.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUDownload
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/register_32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/pdu-v1.1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:303]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:306]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:110]
WARNING: [VRFC 10-3380] identifier 'B_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:116]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:155]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto e054a24c6f094f6aa22a2c85a526433d --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e054a24c6f094f6aa22a2c85a526433d --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 's' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:349]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:350]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:351]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:356]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.register_file
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3789.727 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/testWithHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/InstMemoryTest.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim/sort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/Data_Mem_DualPorts/sim/Data_Mem_DualPorts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem_DualPorts
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMemoryTest/sim/InstMemoryTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemoryTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/cpu.v:263]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/cpu.v:266]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab5/cpu.v:70]
WARNING: [VRFC 10-3380] identifier 'B_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab5/cpu.v:76]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab5/cpu.v:115]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/cpuDownload.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUDownload
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/register_32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/pdu-v1.1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:303]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:306]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:110]
WARNING: [VRFC 10-3380] identifier 'B_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:116]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:155]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto e054a24c6f094f6aa22a2c85a526433d --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e054a24c6f094f6aa22a2c85a526433d --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 's' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:349]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:350]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:351]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sim_1/new/test.v:356]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.register_file
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CodeTry/CODExperiment/Lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in test.DataMem.inst at time                 3300 ns: 
Reading from out-of-range address. Max address in test.DataMem.inst is         255
WARNING in test.DataMem.inst at time                 6500 ns: 
Reading from out-of-range address. Max address in test.DataMem.inst is         255
WARNING in test.DataMem.inst at time                10700 ns: 
Reading from out-of-range address. Max address in test.DataMem.inst is         255
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3789.727 ; gain = 0.000
open_run impl_1
INFO: [Netlist 29-17] Analyzing 702 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.659 . Memory (MB): peak = 4276.531 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.662 . Memory (MB): peak = 4276.531 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4276.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 64 instances

INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_run' was cancelled
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/DataMem/DataMem.dcp' for cell 'cpu/DataMem'
INFO: [Project 1-454] Reading design checkpoint 'd:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.dcp' for cell 'cpu/InstMem'
INFO: [Netlist 29-17] Analyzing 693 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/CodeTry/CODExperiment/Lab5/Nexys4DDR.xdc]
Finished Parsing XDC File [D:/CodeTry/CODExperiment/Lab5/Nexys4DDR.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4276.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 64 instances

report_utilization -name utilization_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon May  2 23:20:29 2022] Launched synth_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/synth_1/runme.log
[Mon May  2 23:20:29 2022] Launched impl_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab5/project_1/project_1.runs/impl_1/runme.log
