=====
SETUP
0.986
16.976
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/arith16_Z_s0
8.636
9.007
u_z80/u_cz80/n1410_s7
9.746
10.117
u_z80/n281_s19
10.611
11.160
u_z80/n281_s13
11.161
11.678
u_z80/n281_s7
12.318
12.867
u_z80/n281_s4
12.868
13.423
u_z80/d_Z_1_s
14.919
15.474
u_ppi/u_ppi_0/ff_port_a_1_s0
16.976
=====
SETUP
1.046
16.916
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/arith16_Z_s0
8.636
9.007
u_z80/u_cz80/n1410_s7
9.746
10.117
u_z80/n281_s19
10.611
11.160
u_z80/n281_s13
11.161
11.678
u_z80/n281_s7
12.318
12.867
u_z80/n281_s4
12.868
13.423
u_z80/d_Z_2_s
14.919
15.474
u_ppi/u_ppi_0/ff_port_a_2_s0
16.916
=====
SETUP
1.052
16.911
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/arith16_Z_s0
8.636
9.007
u_z80/u_cz80/n1410_s7
9.746
10.117
u_z80/n281_s19
10.611
11.160
u_z80/n281_s13
11.161
11.678
u_z80/n281_s7
12.318
12.867
u_z80/n281_s4
12.868
13.423
u_z80/d_Z_7_s0
14.798
15.315
u_ppi/u_ppi_0/ff_port_c_7_s0
16.911
=====
SETUP
1.110
16.853
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/arith16_Z_s0
8.636
9.007
u_z80/u_cz80/n1410_s7
9.746
10.117
u_z80/n281_s19
10.611
11.160
u_z80/n281_s13
11.161
11.678
u_z80/n281_s7
12.318
12.867
u_z80/n281_s4
12.868
13.423
u_z80/d_Z_2_s
14.919
15.474
u_ppi/u_ppi_0/ff_port_c_2_s0
16.853
=====
SETUP
1.141
16.821
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/arith16_Z_s0
8.636
9.007
u_z80/u_cz80/n1410_s7
9.746
10.117
u_z80/n281_s19
10.611
11.160
u_z80/n281_s13
11.161
11.678
u_z80/n281_s7
12.318
12.867
u_z80/n281_s4
12.868
13.423
u_z80/d_Z_1_s
14.919
15.474
u_ppi/u_ppi_0/ff_port_c_1_s0
16.821
=====
SETUP
1.290
16.673
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/arith16_Z_s0
8.636
9.007
u_z80/u_cz80/n1410_s7
9.746
10.117
u_z80/n281_s19
10.611
11.160
u_z80/n281_s13
11.161
11.678
u_z80/n281_s7
12.318
12.867
u_z80/n281_s4
12.868
13.423
u_z80/d_Z_7_s0
14.798
15.315
u_ppi/u_ppi_0/ff_port_a_7_s0
16.673
=====
SETUP
1.315
16.647
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/arith16_Z_s0
8.636
9.007
u_z80/u_cz80/n1410_s7
9.746
10.117
u_z80/n281_s19
10.611
11.160
u_z80/n281_s13
11.161
11.678
u_z80/n281_s7
12.318
12.867
u_z80/n281_s4
12.868
13.423
u_z80/d_Z_6_s
14.758
15.129
u_ppi/u_ppi_0/ff_port_c_6_s0
16.647
=====
SETUP
1.366
16.597
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/arith16_Z_s0
8.636
9.007
u_z80/u_cz80/n1410_s7
9.746
10.117
u_z80/n281_s19
10.611
11.160
u_z80/n281_s13
11.161
11.678
u_z80/n281_s7
12.318
12.867
u_z80/n281_s4
12.868
13.423
u_z80/d_Z_2_s
14.919
15.474
w_sdram_d_2_s0
16.027
16.597
u_sdram/ff_wdata_2_s0
16.597
=====
SETUP
1.374
16.588
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/arith16_Z_s0
8.636
9.007
u_z80/u_cz80/n1410_s7
9.746
10.117
u_z80/n281_s19
10.611
11.160
u_z80/n281_s13
11.161
11.678
u_z80/n281_s7
12.318
12.867
u_z80/n281_s4
12.868
13.423
u_z80/d_Z_1_s
14.919
15.474
w_sdram_d_1_s0
16.018
16.588
u_sdram/ff_wdata_1_s0
16.588
=====
SETUP
1.438
16.524
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/arith16_Z_s0
8.636
9.007
u_z80/u_cz80/n1410_s7
9.746
10.117
u_z80/n281_s19
10.611
11.160
u_z80/n281_s13
11.161
11.678
u_z80/n281_s7
12.318
12.867
u_z80/n281_s4
12.868
13.423
u_z80/d_Z_6_s
14.758
15.129
u_ppi/u_ppi_0/ff_port_a_6_s0
16.524
=====
SETUP
1.515
16.447
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/arith16_Z_s0
8.636
9.007
u_z80/u_cz80/n1410_s7
9.746
10.117
u_z80/n281_s19
10.611
11.160
u_z80/n281_s13
11.161
11.678
u_z80/n281_s7
12.318
12.867
u_z80/n281_s4
12.868
13.423
w_sdram_d_7_s2
14.833
15.388
w_sdram_d_7_s0
16.076
16.447
u_sdram/ff_wdata_7_s0
16.447
=====
SETUP
1.582
16.381
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/arith16_Z_s0
8.636
9.007
u_z80/u_cz80/n1410_s7
9.746
10.117
u_z80/n281_s19
10.611
11.160
u_z80/n281_s13
11.161
11.678
u_z80/n281_s7
12.318
12.867
u_z80/n281_s4
12.868
13.423
u_z80/d_Z_5_s
14.639
15.010
u_ppi/u_ppi_0/ff_port_a_5_s0
16.381
=====
SETUP
1.609
16.354
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/arith16_Z_s0
8.636
9.007
u_z80/u_cz80/n1410_s7
9.746
10.117
u_z80/n281_s19
10.611
11.160
u_z80/n281_s13
11.161
11.678
u_z80/n281_s7
12.318
12.867
u_z80/n281_s4
12.868
13.423
u_z80/d_Z_5_s
14.639
15.010
u_ppi/u_ppi_0/ff_port_c_5_s0
16.354
=====
SETUP
1.150
16.835
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/arith16_Z_s0
8.636
9.007
u_z80/u_cz80/n1410_s7
9.746
10.117
u_z80/n281_s19
10.611
11.160
u_z80/n281_s13
11.161
11.678
u_z80/n281_s7
12.318
12.867
u_z80/n281_s4
12.868
13.423
u_z80/d_Z_2_s
14.919
15.474
u_z80/ff_dinst_2_s0
16.835
=====
SETUP
1.162
16.823
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/arith16_Z_s0
8.636
9.007
u_z80/u_cz80/n1410_s7
9.746
10.117
u_z80/n281_s19
10.611
11.160
u_z80/n281_s13
11.161
11.678
u_z80/n281_s7
12.318
12.867
u_z80/n281_s4
12.868
13.423
u_z80/d_Z_7_s0
14.798
15.315
u_z80/ff_di_reg_7_s0
16.823
=====
SETUP
1.163
16.821
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/arith16_Z_s0
8.636
9.007
u_z80/u_cz80/n1410_s7
9.746
10.117
u_z80/n281_s19
10.611
11.160
u_z80/n281_s13
11.161
11.678
u_z80/n281_s7
12.318
12.867
u_z80/n281_s4
12.868
13.423
u_z80/d_Z_1_s
14.919
15.474
u_z80/ff_dinst_1_s0
16.821
=====
SETUP
1.178
16.806
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/arith16_Z_s0
8.636
9.007
u_z80/u_cz80/n1410_s7
9.746
10.117
u_z80/n281_s19
10.611
11.160
u_z80/n281_s13
11.161
11.678
u_z80/n281_s7
12.318
12.867
u_z80/n281_s4
12.868
13.423
u_z80/d_Z_2_s
14.919
15.474
u_z80/ff_di_reg_2_s0
16.806
=====
SETUP
1.256
16.729
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/arith16_Z_s0
8.636
9.007
u_z80/u_cz80/n1410_s7
9.746
10.117
u_z80/n281_s19
10.611
11.160
u_z80/n281_s13
11.161
11.678
u_z80/n281_s7
12.318
12.867
u_z80/n281_s4
12.868
13.423
u_z80/d_Z_6_s
14.758
15.129
u_z80/ff_dinst_6_s0
16.729
=====
SETUP
1.357
16.627
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/arith16_Z_s0
8.636
9.007
u_z80/u_cz80/n1410_s7
9.746
10.117
u_z80/n281_s19
10.611
11.160
u_z80/n281_s13
11.161
11.678
u_z80/n281_s7
12.318
12.867
u_z80/n281_s4
12.868
13.423
u_z80/d_Z_1_s
14.919
15.474
u_z80/ff_di_reg_1_s0
16.627
=====
SETUP
1.421
16.563
17.985
u_z80/u_cz80/mcycle_0_s0
6.375
6.607
u_z80/u_cz80/n1098_s8
9.144
9.699
u_z80/u_cz80/u_mcode/tstates_Z_1_s21
10.796
11.366
u_z80/ff_iorq_n_i_s8
11.540
12.110
u_z80/ff_iorq_n_i_s6
12.111
12.681
u_z80/ff_iorq_n_i_s5
12.682
13.252
u_z80/ff_iorq_n_i_s4
13.254
13.771
u_z80/ff_iorq_n_i_s3
14.697
15.214
u_z80/ff_mreq_s3
15.957
16.419
u_z80/ff_mreq_s1
16.563
=====
SETUP
1.483
16.502
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/arith16_Z_s0
8.636
9.007
u_z80/u_cz80/n1410_s7
9.746
10.117
u_z80/n281_s19
10.611
11.160
u_z80/n281_s13
11.161
11.678
u_z80/n281_s7
12.318
12.867
u_z80/n281_s4
12.868
13.423
u_z80/d_Z_7_s0
14.798
15.315
u_z80/ff_dinst_7_s0
16.502
=====
SETUP
1.498
16.486
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/arith16_Z_s0
8.636
9.007
u_z80/u_cz80/n1410_s7
9.746
10.117
u_z80/n281_s19
10.611
11.160
u_z80/n281_s13
11.161
11.678
u_z80/n281_s7
12.318
12.867
u_z80/n281_s4
12.868
13.423
u_z80/d_Z_6_s
14.758
15.129
u_z80/ff_di_reg_6_s0
16.486
=====
SETUP
1.631
16.354
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/arith16_Z_s0
8.636
9.007
u_z80/u_cz80/n1410_s7
9.746
10.117
u_z80/n281_s19
10.611
11.160
u_z80/n281_s13
11.161
11.678
u_z80/n281_s7
12.318
12.867
u_z80/n281_s4
12.868
13.423
u_z80/d_Z_5_s
14.639
15.010
u_z80/ff_dinst_5_s0
16.354
=====
SETUP
1.705
16.280
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/arith16_Z_s0
8.636
9.007
u_z80/u_cz80/n1410_s7
9.746
10.117
u_z80/n281_s19
10.611
11.160
u_z80/n281_s13
11.161
11.678
u_z80/n281_s7
12.318
12.867
u_z80/n281_s4
12.868
13.423
u_z80/d_Z_4_s
14.498
14.951
u_z80/ff_dinst_4_s0
16.280
=====
SETUP
1.799
16.186
17.985
u_z80/u_cz80/mcycle_0_s0
6.375
6.607
u_z80/u_cz80/n1098_s8
9.144
9.699
u_z80/u_cz80/u_mcode/tstates_Z_1_s21
10.796
11.366
u_z80/ff_iorq_n_i_s8
11.540
12.110
u_z80/ff_iorq_n_i_s6
12.111
12.681
u_z80/ff_iorq_n_i_s5
12.682
13.252
u_z80/ff_iorq_n_i_s4
13.254
13.771
u_z80/ff_iorq_n_i_s3
14.697
15.214
u_z80/ff_rd_s3
15.714
16.041
u_z80/ff_rd_s1
16.186
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_7_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_6_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_5_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_4_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_3_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_2_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_1_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.213
6.077
5.864
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_wdata_4_s0
5.615
5.817
u_vram/ff_ram_ff_ram_0_4_s
6.077
=====
HOLD
0.217
5.950
5.733
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_12_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_4_s
5.950
=====
HOLD
0.225
5.958
5.733
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_8_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_4_s
5.958
=====
HOLD
0.225
6.089
5.864
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_wdata_7_s0
5.615
5.817
u_vram/ff_ram_ff_ram_0_7_s
6.089
=====
HOLD
0.225
6.089
5.864
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_wdata_5_s0
5.615
5.817
u_vram/ff_ram_ff_ram_0_5_s
6.089
=====
HOLD
0.225
6.089
5.864
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_wdata_3_s0
5.615
5.817
u_vram/ff_ram_ff_ram_0_3_s
6.089
=====
HOLD
0.225
6.089
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_4_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.089
=====
HOLD
0.230
5.962
5.733
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_11_s0
5.615
5.817
u_vram/ff_ram_ff_ram_0_4_s
5.962
=====
HOLD
0.319
5.945
5.626
u_vram/ff_rdata_en_s0
5.615
5.817
ff_vram_rdata_3_s0
5.945
=====
HOLD
0.319
5.945
5.626
u_vram/ff_rdata_en_s0
5.615
5.817
ff_vram_rdata_4_s0
5.945
=====
HOLD
0.319
5.960
5.641
u_esp32_conn/ff_recv_data_3_s0
5.631
5.832
u_esp32_conn/ff_key_matrix_ff_key_matrix_0_0_s
5.960
=====
HOLD
0.323
5.963
5.641
u_esp32_conn/ff_recv_data_7_s0
5.631
5.832
u_esp32_conn/ff_key_matrix_ff_key_matrix_0_1_s
5.963
=====
HOLD
0.323
5.963
5.641
u_esp32_conn/ff_recv_data_5_s0
5.631
5.832
u_esp32_conn/ff_key_matrix_ff_key_matrix_0_1_s
5.963
