/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [17:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire [13:0] celloutsig_1_12z;
  wire [17:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~(celloutsig_0_0z[2] & celloutsig_0_1z[1]);
  assign celloutsig_1_8z = ~(celloutsig_1_7z & celloutsig_1_5z);
  assign celloutsig_1_9z = ~(celloutsig_1_2z & celloutsig_1_7z);
  assign celloutsig_1_5z = celloutsig_1_1z | celloutsig_1_4z[5];
  assign celloutsig_1_17z = in_data[121] | celloutsig_1_11z[4];
  assign celloutsig_1_2z = in_data[190:180] || celloutsig_1_0z[15:5];
  assign celloutsig_1_1z = celloutsig_1_0z[16:4] < celloutsig_1_0z[13:1];
  assign celloutsig_1_0z = in_data[114:97] * in_data[167:150];
  assign celloutsig_1_19z = celloutsig_1_10z[9:2] * { celloutsig_1_14z[16:10], celloutsig_1_2z };
  assign celloutsig_1_6z = { celloutsig_1_4z[7:2], celloutsig_1_1z } != { celloutsig_1_0z[12:9], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_18z = - { celloutsig_1_0z[15:12], celloutsig_1_17z, celloutsig_1_7z };
  assign celloutsig_1_11z = celloutsig_1_4z[6:2] | { celloutsig_1_4z[6:3], celloutsig_1_6z };
  assign celloutsig_0_4z = & celloutsig_0_0z[6:2];
  assign celloutsig_0_7z = celloutsig_0_2z[4] & celloutsig_0_5z[2];
  assign celloutsig_1_3z = ~^ { celloutsig_1_0z[10], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_7z = ^ { in_data[105:104], celloutsig_1_6z };
  assign celloutsig_0_5z = { celloutsig_0_1z[1:0], celloutsig_0_1z, celloutsig_0_1z } >>> { celloutsig_0_2z[4:1], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_12z = { celloutsig_1_0z[8:2], celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_9z } >>> { celloutsig_1_4z[3:2], celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_0_2z = { celloutsig_0_0z[3:0], celloutsig_0_1z } >>> { in_data[4:1], celloutsig_0_1z };
  assign celloutsig_1_4z = { in_data[110:98], celloutsig_1_1z } ~^ { in_data[176:164], celloutsig_1_3z };
  assign celloutsig_0_1z = in_data[40:38] ~^ celloutsig_0_0z[6:4];
  assign celloutsig_1_10z = celloutsig_1_4z[9:0] ~^ { celloutsig_1_4z[13:7], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_1_14z = { celloutsig_1_12z[3:2], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_4z } ~^ celloutsig_1_0z;
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_0z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[6:0];
  assign { out_data[133:128], out_data[103:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_7z };
endmodule
