
BLDC_Motor_Controller_24V.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001230  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08001360  08001368  00011368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08001360  08001360  00011368  2**0
                  CONTENTS
  4 .ARM          00000000  08001360  08001360  00011368  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001360  08001368  00011368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001360  08001360  00011360  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001364  08001364  00011364  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00011368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000005c  20000000  08001368  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000005c  08001368  0002005c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00011368  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005a5c  00000000  00000000  00011391  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000d0d  00000000  00000000  00016ded  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000001e8  00000000  00000000  00017b00  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000170  00000000  00000000  00017ce8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00006c70  00000000  00000000  00017e58  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000305e  00000000  00000000  0001eac8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00021a7b  00000000  00000000  00021b26  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000435a1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000005e8  00000000  00000000  0004361c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08001348 	.word	0x08001348

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08001348 	.word	0x08001348

08000170 <GPIO_Init>:
 * 									  																		  *
 **************************************************************************************************************/

/* Initialization and de-initialization functions *****************************/
void GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000170:	b480      	push	{r7}
 8000172:	b089      	sub	sp, #36	; 0x24
 8000174:	af00      	add	r7, sp, #0
 8000176:	6078      	str	r0, [r7, #4]
 8000178:	6039      	str	r1, [r7, #0]
	uint32_t config = 0x0U;
 800017a:	2300      	movs	r3, #0
 800017c:	61fb      	str	r3, [r7, #28]
	volatile uint32_t *configRegister;
	uint32_t registerOffset = 0;
 800017e:	2300      	movs	r3, #0
 8000180:	617b      	str	r3, [r7, #20]

	// GPIO Clock enable
	GPIOx_ClockEnable(GPIOx);
 8000182:	687b      	ldr	r3, [r7, #4]
 8000184:	4a96      	ldr	r2, [pc, #600]	; (80003e0 <GPIO_Init+0x270>)
 8000186:	4293      	cmp	r3, r2
 8000188:	d106      	bne.n	8000198 <GPIO_Init+0x28>
 800018a:	4b96      	ldr	r3, [pc, #600]	; (80003e4 <GPIO_Init+0x274>)
 800018c:	699b      	ldr	r3, [r3, #24]
 800018e:	4a95      	ldr	r2, [pc, #596]	; (80003e4 <GPIO_Init+0x274>)
 8000190:	f043 0304 	orr.w	r3, r3, #4
 8000194:	6193      	str	r3, [r2, #24]
 8000196:	e03c      	b.n	8000212 <GPIO_Init+0xa2>
 8000198:	687b      	ldr	r3, [r7, #4]
 800019a:	4a93      	ldr	r2, [pc, #588]	; (80003e8 <GPIO_Init+0x278>)
 800019c:	4293      	cmp	r3, r2
 800019e:	d106      	bne.n	80001ae <GPIO_Init+0x3e>
 80001a0:	4b90      	ldr	r3, [pc, #576]	; (80003e4 <GPIO_Init+0x274>)
 80001a2:	699b      	ldr	r3, [r3, #24]
 80001a4:	4a8f      	ldr	r2, [pc, #572]	; (80003e4 <GPIO_Init+0x274>)
 80001a6:	f043 0308 	orr.w	r3, r3, #8
 80001aa:	6193      	str	r3, [r2, #24]
 80001ac:	e031      	b.n	8000212 <GPIO_Init+0xa2>
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	4a8e      	ldr	r2, [pc, #568]	; (80003ec <GPIO_Init+0x27c>)
 80001b2:	4293      	cmp	r3, r2
 80001b4:	d106      	bne.n	80001c4 <GPIO_Init+0x54>
 80001b6:	4b8b      	ldr	r3, [pc, #556]	; (80003e4 <GPIO_Init+0x274>)
 80001b8:	699b      	ldr	r3, [r3, #24]
 80001ba:	4a8a      	ldr	r2, [pc, #552]	; (80003e4 <GPIO_Init+0x274>)
 80001bc:	f043 0310 	orr.w	r3, r3, #16
 80001c0:	6193      	str	r3, [r2, #24]
 80001c2:	e026      	b.n	8000212 <GPIO_Init+0xa2>
 80001c4:	687b      	ldr	r3, [r7, #4]
 80001c6:	4a8a      	ldr	r2, [pc, #552]	; (80003f0 <GPIO_Init+0x280>)
 80001c8:	4293      	cmp	r3, r2
 80001ca:	d106      	bne.n	80001da <GPIO_Init+0x6a>
 80001cc:	4b85      	ldr	r3, [pc, #532]	; (80003e4 <GPIO_Init+0x274>)
 80001ce:	699b      	ldr	r3, [r3, #24]
 80001d0:	4a84      	ldr	r2, [pc, #528]	; (80003e4 <GPIO_Init+0x274>)
 80001d2:	f043 0320 	orr.w	r3, r3, #32
 80001d6:	6193      	str	r3, [r2, #24]
 80001d8:	e01b      	b.n	8000212 <GPIO_Init+0xa2>
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	4a85      	ldr	r2, [pc, #532]	; (80003f4 <GPIO_Init+0x284>)
 80001de:	4293      	cmp	r3, r2
 80001e0:	d106      	bne.n	80001f0 <GPIO_Init+0x80>
 80001e2:	4b80      	ldr	r3, [pc, #512]	; (80003e4 <GPIO_Init+0x274>)
 80001e4:	699b      	ldr	r3, [r3, #24]
 80001e6:	4a7f      	ldr	r2, [pc, #508]	; (80003e4 <GPIO_Init+0x274>)
 80001e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80001ec:	6193      	str	r3, [r2, #24]
 80001ee:	e010      	b.n	8000212 <GPIO_Init+0xa2>
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	4a81      	ldr	r2, [pc, #516]	; (80003f8 <GPIO_Init+0x288>)
 80001f4:	4293      	cmp	r3, r2
 80001f6:	d106      	bne.n	8000206 <GPIO_Init+0x96>
 80001f8:	4b7a      	ldr	r3, [pc, #488]	; (80003e4 <GPIO_Init+0x274>)
 80001fa:	699b      	ldr	r3, [r3, #24]
 80001fc:	4a79      	ldr	r2, [pc, #484]	; (80003e4 <GPIO_Init+0x274>)
 80001fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000202:	6193      	str	r3, [r2, #24]
 8000204:	e005      	b.n	8000212 <GPIO_Init+0xa2>
 8000206:	4b77      	ldr	r3, [pc, #476]	; (80003e4 <GPIO_Init+0x274>)
 8000208:	699b      	ldr	r3, [r3, #24]
 800020a:	4a76      	ldr	r2, [pc, #472]	; (80003e4 <GPIO_Init+0x274>)
 800020c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000210:	6193      	str	r3, [r2, #24]

	for(uint8_t position = 0; position < 16; position++)
 8000212:	2300      	movs	r3, #0
 8000214:	76fb      	strb	r3, [r7, #27]
 8000216:	e1ce      	b.n	80005b6 <GPIO_Init+0x446>
	{
		if( GPIO_Init->Pin & (1 << position) )
 8000218:	683b      	ldr	r3, [r7, #0]
 800021a:	681b      	ldr	r3, [r3, #0]
 800021c:	7efa      	ldrb	r2, [r7, #27]
 800021e:	2101      	movs	r1, #1
 8000220:	fa01 f202 	lsl.w	r2, r1, r2
 8000224:	4013      	ands	r3, r2
 8000226:	2b00      	cmp	r3, #0
 8000228:	f000 81be 	beq.w	80005a8 <GPIO_Init+0x438>
		{
			/*------------------------- GPIO Port Configuration --------------------*/

			switch(GPIO_Init->Mode)
 800022c:	683b      	ldr	r3, [r7, #0]
 800022e:	685b      	ldr	r3, [r3, #4]
 8000230:	2b11      	cmp	r3, #17
 8000232:	d039      	beq.n	80002a8 <GPIO_Init+0x138>
 8000234:	2b11      	cmp	r3, #17
 8000236:	d807      	bhi.n	8000248 <GPIO_Init+0xd8>
 8000238:	2b01      	cmp	r3, #1
 800023a:	d016      	beq.n	800026a <GPIO_Init+0xfa>
 800023c:	2b01      	cmp	r3, #1
 800023e:	f0c0 8090 	bcc.w	8000362 <GPIO_Init+0x1f2>
 8000242:	2b02      	cmp	r3, #2
 8000244:	d04f      	beq.n	80002e6 <GPIO_Init+0x176>
 8000246:	e0bd      	b.n	80003c4 <GPIO_Init+0x254>
 8000248:	4a6c      	ldr	r2, [pc, #432]	; (80003fc <GPIO_Init+0x28c>)
 800024a:	4293      	cmp	r3, r2
 800024c:	f000 8089 	beq.w	8000362 <GPIO_Init+0x1f2>
 8000250:	4a6a      	ldr	r2, [pc, #424]	; (80003fc <GPIO_Init+0x28c>)
 8000252:	4293      	cmp	r3, r2
 8000254:	d802      	bhi.n	800025c <GPIO_Init+0xec>
 8000256:	2b12      	cmp	r3, #18
 8000258:	d064      	beq.n	8000324 <GPIO_Init+0x1b4>
 800025a:	e0b3      	b.n	80003c4 <GPIO_Init+0x254>
 800025c:	4a68      	ldr	r2, [pc, #416]	; (8000400 <GPIO_Init+0x290>)
 800025e:	4293      	cmp	r3, r2
 8000260:	d07f      	beq.n	8000362 <GPIO_Init+0x1f2>
 8000262:	4a68      	ldr	r2, [pc, #416]	; (8000404 <GPIO_Init+0x294>)
 8000264:	4293      	cmp	r3, r2
 8000266:	d07c      	beq.n	8000362 <GPIO_Init+0x1f2>
 8000268:	e0ac      	b.n	80003c4 <GPIO_Init+0x254>
			{
				case GPIO_MODE_OUTPUT_PP :
				{
					// Configure MODE field to output mode with max speed
					if(GPIO_Init->Speed == GPIO_SPEED_FREQ_LOW)				config |= (0x1 << 1);
 800026a:	683b      	ldr	r3, [r7, #0]
 800026c:	68db      	ldr	r3, [r3, #12]
 800026e:	2b02      	cmp	r3, #2
 8000270:	d104      	bne.n	800027c <GPIO_Init+0x10c>
 8000272:	69fb      	ldr	r3, [r7, #28]
 8000274:	f043 0302 	orr.w	r3, r3, #2
 8000278:	61fb      	str	r3, [r7, #28]
 800027a:	e010      	b.n	800029e <GPIO_Init+0x12e>
					else if(GPIO_Init->Speed == GPIO_SPEED_FREQ_MEDIUM)		config |= (0x1 << 0);
 800027c:	683b      	ldr	r3, [r7, #0]
 800027e:	68db      	ldr	r3, [r3, #12]
 8000280:	2b01      	cmp	r3, #1
 8000282:	d104      	bne.n	800028e <GPIO_Init+0x11e>
 8000284:	69fb      	ldr	r3, [r7, #28]
 8000286:	f043 0301 	orr.w	r3, r3, #1
 800028a:	61fb      	str	r3, [r7, #28]
 800028c:	e007      	b.n	800029e <GPIO_Init+0x12e>
					else if(GPIO_Init->Speed == GPIO_SPEED_FREQ_HIGH)		config |= (0x3 << 0);
 800028e:	683b      	ldr	r3, [r7, #0]
 8000290:	68db      	ldr	r3, [r3, #12]
 8000292:	2b03      	cmp	r3, #3
 8000294:	d103      	bne.n	800029e <GPIO_Init+0x12e>
 8000296:	69fb      	ldr	r3, [r7, #28]
 8000298:	f043 0303 	orr.w	r3, r3, #3
 800029c:	61fb      	str	r3, [r7, #28]

					// Configure CNF field to general purpose output push-pull
					config &= ~(0x3 << 2);
 800029e:	69fb      	ldr	r3, [r7, #28]
 80002a0:	f023 030c 	bic.w	r3, r3, #12
 80002a4:	61fb      	str	r3, [r7, #28]


					break;
 80002a6:	e08d      	b.n	80003c4 <GPIO_Init+0x254>
				}

				case GPIO_MODE_OUTPUT_OD :
				{
					// Configure MODE field to output mode with max speed
					if(GPIO_Init->Speed == GPIO_SPEED_FREQ_LOW)				config |= (0x1 << 1);
 80002a8:	683b      	ldr	r3, [r7, #0]
 80002aa:	68db      	ldr	r3, [r3, #12]
 80002ac:	2b02      	cmp	r3, #2
 80002ae:	d104      	bne.n	80002ba <GPIO_Init+0x14a>
 80002b0:	69fb      	ldr	r3, [r7, #28]
 80002b2:	f043 0302 	orr.w	r3, r3, #2
 80002b6:	61fb      	str	r3, [r7, #28]
 80002b8:	e010      	b.n	80002dc <GPIO_Init+0x16c>
					else if(GPIO_Init->Speed == GPIO_SPEED_FREQ_MEDIUM)		config |= (0x1 << 0);
 80002ba:	683b      	ldr	r3, [r7, #0]
 80002bc:	68db      	ldr	r3, [r3, #12]
 80002be:	2b01      	cmp	r3, #1
 80002c0:	d104      	bne.n	80002cc <GPIO_Init+0x15c>
 80002c2:	69fb      	ldr	r3, [r7, #28]
 80002c4:	f043 0301 	orr.w	r3, r3, #1
 80002c8:	61fb      	str	r3, [r7, #28]
 80002ca:	e007      	b.n	80002dc <GPIO_Init+0x16c>
					else if(GPIO_Init->Speed == GPIO_SPEED_FREQ_HIGH)		config |= (0x3 << 0);
 80002cc:	683b      	ldr	r3, [r7, #0]
 80002ce:	68db      	ldr	r3, [r3, #12]
 80002d0:	2b03      	cmp	r3, #3
 80002d2:	d103      	bne.n	80002dc <GPIO_Init+0x16c>
 80002d4:	69fb      	ldr	r3, [r7, #28]
 80002d6:	f043 0303 	orr.w	r3, r3, #3
 80002da:	61fb      	str	r3, [r7, #28]

					// Configure CNF field to general purpose output open-drain
					config |= (0x1 << 2);
 80002dc:	69fb      	ldr	r3, [r7, #28]
 80002de:	f043 0304 	orr.w	r3, r3, #4
 80002e2:	61fb      	str	r3, [r7, #28]

					break;
 80002e4:	e06e      	b.n	80003c4 <GPIO_Init+0x254>
				}

				case GPIO_MODE_AF_PP :
				{
					// Configure MODE field to output mode with max speed
					if(GPIO_Init->Speed == GPIO_SPEED_FREQ_LOW)				config |= (0x1 << 1);
 80002e6:	683b      	ldr	r3, [r7, #0]
 80002e8:	68db      	ldr	r3, [r3, #12]
 80002ea:	2b02      	cmp	r3, #2
 80002ec:	d104      	bne.n	80002f8 <GPIO_Init+0x188>
 80002ee:	69fb      	ldr	r3, [r7, #28]
 80002f0:	f043 0302 	orr.w	r3, r3, #2
 80002f4:	61fb      	str	r3, [r7, #28]
 80002f6:	e010      	b.n	800031a <GPIO_Init+0x1aa>
					else if(GPIO_Init->Speed == GPIO_SPEED_FREQ_MEDIUM)		config |= (0x1 << 0);
 80002f8:	683b      	ldr	r3, [r7, #0]
 80002fa:	68db      	ldr	r3, [r3, #12]
 80002fc:	2b01      	cmp	r3, #1
 80002fe:	d104      	bne.n	800030a <GPIO_Init+0x19a>
 8000300:	69fb      	ldr	r3, [r7, #28]
 8000302:	f043 0301 	orr.w	r3, r3, #1
 8000306:	61fb      	str	r3, [r7, #28]
 8000308:	e007      	b.n	800031a <GPIO_Init+0x1aa>
					else if(GPIO_Init->Speed == GPIO_SPEED_FREQ_HIGH)		config |= (0x3 << 0);
 800030a:	683b      	ldr	r3, [r7, #0]
 800030c:	68db      	ldr	r3, [r3, #12]
 800030e:	2b03      	cmp	r3, #3
 8000310:	d103      	bne.n	800031a <GPIO_Init+0x1aa>
 8000312:	69fb      	ldr	r3, [r7, #28]
 8000314:	f043 0303 	orr.w	r3, r3, #3
 8000318:	61fb      	str	r3, [r7, #28]

					// Configure CNF field to alternate function output push-pull
					config |= (0x1 << 3);
 800031a:	69fb      	ldr	r3, [r7, #28]
 800031c:	f043 0308 	orr.w	r3, r3, #8
 8000320:	61fb      	str	r3, [r7, #28]

					break;
 8000322:	e04f      	b.n	80003c4 <GPIO_Init+0x254>
				}

				case GPIO_MODE_AF_OD :
				{
					// Configure MODE field to output mode with max speed
					if(GPIO_Init->Speed == GPIO_SPEED_FREQ_LOW)				config |= (0x1 << 1);
 8000324:	683b      	ldr	r3, [r7, #0]
 8000326:	68db      	ldr	r3, [r3, #12]
 8000328:	2b02      	cmp	r3, #2
 800032a:	d104      	bne.n	8000336 <GPIO_Init+0x1c6>
 800032c:	69fb      	ldr	r3, [r7, #28]
 800032e:	f043 0302 	orr.w	r3, r3, #2
 8000332:	61fb      	str	r3, [r7, #28]
 8000334:	e010      	b.n	8000358 <GPIO_Init+0x1e8>
					else if(GPIO_Init->Speed == GPIO_SPEED_FREQ_MEDIUM)		config |= (0x1 << 0);
 8000336:	683b      	ldr	r3, [r7, #0]
 8000338:	68db      	ldr	r3, [r3, #12]
 800033a:	2b01      	cmp	r3, #1
 800033c:	d104      	bne.n	8000348 <GPIO_Init+0x1d8>
 800033e:	69fb      	ldr	r3, [r7, #28]
 8000340:	f043 0301 	orr.w	r3, r3, #1
 8000344:	61fb      	str	r3, [r7, #28]
 8000346:	e007      	b.n	8000358 <GPIO_Init+0x1e8>
					else if(GPIO_Init->Speed == GPIO_SPEED_FREQ_HIGH)		config |= (0x3 << 0);
 8000348:	683b      	ldr	r3, [r7, #0]
 800034a:	68db      	ldr	r3, [r3, #12]
 800034c:	2b03      	cmp	r3, #3
 800034e:	d103      	bne.n	8000358 <GPIO_Init+0x1e8>
 8000350:	69fb      	ldr	r3, [r7, #28]
 8000352:	f043 0303 	orr.w	r3, r3, #3
 8000356:	61fb      	str	r3, [r7, #28]

					// Configure CNF field to alternate function output open-drain
					config |= (0x3 << 2);
 8000358:	69fb      	ldr	r3, [r7, #28]
 800035a:	f043 030c 	orr.w	r3, r3, #12
 800035e:	61fb      	str	r3, [r7, #28]

					break;
 8000360:	e030      	b.n	80003c4 <GPIO_Init+0x254>
				case GPIO_MODE_IT_RISING :
				case GPIO_MODE_IT_FALLING :
				case GPIO_MODE_IT_RISING_FALLING :
				{
					// Configure MODE field to input mode
					config &= ~(0x3 << 0);
 8000362:	69fb      	ldr	r3, [r7, #28]
 8000364:	f023 0303 	bic.w	r3, r3, #3
 8000368:	61fb      	str	r3, [r7, #28]

					if(GPIO_Init->Pull == GPIO_NOPULL)
 800036a:	683b      	ldr	r3, [r7, #0]
 800036c:	689b      	ldr	r3, [r3, #8]
 800036e:	2b00      	cmp	r3, #0
 8000370:	d104      	bne.n	800037c <GPIO_Init+0x20c>
					{
						config |= (0x1 << 2);
 8000372:	69fb      	ldr	r3, [r7, #28]
 8000374:	f043 0304 	orr.w	r3, r3, #4
 8000378:	61fb      	str	r3, [r7, #28]
					{
						config |= (0x1 << 3);
						GPIOx->BRR |= (0x1 << position);
					}

					break;
 800037a:	e022      	b.n	80003c2 <GPIO_Init+0x252>
					else if(GPIO_Init->Pull == GPIO_PULLUP)
 800037c:	683b      	ldr	r3, [r7, #0]
 800037e:	689b      	ldr	r3, [r3, #8]
 8000380:	2b01      	cmp	r3, #1
 8000382:	d10d      	bne.n	80003a0 <GPIO_Init+0x230>
						config |= (0x1 << 3);
 8000384:	69fb      	ldr	r3, [r7, #28]
 8000386:	f043 0308 	orr.w	r3, r3, #8
 800038a:	61fb      	str	r3, [r7, #28]
						GPIOx->BSRR |= (0x1 << position);
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	691b      	ldr	r3, [r3, #16]
 8000390:	7efa      	ldrb	r2, [r7, #27]
 8000392:	2101      	movs	r1, #1
 8000394:	fa01 f202 	lsl.w	r2, r1, r2
 8000398:	431a      	orrs	r2, r3
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	611a      	str	r2, [r3, #16]
					break;
 800039e:	e010      	b.n	80003c2 <GPIO_Init+0x252>
					else if(GPIO_Init->Pull == GPIO_PULLDOWN)
 80003a0:	683b      	ldr	r3, [r7, #0]
 80003a2:	689b      	ldr	r3, [r3, #8]
 80003a4:	2b02      	cmp	r3, #2
 80003a6:	d10c      	bne.n	80003c2 <GPIO_Init+0x252>
						config |= (0x1 << 3);
 80003a8:	69fb      	ldr	r3, [r7, #28]
 80003aa:	f043 0308 	orr.w	r3, r3, #8
 80003ae:	61fb      	str	r3, [r7, #28]
						GPIOx->BRR |= (0x1 << position);
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	695b      	ldr	r3, [r3, #20]
 80003b4:	7efa      	ldrb	r2, [r7, #27]
 80003b6:	2101      	movs	r1, #1
 80003b8:	fa01 f202 	lsl.w	r2, r1, r2
 80003bc:	431a      	orrs	r2, r3
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	615a      	str	r2, [r3, #20]
					break;
 80003c2:	bf00      	nop
				}

			}


			configRegister = (position < 8) ? &(GPIOx->CRL) : &(GPIOx->CRH);
 80003c4:	7efb      	ldrb	r3, [r7, #27]
 80003c6:	2b07      	cmp	r3, #7
 80003c8:	d801      	bhi.n	80003ce <GPIO_Init+0x25e>
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	e001      	b.n	80003d2 <GPIO_Init+0x262>
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	3304      	adds	r3, #4
 80003d2:	613b      	str	r3, [r7, #16]
			registerOffset = (position < 8) ? (4 * position) : (4 * (position - 8));
 80003d4:	7efb      	ldrb	r3, [r7, #27]
 80003d6:	2b07      	cmp	r3, #7
 80003d8:	d816      	bhi.n	8000408 <GPIO_Init+0x298>
 80003da:	7efb      	ldrb	r3, [r7, #27]
 80003dc:	009b      	lsls	r3, r3, #2
 80003de:	e016      	b.n	800040e <GPIO_Init+0x29e>
 80003e0:	40010800 	.word	0x40010800
 80003e4:	40021000 	.word	0x40021000
 80003e8:	40010c00 	.word	0x40010c00
 80003ec:	40011000 	.word	0x40011000
 80003f0:	40011400 	.word	0x40011400
 80003f4:	40011800 	.word	0x40011800
 80003f8:	40011c00 	.word	0x40011c00
 80003fc:	10110000 	.word	0x10110000
 8000400:	10210000 	.word	0x10210000
 8000404:	10310000 	.word	0x10310000
 8000408:	7efb      	ldrb	r3, [r7, #27]
 800040a:	3b08      	subs	r3, #8
 800040c:	009b      	lsls	r3, r3, #2
 800040e:	617b      	str	r3, [r7, #20]

			MODIFY_REG( (*configRegister), (0xF << registerOffset), (config << registerOffset) );
 8000410:	693b      	ldr	r3, [r7, #16]
 8000412:	681b      	ldr	r3, [r3, #0]
 8000414:	210f      	movs	r1, #15
 8000416:	697a      	ldr	r2, [r7, #20]
 8000418:	fa01 f202 	lsl.w	r2, r1, r2
 800041c:	43d2      	mvns	r2, r2
 800041e:	401a      	ands	r2, r3
 8000420:	69f9      	ldr	r1, [r7, #28]
 8000422:	697b      	ldr	r3, [r7, #20]
 8000424:	fa01 f303 	lsl.w	r3, r1, r3
 8000428:	431a      	orrs	r2, r3
 800042a:	693b      	ldr	r3, [r7, #16]
 800042c:	601a      	str	r2, [r3, #0]


			/*------------------------- EXTI Mode Configuration --------------------*/
			if( (GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE )
 800042e:	683b      	ldr	r3, [r7, #0]
 8000430:	685b      	ldr	r3, [r3, #4]
 8000432:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000436:	2b00      	cmp	r3, #0
 8000438:	f000 80b6 	beq.w	80005a8 <GPIO_Init+0x438>
			{
				RCC_AFIO_CLK_ENABLE();
 800043c:	4b62      	ldr	r3, [pc, #392]	; (80005c8 <GPIO_Init+0x458>)
 800043e:	699b      	ldr	r3, [r3, #24]
 8000440:	4a61      	ldr	r2, [pc, #388]	; (80005c8 <GPIO_Init+0x458>)
 8000442:	f043 0301 	orr.w	r3, r3, #1
 8000446:	6193      	str	r3, [r2, #24]

				int exti_sel, exti_pos;
				exti_sel = position / 4;
 8000448:	7efb      	ldrb	r3, [r7, #27]
 800044a:	089b      	lsrs	r3, r3, #2
 800044c:	b2db      	uxtb	r3, r3
 800044e:	60fb      	str	r3, [r7, #12]
				exti_pos = position % 4;
 8000450:	7efb      	ldrb	r3, [r7, #27]
 8000452:	f003 0303 	and.w	r3, r3, #3
 8000456:	60bb      	str	r3, [r7, #8]

				MODIFY_REG(AFIO->EXTICR[exti_sel], (0xF << exti_pos), (GET_GPIOCODE(GPIOx) << exti_pos));
 8000458:	4a5c      	ldr	r2, [pc, #368]	; (80005cc <GPIO_Init+0x45c>)
 800045a:	68fb      	ldr	r3, [r7, #12]
 800045c:	3302      	adds	r3, #2
 800045e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000462:	210f      	movs	r1, #15
 8000464:	68ba      	ldr	r2, [r7, #8]
 8000466:	fa01 f202 	lsl.w	r2, r1, r2
 800046a:	43d2      	mvns	r2, r2
 800046c:	401a      	ands	r2, r3
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	4957      	ldr	r1, [pc, #348]	; (80005d0 <GPIO_Init+0x460>)
 8000472:	428b      	cmp	r3, r1
 8000474:	d01f      	beq.n	80004b6 <GPIO_Init+0x346>
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	4956      	ldr	r1, [pc, #344]	; (80005d4 <GPIO_Init+0x464>)
 800047a:	428b      	cmp	r3, r1
 800047c:	d019      	beq.n	80004b2 <GPIO_Init+0x342>
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	4955      	ldr	r1, [pc, #340]	; (80005d8 <GPIO_Init+0x468>)
 8000482:	428b      	cmp	r3, r1
 8000484:	d013      	beq.n	80004ae <GPIO_Init+0x33e>
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	4954      	ldr	r1, [pc, #336]	; (80005dc <GPIO_Init+0x46c>)
 800048a:	428b      	cmp	r3, r1
 800048c:	d00d      	beq.n	80004aa <GPIO_Init+0x33a>
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	4953      	ldr	r1, [pc, #332]	; (80005e0 <GPIO_Init+0x470>)
 8000492:	428b      	cmp	r3, r1
 8000494:	d007      	beq.n	80004a6 <GPIO_Init+0x336>
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	4952      	ldr	r1, [pc, #328]	; (80005e4 <GPIO_Init+0x474>)
 800049a:	428b      	cmp	r3, r1
 800049c:	d101      	bne.n	80004a2 <GPIO_Init+0x332>
 800049e:	2305      	movs	r3, #5
 80004a0:	e00a      	b.n	80004b8 <GPIO_Init+0x348>
 80004a2:	2306      	movs	r3, #6
 80004a4:	e008      	b.n	80004b8 <GPIO_Init+0x348>
 80004a6:	2304      	movs	r3, #4
 80004a8:	e006      	b.n	80004b8 <GPIO_Init+0x348>
 80004aa:	2303      	movs	r3, #3
 80004ac:	e004      	b.n	80004b8 <GPIO_Init+0x348>
 80004ae:	2302      	movs	r3, #2
 80004b0:	e002      	b.n	80004b8 <GPIO_Init+0x348>
 80004b2:	2301      	movs	r3, #1
 80004b4:	e000      	b.n	80004b8 <GPIO_Init+0x348>
 80004b6:	2300      	movs	r3, #0
 80004b8:	68b9      	ldr	r1, [r7, #8]
 80004ba:	408b      	lsls	r3, r1
 80004bc:	4943      	ldr	r1, [pc, #268]	; (80005cc <GPIO_Init+0x45c>)
 80004be:	431a      	orrs	r2, r3
 80004c0:	68fb      	ldr	r3, [r7, #12]
 80004c2:	3302      	adds	r3, #2
 80004c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

				/* Configure the interrupt mask */
				if( (GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT )
 80004c8:	683b      	ldr	r3, [r7, #0]
 80004ca:	685b      	ldr	r3, [r3, #4]
 80004cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80004d0:	2b00      	cmp	r3, #0
 80004d2:	d00a      	beq.n	80004ea <GPIO_Init+0x37a>
				{
					SET_BIT(EXTI->IMR, (1 << position));
 80004d4:	4b44      	ldr	r3, [pc, #272]	; (80005e8 <GPIO_Init+0x478>)
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	7efa      	ldrb	r2, [r7, #27]
 80004da:	2101      	movs	r1, #1
 80004dc:	fa01 f202 	lsl.w	r2, r1, r2
 80004e0:	4611      	mov	r1, r2
 80004e2:	4a41      	ldr	r2, [pc, #260]	; (80005e8 <GPIO_Init+0x478>)
 80004e4:	430b      	orrs	r3, r1
 80004e6:	6013      	str	r3, [r2, #0]
 80004e8:	e00a      	b.n	8000500 <GPIO_Init+0x390>
				}
				else
				{
					CLEAR_BIT(EXTI->IMR, (1 << position));
 80004ea:	4b3f      	ldr	r3, [pc, #252]	; (80005e8 <GPIO_Init+0x478>)
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	7efa      	ldrb	r2, [r7, #27]
 80004f0:	2101      	movs	r1, #1
 80004f2:	fa01 f202 	lsl.w	r2, r1, r2
 80004f6:	43d2      	mvns	r2, r2
 80004f8:	4611      	mov	r1, r2
 80004fa:	4a3b      	ldr	r2, [pc, #236]	; (80005e8 <GPIO_Init+0x478>)
 80004fc:	400b      	ands	r3, r1
 80004fe:	6013      	str	r3, [r2, #0]
				}

				/* Configure the event mask */
				if( (GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT )
 8000500:	683b      	ldr	r3, [r7, #0]
 8000502:	685b      	ldr	r3, [r3, #4]
 8000504:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000508:	2b00      	cmp	r3, #0
 800050a:	d00a      	beq.n	8000522 <GPIO_Init+0x3b2>
				{
					SET_BIT(EXTI->EMR, (1 << position));
 800050c:	4b36      	ldr	r3, [pc, #216]	; (80005e8 <GPIO_Init+0x478>)
 800050e:	685b      	ldr	r3, [r3, #4]
 8000510:	7efa      	ldrb	r2, [r7, #27]
 8000512:	2101      	movs	r1, #1
 8000514:	fa01 f202 	lsl.w	r2, r1, r2
 8000518:	4611      	mov	r1, r2
 800051a:	4a33      	ldr	r2, [pc, #204]	; (80005e8 <GPIO_Init+0x478>)
 800051c:	430b      	orrs	r3, r1
 800051e:	6053      	str	r3, [r2, #4]
 8000520:	e00a      	b.n	8000538 <GPIO_Init+0x3c8>
				}
				else
				{
					CLEAR_BIT(EXTI->EMR, (1 << position));
 8000522:	4b31      	ldr	r3, [pc, #196]	; (80005e8 <GPIO_Init+0x478>)
 8000524:	685b      	ldr	r3, [r3, #4]
 8000526:	7efa      	ldrb	r2, [r7, #27]
 8000528:	2101      	movs	r1, #1
 800052a:	fa01 f202 	lsl.w	r2, r1, r2
 800052e:	43d2      	mvns	r2, r2
 8000530:	4611      	mov	r1, r2
 8000532:	4a2d      	ldr	r2, [pc, #180]	; (80005e8 <GPIO_Init+0x478>)
 8000534:	400b      	ands	r3, r1
 8000536:	6053      	str	r3, [r2, #4]
				}

				/* Enable or disable the rising trigger */
				if( (GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE )
 8000538:	683b      	ldr	r3, [r7, #0]
 800053a:	685b      	ldr	r3, [r3, #4]
 800053c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000540:	2b00      	cmp	r3, #0
 8000542:	d00a      	beq.n	800055a <GPIO_Init+0x3ea>
				{
					SET_BIT(EXTI->RTSR, (1 << position));
 8000544:	4b28      	ldr	r3, [pc, #160]	; (80005e8 <GPIO_Init+0x478>)
 8000546:	689b      	ldr	r3, [r3, #8]
 8000548:	7efa      	ldrb	r2, [r7, #27]
 800054a:	2101      	movs	r1, #1
 800054c:	fa01 f202 	lsl.w	r2, r1, r2
 8000550:	4611      	mov	r1, r2
 8000552:	4a25      	ldr	r2, [pc, #148]	; (80005e8 <GPIO_Init+0x478>)
 8000554:	430b      	orrs	r3, r1
 8000556:	6093      	str	r3, [r2, #8]
 8000558:	e00a      	b.n	8000570 <GPIO_Init+0x400>
				}
				else
				{
					CLEAR_BIT(EXTI->RTSR, (1 << position));
 800055a:	4b23      	ldr	r3, [pc, #140]	; (80005e8 <GPIO_Init+0x478>)
 800055c:	689b      	ldr	r3, [r3, #8]
 800055e:	7efa      	ldrb	r2, [r7, #27]
 8000560:	2101      	movs	r1, #1
 8000562:	fa01 f202 	lsl.w	r2, r1, r2
 8000566:	43d2      	mvns	r2, r2
 8000568:	4611      	mov	r1, r2
 800056a:	4a1f      	ldr	r2, [pc, #124]	; (80005e8 <GPIO_Init+0x478>)
 800056c:	400b      	ands	r3, r1
 800056e:	6093      	str	r3, [r2, #8]
				}

				/* Enable or disable the falling trigger */
				if( (GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE )
 8000570:	683b      	ldr	r3, [r7, #0]
 8000572:	685b      	ldr	r3, [r3, #4]
 8000574:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000578:	2b00      	cmp	r3, #0
 800057a:	d00a      	beq.n	8000592 <GPIO_Init+0x422>
				{
					SET_BIT(EXTI->FTSR, (1 << position));
 800057c:	4b1a      	ldr	r3, [pc, #104]	; (80005e8 <GPIO_Init+0x478>)
 800057e:	68db      	ldr	r3, [r3, #12]
 8000580:	7efa      	ldrb	r2, [r7, #27]
 8000582:	2101      	movs	r1, #1
 8000584:	fa01 f202 	lsl.w	r2, r1, r2
 8000588:	4611      	mov	r1, r2
 800058a:	4a17      	ldr	r2, [pc, #92]	; (80005e8 <GPIO_Init+0x478>)
 800058c:	430b      	orrs	r3, r1
 800058e:	60d3      	str	r3, [r2, #12]
 8000590:	e00a      	b.n	80005a8 <GPIO_Init+0x438>
				}
				else
				{
					CLEAR_BIT(EXTI->FTSR, (1 << position));
 8000592:	4b15      	ldr	r3, [pc, #84]	; (80005e8 <GPIO_Init+0x478>)
 8000594:	68db      	ldr	r3, [r3, #12]
 8000596:	7efa      	ldrb	r2, [r7, #27]
 8000598:	2101      	movs	r1, #1
 800059a:	fa01 f202 	lsl.w	r2, r1, r2
 800059e:	43d2      	mvns	r2, r2
 80005a0:	4611      	mov	r1, r2
 80005a2:	4a11      	ldr	r2, [pc, #68]	; (80005e8 <GPIO_Init+0x478>)
 80005a4:	400b      	ands	r3, r1
 80005a6:	60d3      	str	r3, [r2, #12]

			}

		}

		config = 0x0;
 80005a8:	2300      	movs	r3, #0
 80005aa:	61fb      	str	r3, [r7, #28]
		registerOffset = 0;
 80005ac:	2300      	movs	r3, #0
 80005ae:	617b      	str	r3, [r7, #20]
	for(uint8_t position = 0; position < 16; position++)
 80005b0:	7efb      	ldrb	r3, [r7, #27]
 80005b2:	3301      	adds	r3, #1
 80005b4:	76fb      	strb	r3, [r7, #27]
 80005b6:	7efb      	ldrb	r3, [r7, #27]
 80005b8:	2b0f      	cmp	r3, #15
 80005ba:	f67f ae2d 	bls.w	8000218 <GPIO_Init+0xa8>
	}
}
 80005be:	bf00      	nop
 80005c0:	3724      	adds	r7, #36	; 0x24
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bc80      	pop	{r7}
 80005c6:	4770      	bx	lr
 80005c8:	40021000 	.word	0x40021000
 80005cc:	40010000 	.word	0x40010000
 80005d0:	40010800 	.word	0x40010800
 80005d4:	40010c00 	.word	0x40010c00
 80005d8:	40011000 	.word	0x40011000
 80005dc:	40011400 	.word	0x40011400
 80005e0:	40011800 	.word	0x40011800
 80005e4:	40011c00 	.word	0x40011c00
 80005e8:	40010400 	.word	0x40010400

080005ec <GPIO_TogglePin>:
}



void GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80005ec:	b480      	push	{r7}
 80005ee:	b083      	sub	sp, #12
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
 80005f4:	460b      	mov	r3, r1
 80005f6:	807b      	strh	r3, [r7, #2]
	if( (GPIOx->ODR & GPIO_Pin) )
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	68da      	ldr	r2, [r3, #12]
 80005fc:	887b      	ldrh	r3, [r7, #2]
 80005fe:	4013      	ands	r3, r2
 8000600:	2b00      	cmp	r3, #0
 8000602:	d007      	beq.n	8000614 <GPIO_TogglePin+0x28>
	{
		// State of pin was LOW
		GPIOx->BSRR |= ((uint32_t)GPIO_Pin << 16);
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	691a      	ldr	r2, [r3, #16]
 8000608:	887b      	ldrh	r3, [r7, #2]
 800060a:	041b      	lsls	r3, r3, #16
 800060c:	431a      	orrs	r2, r3
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	611a      	str	r2, [r3, #16]
	else
	{
		// State of pin was HIGH
		GPIOx->BSRR |= GPIO_Pin;
	}
}
 8000612:	e005      	b.n	8000620 <GPIO_TogglePin+0x34>
		GPIOx->BSRR |= GPIO_Pin;
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	691a      	ldr	r2, [r3, #16]
 8000618:	887b      	ldrh	r3, [r7, #2]
 800061a:	431a      	orrs	r2, r3
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	611a      	str	r2, [r3, #16]
}
 8000620:	bf00      	nop
 8000622:	370c      	adds	r7, #12
 8000624:	46bd      	mov	sp, r7
 8000626:	bc80      	pop	{r7}
 8000628:	4770      	bx	lr
	...

0800062c <RCC_OscConfig>:
 * 						For more information about the APIs, Check the function definitions					  *
 * 									  																		  *
 **************************************************************************************************************/

void RCC_OscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct)
{
 800062c:	b480      	push	{r7}
 800062e:	b083      	sub	sp, #12
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
	/*------------------------------- HSE Configuration ------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	f003 0301 	and.w	r3, r3, #1
 800063c:	2b00      	cmp	r3, #0
 800063e:	d011      	beq.n	8000664 <RCC_OscConfig+0x38>
	{
		if(RCC_OscInitStruct->HSEState == RCC_HSE_ON)
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	685b      	ldr	r3, [r3, #4]
 8000644:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000648:	d10c      	bne.n	8000664 <RCC_OscConfig+0x38>
		{
			SET_BIT(RCC->CR, RCC_CR_HSEON);				// Enable HSE
 800064a:	4b1f      	ldr	r3, [pc, #124]	; (80006c8 <RCC_OscConfig+0x9c>)
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	4a1e      	ldr	r2, [pc, #120]	; (80006c8 <RCC_OscConfig+0x9c>)
 8000650:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000654:	6013      	str	r3, [r2, #0]
			WAIT_FLAG_SET(RCC->CR, RCC_CR_HSERDY);		// Wait until HSERDY flag is set
 8000656:	bf00      	nop
 8000658:	4b1b      	ldr	r3, [pc, #108]	; (80006c8 <RCC_OscConfig+0x9c>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000660:	2b00      	cmp	r3, #0
 8000662:	d0f9      	beq.n	8000658 <RCC_OscConfig+0x2c>
		}
	}

	/*-------------------------------- PLL Configuration -----------------------*/
	if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	69db      	ldr	r3, [r3, #28]
 8000668:	2b02      	cmp	r3, #2
 800066a:	d128      	bne.n	80006be <RCC_OscConfig+0x92>
	{
		// 1. Disable PLL
		CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800066c:	4b16      	ldr	r3, [pc, #88]	; (80006c8 <RCC_OscConfig+0x9c>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	4a15      	ldr	r2, [pc, #84]	; (80006c8 <RCC_OscConfig+0x9c>)
 8000672:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000676:	6013      	str	r3, [r2, #0]

		// 2. Check whether PLLSOURCE is HSE or not
		if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	6a1b      	ldr	r3, [r3, #32]
 800067c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000680:	d105      	bne.n	800068e <RCC_OscConfig+0x62>
		{
			// Configure HSEPredivValue
			CLEAR_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE);
 8000682:	4b11      	ldr	r3, [pc, #68]	; (80006c8 <RCC_OscConfig+0x9c>)
 8000684:	685b      	ldr	r3, [r3, #4]
 8000686:	4a10      	ldr	r2, [pc, #64]	; (80006c8 <RCC_OscConfig+0x9c>)
 8000688:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800068c:	6053      	str	r3, [r2, #4]
		}

		// 3. Configure PLL source and PLL multiplication factor
		MODIFY_REG( RCC->CFGR, ( (RCC_CFGR_PLLSRC) | (RCC_CFGR_PLLMULL) ), ( (RCC_PLLSOURCE_HSE) | (RCC_OscInitStruct->PLL.PLLMUL) ) );
 800068e:	4b0e      	ldr	r3, [pc, #56]	; (80006c8 <RCC_OscConfig+0x9c>)
 8000690:	685b      	ldr	r3, [r3, #4]
 8000692:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800069a:	4313      	orrs	r3, r2
 800069c:	4a0a      	ldr	r2, [pc, #40]	; (80006c8 <RCC_OscConfig+0x9c>)
 800069e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80006a2:	6053      	str	r3, [r2, #4]

		// 4. Enable PLL
		SET_BIT(RCC->CR, RCC_CR_PLLON);
 80006a4:	4b08      	ldr	r3, [pc, #32]	; (80006c8 <RCC_OscConfig+0x9c>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4a07      	ldr	r2, [pc, #28]	; (80006c8 <RCC_OscConfig+0x9c>)
 80006aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80006ae:	6013      	str	r3, [r2, #0]

		// 5. Wait until PLL is ready
		WAIT_FLAG_SET(RCC->CR, RCC_CR_PLLRDY);
 80006b0:	bf00      	nop
 80006b2:	4b05      	ldr	r3, [pc, #20]	; (80006c8 <RCC_OscConfig+0x9c>)
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d0f9      	beq.n	80006b2 <RCC_OscConfig+0x86>
	}
}
 80006be:	bf00      	nop
 80006c0:	370c      	adds	r7, #12
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bc80      	pop	{r7}
 80006c6:	4770      	bx	lr
 80006c8:	40021000 	.word	0x40021000

080006cc <RCC_ClockConfig>:



void RCC_ClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency)
{
 80006cc:	b480      	push	{r7}
 80006ce:	b083      	sub	sp, #12
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
 80006d4:	6039      	str	r1, [r7, #0]
	// 1. Configure FLASH Latency
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, FLatency);
 80006d6:	4b1c      	ldr	r3, [pc, #112]	; (8000748 <RCC_ClockConfig+0x7c>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	f023 0207 	bic.w	r2, r3, #7
 80006de:	491a      	ldr	r1, [pc, #104]	; (8000748 <RCC_ClockConfig+0x7c>)
 80006e0:	683b      	ldr	r3, [r7, #0]
 80006e2:	4313      	orrs	r3, r2
 80006e4:	600b      	str	r3, [r1, #0]

	// 2. Configure APB prescaler
	MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80006e6:	4b19      	ldr	r3, [pc, #100]	; (800074c <RCC_ClockConfig+0x80>)
 80006e8:	685b      	ldr	r3, [r3, #4]
 80006ea:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	68db      	ldr	r3, [r3, #12]
 80006f2:	4916      	ldr	r1, [pc, #88]	; (800074c <RCC_ClockConfig+0x80>)
 80006f4:	4313      	orrs	r3, r2
 80006f6:	604b      	str	r3, [r1, #4]
	MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_ClkInitStruct->APB2CLKDivider);
 80006f8:	4b14      	ldr	r3, [pc, #80]	; (800074c <RCC_ClockConfig+0x80>)
 80006fa:	685b      	ldr	r3, [r3, #4]
 80006fc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	691b      	ldr	r3, [r3, #16]
 8000704:	4911      	ldr	r1, [pc, #68]	; (800074c <RCC_ClockConfig+0x80>)
 8000706:	4313      	orrs	r3, r2
 8000708:	604b      	str	r3, [r1, #4]

	// 3. Configure AHB prescaler
	MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800070a:	4b10      	ldr	r3, [pc, #64]	; (800074c <RCC_ClockConfig+0x80>)
 800070c:	685b      	ldr	r3, [r3, #4]
 800070e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	689b      	ldr	r3, [r3, #8]
 8000716:	490d      	ldr	r1, [pc, #52]	; (800074c <RCC_ClockConfig+0x80>)
 8000718:	4313      	orrs	r3, r2
 800071a:	604b      	str	r3, [r1, #4]

	// 4. Configure SYSCLK
	MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800071c:	4b0b      	ldr	r3, [pc, #44]	; (800074c <RCC_ClockConfig+0x80>)
 800071e:	685b      	ldr	r3, [r3, #4]
 8000720:	f023 0203 	bic.w	r2, r3, #3
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	685b      	ldr	r3, [r3, #4]
 8000728:	4908      	ldr	r1, [pc, #32]	; (800074c <RCC_ClockConfig+0x80>)
 800072a:	4313      	orrs	r3, r2
 800072c:	604b      	str	r3, [r1, #4]

	// 5. Wait until SYSCLK is PLLCLK
	WAIT_FLAG_SET(RCC->CFGR, RCC_CFGR_SWS_PLL);
 800072e:	bf00      	nop
 8000730:	4b06      	ldr	r3, [pc, #24]	; (800074c <RCC_ClockConfig+0x80>)
 8000732:	685b      	ldr	r3, [r3, #4]
 8000734:	f003 0308 	and.w	r3, r3, #8
 8000738:	2b00      	cmp	r3, #0
 800073a:	d0f9      	beq.n	8000730 <RCC_ClockConfig+0x64>
}
 800073c:	bf00      	nop
 800073e:	370c      	adds	r7, #12
 8000740:	46bd      	mov	sp, r7
 8000742:	bc80      	pop	{r7}
 8000744:	4770      	bx	lr
 8000746:	bf00      	nop
 8000748:	40022000 	.word	0x40022000
 800074c:	40021000 	.word	0x40021000

08000750 <TIM_Base_Init>:
 * 						For more information about the APIs, Check the function definitions					  *
 * 									  																		  *
 **************************************************************************************************************/

void TIM_Base_Init(TIM_HandleTypeDef *pTIMHandle)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b082      	sub	sp, #8
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
	// 1. Check state of TIMx is RESET
	if(pTIMHandle->State != TIM_STATE_RESET)
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	7f1b      	ldrb	r3, [r3, #28]
 800075c:	b2db      	uxtb	r3, r3
 800075e:	2b00      	cmp	r3, #0
 8000760:	d10b      	bne.n	800077a <TIM_Base_Init+0x2a>
		// State of TIMx is not RESET
		return;
	}

	// 2. Init Low level hardware of TIM : GPIO, CLOCK
	TIM_Base_MspInit(pTIMHandle->Instance);
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	4618      	mov	r0, r3
 8000768:	f000 faca 	bl	8000d00 <TIM_Base_MspInit>

	// 3. Set the Time Base configuration
	TIM_Base_SetConfig(pTIMHandle);
 800076c:	6878      	ldr	r0, [r7, #4]
 800076e:	f000 f81f 	bl	80007b0 <TIM_Base_SetConfig>

	// 4. Init the TIM state
	pTIMHandle->State = TIM_STATE_READY;
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	2201      	movs	r2, #1
 8000776:	771a      	strb	r2, [r3, #28]
 8000778:	e000      	b.n	800077c <TIM_Base_Init+0x2c>
		return;
 800077a:	bf00      	nop
}
 800077c:	3708      	adds	r7, #8
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}

08000782 <TIM_PWM_Init>:
}



void TIM_PWM_Init(TIM_HandleTypeDef *pTIMHandle)
{
 8000782:	b580      	push	{r7, lr}
 8000784:	b082      	sub	sp, #8
 8000786:	af00      	add	r7, sp, #0
 8000788:	6078      	str	r0, [r7, #4]
	// 1. Check state of TIMx is RESET
	if(pTIMHandle->State != TIM_STATE_RESET)
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	7f1b      	ldrb	r3, [r3, #28]
 800078e:	b2db      	uxtb	r3, r3
 8000790:	2b00      	cmp	r3, #0
 8000792:	d109      	bne.n	80007a8 <TIM_PWM_Init+0x26>
		// State of TIMx is not RESET
		return;
	}

	// 2. Init Low level hardware of TIM : GPIO, CLOCK
	TIM_PWM_MspInit(pTIMHandle);
 8000794:	6878      	ldr	r0, [r7, #4]
 8000796:	f000 fabf 	bl	8000d18 <TIM_PWM_MspInit>

	// 3. Set the Time Base configuration
	TIM_Base_SetConfig(pTIMHandle);
 800079a:	6878      	ldr	r0, [r7, #4]
 800079c:	f000 f808 	bl	80007b0 <TIM_Base_SetConfig>

	// 4. Init the TIM state
	pTIMHandle->State = TIM_STATE_READY;
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	2201      	movs	r2, #1
 80007a4:	771a      	strb	r2, [r3, #28]
 80007a6:	e000      	b.n	80007aa <TIM_PWM_Init+0x28>
		return;
 80007a8:	bf00      	nop
}
 80007aa:	3708      	adds	r7, #8
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}

080007b0 <TIM_Base_SetConfig>:
	 */
}


void TIM_Base_SetConfig(TIM_HandleTypeDef *pTIMHandle)
{
 80007b0:	b480      	push	{r7}
 80007b2:	b085      	sub	sp, #20
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0;
 80007b8:	2300      	movs	r3, #0
 80007ba:	60fb      	str	r3, [r7, #12]

	// 1. Configure counter mode
	temp |= pTIMHandle->Init.CounterMode;
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	689b      	ldr	r3, [r3, #8]
 80007c0:	68fa      	ldr	r2, [r7, #12]
 80007c2:	4313      	orrs	r3, r2
 80007c4:	60fb      	str	r3, [r7, #12]

	// 2. Decide the use of Auto-reload preload
	temp |= pTIMHandle->Init.AutoReloadPreload;
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	699b      	ldr	r3, [r3, #24]
 80007ca:	68fa      	ldr	r2, [r7, #12]
 80007cc:	4313      	orrs	r3, r2
 80007ce:	60fb      	str	r3, [r7, #12]

	MODIFY_REG(pTIMHandle->Instance->CR1, (TIM_CR1_DIR | TIM_CR1_CMS | TIM_CR1_ARPE), temp);
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	f023 01f0 	bic.w	r1, r3, #240	; 0xf0
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	68fa      	ldr	r2, [r7, #12]
 80007e0:	430a      	orrs	r2, r1
 80007e2:	601a      	str	r2, [r3, #0]

	// 3. Configure ARR value
	pTIMHandle->Instance->ARR = (uint32_t)pTIMHandle->Init.Period;
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	687a      	ldr	r2, [r7, #4]
 80007ea:	68d2      	ldr	r2, [r2, #12]
 80007ec:	62da      	str	r2, [r3, #44]	; 0x2c

	// 4. Configure Prescaler value
	pTIMHandle->Instance->PSC = pTIMHandle->Init.Prescaler;
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	687a      	ldr	r2, [r7, #4]
 80007f4:	6852      	ldr	r2, [r2, #4]
 80007f6:	629a      	str	r2, [r3, #40]	; 0x28

	// 5. Configure Repetition counter value
	pTIMHandle->Instance->RCR = pTIMHandle->Init.RepetitionCounter;
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	687a      	ldr	r2, [r7, #4]
 80007fe:	6952      	ldr	r2, [r2, #20]
 8000800:	631a      	str	r2, [r3, #48]	; 0x30

	// 6. Generate update event to reload some registers
	pTIMHandle->Instance->EGR |= TIM_EGR_UG;
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	695a      	ldr	r2, [r3, #20]
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	f042 0201 	orr.w	r2, r2, #1
 8000810:	615a      	str	r2, [r3, #20]
}
 8000812:	bf00      	nop
 8000814:	3714      	adds	r7, #20
 8000816:	46bd      	mov	sp, r7
 8000818:	bc80      	pop	{r7}
 800081a:	4770      	bx	lr

0800081c <TIM_PWM_ConfigChannel>:


void TIM_PWM_ConfigChannel(TIM_HandleTypeDef *pTIMHandle, TIM_OC_InitTypeDef *sConfig, uint32_t Channel)
{
 800081c:	b480      	push	{r7}
 800081e:	b085      	sub	sp, #20
 8000820:	af00      	add	r7, sp, #0
 8000822:	60f8      	str	r0, [r7, #12]
 8000824:	60b9      	str	r1, [r7, #8]
 8000826:	607a      	str	r2, [r7, #4]
	switch (Channel)
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	2b0c      	cmp	r3, #12
 800082c:	f200 80d3 	bhi.w	80009d6 <TIM_PWM_ConfigChannel+0x1ba>
 8000830:	a201      	add	r2, pc, #4	; (adr r2, 8000838 <TIM_PWM_ConfigChannel+0x1c>)
 8000832:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000836:	bf00      	nop
 8000838:	0800086d 	.word	0x0800086d
 800083c:	080009d7 	.word	0x080009d7
 8000840:	080009d7 	.word	0x080009d7
 8000844:	080009d7 	.word	0x080009d7
 8000848:	080008c5 	.word	0x080008c5
 800084c:	080009d7 	.word	0x080009d7
 8000850:	080009d7 	.word	0x080009d7
 8000854:	080009d7 	.word	0x080009d7
 8000858:	08000921 	.word	0x08000921
 800085c:	080009d7 	.word	0x080009d7
 8000860:	080009d7 	.word	0x080009d7
 8000864:	080009d7 	.word	0x080009d7
 8000868:	0800097b 	.word	0x0800097b
	{
		case TIM_CHANNEL_1:
		{
			// 1. Disable the channel
			pTIMHandle->Instance->CCER &= ~TIM_CCER_CC1E;
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	6a1a      	ldr	r2, [r3, #32]
 8000872:	68fb      	ldr	r3, [r7, #12]
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	f022 0201 	bic.w	r2, r2, #1
 800087a:	621a      	str	r2, [r3, #32]

			// 2. Reset the output compare mode bits and Select the Output Compare Mode
			MODIFY_REG(pTIMHandle->Instance->CCMR1, (TIM_CCMR1_CC1S | TIM_CCMR1_OC1M), sConfig->OCMode);
 800087c:	68fb      	ldr	r3, [r7, #12]
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	699b      	ldr	r3, [r3, #24]
 8000882:	f023 0173 	bic.w	r1, r3, #115	; 0x73
 8000886:	68bb      	ldr	r3, [r7, #8]
 8000888:	681a      	ldr	r2, [r3, #0]
 800088a:	68fb      	ldr	r3, [r7, #12]
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	430a      	orrs	r2, r1
 8000890:	619a      	str	r2, [r3, #24]

			// 3. Reset the Output Polarity level and Set the Output Compare Polarity
			MODIFY_REG(pTIMHandle->Instance->CCER, TIM_CCER_CC1P, sConfig->OCPolarity);
 8000892:	68fb      	ldr	r3, [r7, #12]
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	6a1b      	ldr	r3, [r3, #32]
 8000898:	f023 0102 	bic.w	r1, r3, #2
 800089c:	68bb      	ldr	r3, [r7, #8]
 800089e:	689a      	ldr	r2, [r3, #8]
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	430a      	orrs	r2, r1
 80008a6:	621a      	str	r2, [r3, #32]

			// 4. Set the Capture Compare Register value
			pTIMHandle->Instance->CCR1 = sConfig->Pulse;
 80008a8:	68fb      	ldr	r3, [r7, #12]
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	68ba      	ldr	r2, [r7, #8]
 80008ae:	6852      	ldr	r2, [r2, #4]
 80008b0:	635a      	str	r2, [r3, #52]	; 0x34

			// 5. Set the Preload enable bit for channel1
			pTIMHandle->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80008b2:	68fb      	ldr	r3, [r7, #12]
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	699a      	ldr	r2, [r3, #24]
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	f042 0208 	orr.w	r2, r2, #8
 80008c0:	619a      	str	r2, [r3, #24]

			break;
 80008c2:	e089      	b.n	80009d8 <TIM_PWM_ConfigChannel+0x1bc>
		}

		case TIM_CHANNEL_2:
		{
			// 1. Disable the channel
			pTIMHandle->Instance->CCER &= ~TIM_CCER_CC2E;
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	6a1a      	ldr	r2, [r3, #32]
 80008ca:	68fb      	ldr	r3, [r7, #12]
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	f022 0210 	bic.w	r2, r2, #16
 80008d2:	621a      	str	r2, [r3, #32]

			// 2. Reset the output compare mode bits and Select the Output Compare Mode
			MODIFY_REG(pTIMHandle->Instance->CCMR1, (TIM_CCMR1_CC2S | TIM_CCMR1_OC2M), (sConfig->OCMode << 8U));
 80008d4:	68fb      	ldr	r3, [r7, #12]
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	699b      	ldr	r3, [r3, #24]
 80008da:	f423 41e6 	bic.w	r1, r3, #29440	; 0x7300
 80008de:	68bb      	ldr	r3, [r7, #8]
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	021a      	lsls	r2, r3, #8
 80008e4:	68fb      	ldr	r3, [r7, #12]
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	430a      	orrs	r2, r1
 80008ea:	619a      	str	r2, [r3, #24]

			// 3. Reset the Output Polarity level and Set the Output Compare Polarity
			MODIFY_REG(pTIMHandle->Instance->CCER, TIM_CCER_CC2P, (sConfig->OCPolarity << 4U));
 80008ec:	68fb      	ldr	r3, [r7, #12]
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	6a1b      	ldr	r3, [r3, #32]
 80008f2:	f023 0120 	bic.w	r1, r3, #32
 80008f6:	68bb      	ldr	r3, [r7, #8]
 80008f8:	689b      	ldr	r3, [r3, #8]
 80008fa:	011a      	lsls	r2, r3, #4
 80008fc:	68fb      	ldr	r3, [r7, #12]
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	430a      	orrs	r2, r1
 8000902:	621a      	str	r2, [r3, #32]

			// 4. Set the Capture Compare Register value
			pTIMHandle->Instance->CCR2 = sConfig->Pulse;
 8000904:	68fb      	ldr	r3, [r7, #12]
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	68ba      	ldr	r2, [r7, #8]
 800090a:	6852      	ldr	r2, [r2, #4]
 800090c:	639a      	str	r2, [r3, #56]	; 0x38

			// 5. Set the Preload enable bit for channel1
			pTIMHandle->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800090e:	68fb      	ldr	r3, [r7, #12]
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	699a      	ldr	r2, [r3, #24]
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800091c:	619a      	str	r2, [r3, #24]

			break;
 800091e:	e05b      	b.n	80009d8 <TIM_PWM_ConfigChannel+0x1bc>
		}

		case TIM_CHANNEL_3:
		{
			// 1. Disable the channel
			pTIMHandle->Instance->CCER &= ~TIM_CCER_CC3E;
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	6a1a      	ldr	r2, [r3, #32]
 8000926:	68fb      	ldr	r3, [r7, #12]
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800092e:	621a      	str	r2, [r3, #32]

			// 2. Reset the output compare mode bits and Select the Output Compare Mode
			MODIFY_REG(pTIMHandle->Instance->CCMR2, (TIM_CCMR2_CC3S | TIM_CCMR2_OC3M), sConfig->OCMode);
 8000930:	68fb      	ldr	r3, [r7, #12]
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	69db      	ldr	r3, [r3, #28]
 8000936:	f023 0173 	bic.w	r1, r3, #115	; 0x73
 800093a:	68bb      	ldr	r3, [r7, #8]
 800093c:	681a      	ldr	r2, [r3, #0]
 800093e:	68fb      	ldr	r3, [r7, #12]
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	430a      	orrs	r2, r1
 8000944:	61da      	str	r2, [r3, #28]

			// 3. Reset the Output Polarity level and Set the Output Compare Polarity
			MODIFY_REG(pTIMHandle->Instance->CCER, TIM_CCER_CC3P, (sConfig->OCPolarity << 8U));
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	6a1b      	ldr	r3, [r3, #32]
 800094c:	f423 7100 	bic.w	r1, r3, #512	; 0x200
 8000950:	68bb      	ldr	r3, [r7, #8]
 8000952:	689b      	ldr	r3, [r3, #8]
 8000954:	021a      	lsls	r2, r3, #8
 8000956:	68fb      	ldr	r3, [r7, #12]
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	430a      	orrs	r2, r1
 800095c:	621a      	str	r2, [r3, #32]

			// 4. Set the Capture Compare Register value
			pTIMHandle->Instance->CCR3 = sConfig->Pulse;
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	68ba      	ldr	r2, [r7, #8]
 8000964:	6852      	ldr	r2, [r2, #4]
 8000966:	63da      	str	r2, [r3, #60]	; 0x3c

			// 5. Set the Preload enable bit for channel1
			pTIMHandle->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	69da      	ldr	r2, [r3, #28]
 800096e:	68fb      	ldr	r3, [r7, #12]
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	f042 0208 	orr.w	r2, r2, #8
 8000976:	61da      	str	r2, [r3, #28]

			break;
 8000978:	e02e      	b.n	80009d8 <TIM_PWM_ConfigChannel+0x1bc>
		}

		case TIM_CHANNEL_4:
		{
			// 1. Disable the channel
			pTIMHandle->Instance->CCER &= ~TIM_CCER_CC4E;
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	6a1a      	ldr	r2, [r3, #32]
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8000988:	621a      	str	r2, [r3, #32]

			// 2. Reset the output compare mode bits and Select the Output Compare Mode
			MODIFY_REG(pTIMHandle->Instance->CCMR2, (TIM_CCMR2_CC4S | TIM_CCMR2_OC4M), (sConfig->OCMode << 8U));
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	69db      	ldr	r3, [r3, #28]
 8000990:	f423 41e6 	bic.w	r1, r3, #29440	; 0x7300
 8000994:	68bb      	ldr	r3, [r7, #8]
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	021a      	lsls	r2, r3, #8
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	430a      	orrs	r2, r1
 80009a0:	61da      	str	r2, [r3, #28]

			// 3. Reset the Output Polarity level and Set the Output Compare Polarity
			MODIFY_REG(pTIMHandle->Instance->CCER, TIM_CCER_CC4P, (sConfig->OCPolarity << 12U));
 80009a2:	68fb      	ldr	r3, [r7, #12]
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	6a1b      	ldr	r3, [r3, #32]
 80009a8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80009ac:	68bb      	ldr	r3, [r7, #8]
 80009ae:	689b      	ldr	r3, [r3, #8]
 80009b0:	031a      	lsls	r2, r3, #12
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	430a      	orrs	r2, r1
 80009b8:	621a      	str	r2, [r3, #32]

			// 4. Set the Capture Compare Register value
			pTIMHandle->Instance->CCR4 = sConfig->Pulse;
 80009ba:	68fb      	ldr	r3, [r7, #12]
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	68ba      	ldr	r2, [r7, #8]
 80009c0:	6852      	ldr	r2, [r2, #4]
 80009c2:	641a      	str	r2, [r3, #64]	; 0x40

			// 5. Set the Preload enable bit for channel1
			pTIMHandle->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	69da      	ldr	r2, [r3, #28]
 80009ca:	68fb      	ldr	r3, [r7, #12]
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80009d2:	61da      	str	r2, [r3, #28]

			break;
 80009d4:	e000      	b.n	80009d8 <TIM_PWM_ConfigChannel+0x1bc>
		}
		default :
			break;
 80009d6:	bf00      	nop
	}
}
 80009d8:	bf00      	nop
 80009da:	3714      	adds	r7, #20
 80009dc:	46bd      	mov	sp, r7
 80009de:	bc80      	pop	{r7}
 80009e0:	4770      	bx	lr
 80009e2:	bf00      	nop

080009e4 <TIM_PeripheralClockControl>:


void TIM_PeripheralClockControl(TIM_TypeDef *TIMx, uint8_t En_or_Di)
{
 80009e4:	b480      	push	{r7}
 80009e6:	b083      	sub	sp, #12
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
 80009ec:	460b      	mov	r3, r1
 80009ee:	70fb      	strb	r3, [r7, #3]
	if(En_or_Di == ENABLE)
 80009f0:	78fb      	ldrb	r3, [r7, #3]
 80009f2:	2b01      	cmp	r3, #1
 80009f4:	d157      	bne.n	8000aa6 <TIM_PeripheralClockControl+0xc2>
	{
		if(TIMx == TIM1)		RCC_TIM1_CLK_ENABLE();
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	4a5a      	ldr	r2, [pc, #360]	; (8000b64 <TIM_PeripheralClockControl+0x180>)
 80009fa:	4293      	cmp	r3, r2
 80009fc:	d106      	bne.n	8000a0c <TIM_PeripheralClockControl+0x28>
 80009fe:	4b5a      	ldr	r3, [pc, #360]	; (8000b68 <TIM_PeripheralClockControl+0x184>)
 8000a00:	699b      	ldr	r3, [r3, #24]
 8000a02:	4a59      	ldr	r2, [pc, #356]	; (8000b68 <TIM_PeripheralClockControl+0x184>)
 8000a04:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000a08:	6193      	str	r3, [r2, #24]
		else if(TIMx == TIM5)	RCC_TIM5_CLK_DISABLE();
		else if(TIMx == TIM6)	RCC_TIM6_CLK_DISABLE();
		else if(TIMx == TIM7)	RCC_TIM7_CLK_DISABLE();
		else if(TIMx == TIM8)	RCC_TIM8_CLK_DISABLE();
	}
}
 8000a0a:	e0a6      	b.n	8000b5a <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM2)	RCC_TIM2_CLK_ENABLE();
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000a12:	d106      	bne.n	8000a22 <TIM_PeripheralClockControl+0x3e>
 8000a14:	4b54      	ldr	r3, [pc, #336]	; (8000b68 <TIM_PeripheralClockControl+0x184>)
 8000a16:	69db      	ldr	r3, [r3, #28]
 8000a18:	4a53      	ldr	r2, [pc, #332]	; (8000b68 <TIM_PeripheralClockControl+0x184>)
 8000a1a:	f043 0301 	orr.w	r3, r3, #1
 8000a1e:	61d3      	str	r3, [r2, #28]
}
 8000a20:	e09b      	b.n	8000b5a <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM3)	RCC_TIM3_CLK_ENABLE();
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	4a51      	ldr	r2, [pc, #324]	; (8000b6c <TIM_PeripheralClockControl+0x188>)
 8000a26:	4293      	cmp	r3, r2
 8000a28:	d106      	bne.n	8000a38 <TIM_PeripheralClockControl+0x54>
 8000a2a:	4b4f      	ldr	r3, [pc, #316]	; (8000b68 <TIM_PeripheralClockControl+0x184>)
 8000a2c:	69db      	ldr	r3, [r3, #28]
 8000a2e:	4a4e      	ldr	r2, [pc, #312]	; (8000b68 <TIM_PeripheralClockControl+0x184>)
 8000a30:	f043 0302 	orr.w	r3, r3, #2
 8000a34:	61d3      	str	r3, [r2, #28]
}
 8000a36:	e090      	b.n	8000b5a <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM4)	RCC_TIM4_CLK_ENABLE();
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	4a4d      	ldr	r2, [pc, #308]	; (8000b70 <TIM_PeripheralClockControl+0x18c>)
 8000a3c:	4293      	cmp	r3, r2
 8000a3e:	d106      	bne.n	8000a4e <TIM_PeripheralClockControl+0x6a>
 8000a40:	4b49      	ldr	r3, [pc, #292]	; (8000b68 <TIM_PeripheralClockControl+0x184>)
 8000a42:	69db      	ldr	r3, [r3, #28]
 8000a44:	4a48      	ldr	r2, [pc, #288]	; (8000b68 <TIM_PeripheralClockControl+0x184>)
 8000a46:	f043 0304 	orr.w	r3, r3, #4
 8000a4a:	61d3      	str	r3, [r2, #28]
}
 8000a4c:	e085      	b.n	8000b5a <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM5)	RCC_TIM5_CLK_ENABLE();
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	4a48      	ldr	r2, [pc, #288]	; (8000b74 <TIM_PeripheralClockControl+0x190>)
 8000a52:	4293      	cmp	r3, r2
 8000a54:	d106      	bne.n	8000a64 <TIM_PeripheralClockControl+0x80>
 8000a56:	4b44      	ldr	r3, [pc, #272]	; (8000b68 <TIM_PeripheralClockControl+0x184>)
 8000a58:	69db      	ldr	r3, [r3, #28]
 8000a5a:	4a43      	ldr	r2, [pc, #268]	; (8000b68 <TIM_PeripheralClockControl+0x184>)
 8000a5c:	f043 0308 	orr.w	r3, r3, #8
 8000a60:	61d3      	str	r3, [r2, #28]
}
 8000a62:	e07a      	b.n	8000b5a <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM6)	RCC_TIM6_CLK_ENABLE();
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	4a44      	ldr	r2, [pc, #272]	; (8000b78 <TIM_PeripheralClockControl+0x194>)
 8000a68:	4293      	cmp	r3, r2
 8000a6a:	d106      	bne.n	8000a7a <TIM_PeripheralClockControl+0x96>
 8000a6c:	4b3e      	ldr	r3, [pc, #248]	; (8000b68 <TIM_PeripheralClockControl+0x184>)
 8000a6e:	69db      	ldr	r3, [r3, #28]
 8000a70:	4a3d      	ldr	r2, [pc, #244]	; (8000b68 <TIM_PeripheralClockControl+0x184>)
 8000a72:	f043 0310 	orr.w	r3, r3, #16
 8000a76:	61d3      	str	r3, [r2, #28]
}
 8000a78:	e06f      	b.n	8000b5a <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM7)	RCC_TIM7_CLK_ENABLE();
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	4a3f      	ldr	r2, [pc, #252]	; (8000b7c <TIM_PeripheralClockControl+0x198>)
 8000a7e:	4293      	cmp	r3, r2
 8000a80:	d106      	bne.n	8000a90 <TIM_PeripheralClockControl+0xac>
 8000a82:	4b39      	ldr	r3, [pc, #228]	; (8000b68 <TIM_PeripheralClockControl+0x184>)
 8000a84:	69db      	ldr	r3, [r3, #28]
 8000a86:	4a38      	ldr	r2, [pc, #224]	; (8000b68 <TIM_PeripheralClockControl+0x184>)
 8000a88:	f043 0320 	orr.w	r3, r3, #32
 8000a8c:	61d3      	str	r3, [r2, #28]
}
 8000a8e:	e064      	b.n	8000b5a <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM8)	RCC_TIM8_CLK_ENABLE();
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	4a3b      	ldr	r2, [pc, #236]	; (8000b80 <TIM_PeripheralClockControl+0x19c>)
 8000a94:	4293      	cmp	r3, r2
 8000a96:	d160      	bne.n	8000b5a <TIM_PeripheralClockControl+0x176>
 8000a98:	4b33      	ldr	r3, [pc, #204]	; (8000b68 <TIM_PeripheralClockControl+0x184>)
 8000a9a:	699b      	ldr	r3, [r3, #24]
 8000a9c:	4a32      	ldr	r2, [pc, #200]	; (8000b68 <TIM_PeripheralClockControl+0x184>)
 8000a9e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000aa2:	6193      	str	r3, [r2, #24]
}
 8000aa4:	e059      	b.n	8000b5a <TIM_PeripheralClockControl+0x176>
	else if(En_or_Di == DISABLE)
 8000aa6:	78fb      	ldrb	r3, [r7, #3]
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d156      	bne.n	8000b5a <TIM_PeripheralClockControl+0x176>
		if(TIMx == TIM1)		RCC_TIM1_CLK_DISABLE();
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	4a2d      	ldr	r2, [pc, #180]	; (8000b64 <TIM_PeripheralClockControl+0x180>)
 8000ab0:	4293      	cmp	r3, r2
 8000ab2:	d106      	bne.n	8000ac2 <TIM_PeripheralClockControl+0xde>
 8000ab4:	4b2c      	ldr	r3, [pc, #176]	; (8000b68 <TIM_PeripheralClockControl+0x184>)
 8000ab6:	699b      	ldr	r3, [r3, #24]
 8000ab8:	4a2b      	ldr	r2, [pc, #172]	; (8000b68 <TIM_PeripheralClockControl+0x184>)
 8000aba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000abe:	6193      	str	r3, [r2, #24]
}
 8000ac0:	e04b      	b.n	8000b5a <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM2)	RCC_TIM2_CLK_DISABLE();
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000ac8:	d106      	bne.n	8000ad8 <TIM_PeripheralClockControl+0xf4>
 8000aca:	4b27      	ldr	r3, [pc, #156]	; (8000b68 <TIM_PeripheralClockControl+0x184>)
 8000acc:	69db      	ldr	r3, [r3, #28]
 8000ace:	4a26      	ldr	r2, [pc, #152]	; (8000b68 <TIM_PeripheralClockControl+0x184>)
 8000ad0:	f023 0301 	bic.w	r3, r3, #1
 8000ad4:	61d3      	str	r3, [r2, #28]
}
 8000ad6:	e040      	b.n	8000b5a <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM3)	RCC_TIM3_CLK_DISABLE();
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	4a24      	ldr	r2, [pc, #144]	; (8000b6c <TIM_PeripheralClockControl+0x188>)
 8000adc:	4293      	cmp	r3, r2
 8000ade:	d106      	bne.n	8000aee <TIM_PeripheralClockControl+0x10a>
 8000ae0:	4b21      	ldr	r3, [pc, #132]	; (8000b68 <TIM_PeripheralClockControl+0x184>)
 8000ae2:	69db      	ldr	r3, [r3, #28]
 8000ae4:	4a20      	ldr	r2, [pc, #128]	; (8000b68 <TIM_PeripheralClockControl+0x184>)
 8000ae6:	f023 0302 	bic.w	r3, r3, #2
 8000aea:	61d3      	str	r3, [r2, #28]
}
 8000aec:	e035      	b.n	8000b5a <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM4)	RCC_TIM4_CLK_DISABLE();
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	4a1f      	ldr	r2, [pc, #124]	; (8000b70 <TIM_PeripheralClockControl+0x18c>)
 8000af2:	4293      	cmp	r3, r2
 8000af4:	d106      	bne.n	8000b04 <TIM_PeripheralClockControl+0x120>
 8000af6:	4b1c      	ldr	r3, [pc, #112]	; (8000b68 <TIM_PeripheralClockControl+0x184>)
 8000af8:	69db      	ldr	r3, [r3, #28]
 8000afa:	4a1b      	ldr	r2, [pc, #108]	; (8000b68 <TIM_PeripheralClockControl+0x184>)
 8000afc:	f023 0304 	bic.w	r3, r3, #4
 8000b00:	61d3      	str	r3, [r2, #28]
}
 8000b02:	e02a      	b.n	8000b5a <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM5)	RCC_TIM5_CLK_DISABLE();
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	4a1b      	ldr	r2, [pc, #108]	; (8000b74 <TIM_PeripheralClockControl+0x190>)
 8000b08:	4293      	cmp	r3, r2
 8000b0a:	d106      	bne.n	8000b1a <TIM_PeripheralClockControl+0x136>
 8000b0c:	4b16      	ldr	r3, [pc, #88]	; (8000b68 <TIM_PeripheralClockControl+0x184>)
 8000b0e:	69db      	ldr	r3, [r3, #28]
 8000b10:	4a15      	ldr	r2, [pc, #84]	; (8000b68 <TIM_PeripheralClockControl+0x184>)
 8000b12:	f023 0308 	bic.w	r3, r3, #8
 8000b16:	61d3      	str	r3, [r2, #28]
}
 8000b18:	e01f      	b.n	8000b5a <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM6)	RCC_TIM6_CLK_DISABLE();
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	4a16      	ldr	r2, [pc, #88]	; (8000b78 <TIM_PeripheralClockControl+0x194>)
 8000b1e:	4293      	cmp	r3, r2
 8000b20:	d106      	bne.n	8000b30 <TIM_PeripheralClockControl+0x14c>
 8000b22:	4b11      	ldr	r3, [pc, #68]	; (8000b68 <TIM_PeripheralClockControl+0x184>)
 8000b24:	69db      	ldr	r3, [r3, #28]
 8000b26:	4a10      	ldr	r2, [pc, #64]	; (8000b68 <TIM_PeripheralClockControl+0x184>)
 8000b28:	f023 0310 	bic.w	r3, r3, #16
 8000b2c:	61d3      	str	r3, [r2, #28]
}
 8000b2e:	e014      	b.n	8000b5a <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM7)	RCC_TIM7_CLK_DISABLE();
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	4a12      	ldr	r2, [pc, #72]	; (8000b7c <TIM_PeripheralClockControl+0x198>)
 8000b34:	4293      	cmp	r3, r2
 8000b36:	d106      	bne.n	8000b46 <TIM_PeripheralClockControl+0x162>
 8000b38:	4b0b      	ldr	r3, [pc, #44]	; (8000b68 <TIM_PeripheralClockControl+0x184>)
 8000b3a:	69db      	ldr	r3, [r3, #28]
 8000b3c:	4a0a      	ldr	r2, [pc, #40]	; (8000b68 <TIM_PeripheralClockControl+0x184>)
 8000b3e:	f023 0320 	bic.w	r3, r3, #32
 8000b42:	61d3      	str	r3, [r2, #28]
}
 8000b44:	e009      	b.n	8000b5a <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM8)	RCC_TIM8_CLK_DISABLE();
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	4a0d      	ldr	r2, [pc, #52]	; (8000b80 <TIM_PeripheralClockControl+0x19c>)
 8000b4a:	4293      	cmp	r3, r2
 8000b4c:	d105      	bne.n	8000b5a <TIM_PeripheralClockControl+0x176>
 8000b4e:	4b06      	ldr	r3, [pc, #24]	; (8000b68 <TIM_PeripheralClockControl+0x184>)
 8000b50:	699b      	ldr	r3, [r3, #24]
 8000b52:	4a05      	ldr	r2, [pc, #20]	; (8000b68 <TIM_PeripheralClockControl+0x184>)
 8000b54:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000b58:	6193      	str	r3, [r2, #24]
}
 8000b5a:	bf00      	nop
 8000b5c:	370c      	adds	r7, #12
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bc80      	pop	{r7}
 8000b62:	4770      	bx	lr
 8000b64:	40012c00 	.word	0x40012c00
 8000b68:	40021000 	.word	0x40021000
 8000b6c:	40000400 	.word	0x40000400
 8000b70:	40000800 	.word	0x40000800
 8000b74:	40000c00 	.word	0x40000c00
 8000b78:	40001000 	.word	0x40001000
 8000b7c:	40001400 	.word	0x40001400
 8000b80:	40013400 	.word	0x40013400

08000b84 <TIM_PWM_Start>:


void TIM_PWM_Start(TIM_HandleTypeDef *pTIMHandle, uint32_t Channel)
{
 8000b84:	b480      	push	{r7}
 8000b86:	b083      	sub	sp, #12
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
 8000b8c:	6039      	str	r1, [r7, #0]
	// Enable the channel
	if(Channel == TIM_CHANNEL_1)		pTIMHandle->Instance->CCER |= TIM_CCER_CC1E;
 8000b8e:	683b      	ldr	r3, [r7, #0]
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d108      	bne.n	8000ba6 <TIM_PWM_Start+0x22>
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	6a1a      	ldr	r2, [r3, #32]
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	f042 0201 	orr.w	r2, r2, #1
 8000ba2:	621a      	str	r2, [r3, #32]
 8000ba4:	e022      	b.n	8000bec <TIM_PWM_Start+0x68>
	else if(Channel == TIM_CHANNEL_2)	pTIMHandle->Instance->CCER |= TIM_CCER_CC2E;
 8000ba6:	683b      	ldr	r3, [r7, #0]
 8000ba8:	2b04      	cmp	r3, #4
 8000baa:	d108      	bne.n	8000bbe <TIM_PWM_Start+0x3a>
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	6a1a      	ldr	r2, [r3, #32]
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	f042 0210 	orr.w	r2, r2, #16
 8000bba:	621a      	str	r2, [r3, #32]
 8000bbc:	e016      	b.n	8000bec <TIM_PWM_Start+0x68>
	else if(Channel == TIM_CHANNEL_3)	pTIMHandle->Instance->CCER |= TIM_CCER_CC3E;
 8000bbe:	683b      	ldr	r3, [r7, #0]
 8000bc0:	2b08      	cmp	r3, #8
 8000bc2:	d108      	bne.n	8000bd6 <TIM_PWM_Start+0x52>
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	6a1a      	ldr	r2, [r3, #32]
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000bd2:	621a      	str	r2, [r3, #32]
 8000bd4:	e00a      	b.n	8000bec <TIM_PWM_Start+0x68>
	else if(Channel == TIM_CHANNEL_4)	pTIMHandle->Instance->CCER |= TIM_CCER_CC4E;
 8000bd6:	683b      	ldr	r3, [r7, #0]
 8000bd8:	2b0c      	cmp	r3, #12
 8000bda:	d107      	bne.n	8000bec <TIM_PWM_Start+0x68>
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	6a1a      	ldr	r2, [r3, #32]
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000bea:	621a      	str	r2, [r3, #32]

	// Enable the Main output
	pTIMHandle->Instance->BDTR |= TIM_BDTR_MOE;
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000bfa:	645a      	str	r2, [r3, #68]	; 0x44

	// Enable the TIM1
	pTIMHandle->Instance->CR1 |= TIM_CR1_CEN;
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	681a      	ldr	r2, [r3, #0]
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	f042 0201 	orr.w	r2, r2, #1
 8000c0a:	601a      	str	r2, [r3, #0]
}
 8000c0c:	bf00      	nop
 8000c0e:	370c      	adds	r7, #12
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bc80      	pop	{r7}
 8000c14:	4770      	bx	lr
	...

08000c18 <TIM_IRQHandling>:



void TIM_IRQHandling(TIM_HandleTypeDef *pTIMHandle)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b084      	sub	sp, #16
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
	/* Interrupt handling for TIM */

	uint32_t temp1, temp2;

	// 1. Handle for interrupt generated by Update Event
	temp1 = READ_BIT(pTIMHandle->Instance->SR, TIM_SR_UIF);
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	691b      	ldr	r3, [r3, #16]
 8000c26:	f003 0301 	and.w	r3, r3, #1
 8000c2a:	60fb      	str	r3, [r7, #12]
	temp2 = READ_BIT(pTIMHandle->Instance->DIER, TIM_DIER_UIE);
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	68db      	ldr	r3, [r3, #12]
 8000c32:	f003 0301 	and.w	r3, r3, #1
 8000c36:	60bb      	str	r3, [r7, #8]

	if(temp1 && temp2)
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d00b      	beq.n	8000c56 <TIM_IRQHandling+0x3e>
 8000c3e:	68bb      	ldr	r3, [r7, #8]
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d008      	beq.n	8000c56 <TIM_IRQHandling+0x3e>
	{
		// This interrupt is generated by Update Event

		CLEAR_FLAG(TIM6->SR, TIM_SR_UIF);
 8000c44:	4b06      	ldr	r3, [pc, #24]	; (8000c60 <TIM_IRQHandling+0x48>)
 8000c46:	691b      	ldr	r3, [r3, #16]
 8000c48:	4a05      	ldr	r2, [pc, #20]	; (8000c60 <TIM_IRQHandling+0x48>)
 8000c4a:	f023 0301 	bic.w	r3, r3, #1
 8000c4e:	6113      	str	r3, [r2, #16]

		TIM_PeriodElapsedCallback(pTIMHandle);
 8000c50:	6878      	ldr	r0, [r7, #4]
 8000c52:	f000 fb15 	bl	8001280 <TIM_PeriodElapsedCallback>
	}
}
 8000c56:	bf00      	nop
 8000c58:	3710      	adds	r7, #16
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	40001000 	.word	0x40001000

08000c64 <USART1_IRQHandler>:

#include "main.h"


void USART1_IRQHandler(void)
{
 8000c64:	b480      	push	{r7}
 8000c66:	af00      	add	r7, sp, #0

}
 8000c68:	bf00      	nop
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bc80      	pop	{r7}
 8000c6e:	4770      	bx	lr

08000c70 <TIM6_IRQHandler>:


void TIM6_IRQHandler(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0
	TIM_IRQHandling(&TIM6Handle);
 8000c74:	4802      	ldr	r0, [pc, #8]	; (8000c80 <TIM6_IRQHandler+0x10>)
 8000c76:	f7ff ffcf 	bl	8000c18 <TIM_IRQHandling>
}
 8000c7a:	bf00      	nop
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	2000003c 	.word	0x2000003c

08000c84 <main>:

TIM_HandleTypeDef TIM6Handle;
TIM_HandleTypeDef TIM1Handle;

int main(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b082      	sub	sp, #8
 8000c88:	af00      	add	r7, sp, #0
	SystemClock_Config(SYSCLK_FREQ_72MHZ);
 8000c8a:	2048      	movs	r0, #72	; 0x48
 8000c8c:	f000 f8dc 	bl	8000e48 <SystemClock_Config>

	GPIOTest_Init();
 8000c90:	f000 fa40 	bl	8001114 <GPIOTest_Init>

	memset(&TIM6Handle, 0, sizeof(TIM6Handle));
 8000c94:	2220      	movs	r2, #32
 8000c96:	2100      	movs	r1, #0
 8000c98:	4817      	ldr	r0, [pc, #92]	; (8000cf8 <main+0x74>)
 8000c9a:	f000 fb4d 	bl	8001338 <memset>
	memset(&TIM1Handle, 0, sizeof(TIM1Handle));
 8000c9e:	2220      	movs	r2, #32
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	4816      	ldr	r0, [pc, #88]	; (8000cfc <main+0x78>)
 8000ca4:	f000 fb48 	bl	8001338 <memset>

	TIM6_Init(&TIM6Handle);
 8000ca8:	4813      	ldr	r0, [pc, #76]	; (8000cf8 <main+0x74>)
 8000caa:	f000 fa61 	bl	8001170 <TIM6_Init>
	TIM1_Init(&TIM1Handle);
 8000cae:	4813      	ldr	r0, [pc, #76]	; (8000cfc <main+0x78>)
 8000cb0:	f000 fa9a 	bl	80011e8 <TIM1_Init>

	TIM_PWM_Start(&TIM1Handle, TIM_CHANNEL_1);
 8000cb4:	2100      	movs	r1, #0
 8000cb6:	4811      	ldr	r0, [pc, #68]	; (8000cfc <main+0x78>)
 8000cb8:	f7ff ff64 	bl	8000b84 <TIM_PWM_Start>
	TIM_PWM_Start(&TIM1Handle, TIM_CHANNEL_2);
 8000cbc:	2104      	movs	r1, #4
 8000cbe:	480f      	ldr	r0, [pc, #60]	; (8000cfc <main+0x78>)
 8000cc0:	f7ff ff60 	bl	8000b84 <TIM_PWM_Start>
	TIM_PWM_Start(&TIM1Handle, TIM_CHANNEL_3);
 8000cc4:	2108      	movs	r1, #8
 8000cc6:	480d      	ldr	r0, [pc, #52]	; (8000cfc <main+0x78>)
 8000cc8:	f7ff ff5c 	bl	8000b84 <TIM_PWM_Start>
	TIM_PWM_Start(&TIM1Handle, TIM_CHANNEL_4);
 8000ccc:	210c      	movs	r1, #12
 8000cce:	480b      	ldr	r0, [pc, #44]	; (8000cfc <main+0x78>)
 8000cd0:	f7ff ff58 	bl	8000b84 <TIM_PWM_Start>

	while(1)
	{
		for(int i=0; i<=10; i++)
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	607b      	str	r3, [r7, #4]
 8000cd8:	e00a      	b.n	8000cf0 <main+0x6c>
		{
			TIM_SET_COMPARE(&TIM1Handle, TIM_CHANNEL_1, (uint16_t)i);
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	b29a      	uxth	r2, r3
 8000cde:	4b07      	ldr	r3, [pc, #28]	; (8000cfc <main+0x78>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	635a      	str	r2, [r3, #52]	; 0x34
			Delay_ms(100);
 8000ce4:	2064      	movs	r0, #100	; 0x64
 8000ce6:	f000 fa05 	bl	80010f4 <Delay_ms>
		for(int i=0; i<=10; i++)
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	3301      	adds	r3, #1
 8000cee:	607b      	str	r3, [r7, #4]
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	2b0a      	cmp	r3, #10
 8000cf4:	ddf1      	ble.n	8000cda <main+0x56>
 8000cf6:	e7ed      	b.n	8000cd4 <main+0x50>
 8000cf8:	2000003c 	.word	0x2000003c
 8000cfc:	2000001c 	.word	0x2000001c

08000d00 <TIM_Base_MspInit>:
}



void TIM_Base_MspInit(TIM_TypeDef *TIMx)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b082      	sub	sp, #8
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
	// 1. Configure GPIO for TIM

	// 2. Configure CLOCK for TIM
	TIM_PeripheralClockControl(TIMx, ENABLE);
 8000d08:	2101      	movs	r1, #1
 8000d0a:	6878      	ldr	r0, [r7, #4]
 8000d0c:	f7ff fe6a 	bl	80009e4 <TIM_PeripheralClockControl>
}
 8000d10:	bf00      	nop
 8000d12:	3708      	adds	r7, #8
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}

08000d18 <TIM_PWM_MspInit>:


void TIM_PWM_MspInit(TIM_HandleTypeDef *pTIMHandle)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b088      	sub	sp, #32
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
	// 1. Configure the GPIO for TIM
	GPIO_HandleTypeDef TIMx_GPIOHandle;

	memset(&TIMx_GPIOHandle, 0, sizeof(TIMx_GPIOHandle));
 8000d20:	f107 030c 	add.w	r3, r7, #12
 8000d24:	2214      	movs	r2, #20
 8000d26:	2100      	movs	r1, #0
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f000 fb05 	bl	8001338 <memset>

	if(pTIMHandle->Instance == TIM1)
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	4a0f      	ldr	r2, [pc, #60]	; (8000d70 <TIM_PWM_MspInit+0x58>)
 8000d34:	4293      	cmp	r3, r2
 8000d36:	d111      	bne.n	8000d5c <TIM_PWM_MspInit+0x44>
	{
		TIMx_GPIOHandle.Instance = GPIOA;
 8000d38:	4b0e      	ldr	r3, [pc, #56]	; (8000d74 <TIM_PWM_MspInit+0x5c>)
 8000d3a:	60fb      	str	r3, [r7, #12]
		TIMx_GPIOHandle.Init.Pin = GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
 8000d3c:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8000d40:	613b      	str	r3, [r7, #16]
		TIMx_GPIOHandle.Init.Mode = GPIO_MODE_AF_PP;
 8000d42:	2302      	movs	r3, #2
 8000d44:	617b      	str	r3, [r7, #20]
		TIMx_GPIOHandle.Init.Pull = GPIO_NOPULL;
 8000d46:	2300      	movs	r3, #0
 8000d48:	61bb      	str	r3, [r7, #24]
		TIMx_GPIOHandle.Init.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	61fb      	str	r3, [r7, #28]
		GPIO_Init(GPIOA, &TIMx_GPIOHandle.Init);
 8000d4e:	f107 030c 	add.w	r3, r7, #12
 8000d52:	3304      	adds	r3, #4
 8000d54:	4619      	mov	r1, r3
 8000d56:	4807      	ldr	r0, [pc, #28]	; (8000d74 <TIM_PWM_MspInit+0x5c>)
 8000d58:	f7ff fa0a 	bl	8000170 <GPIO_Init>
	}

	// 2. Configure CLOCK for TIM
	TIM_PeripheralClockControl(pTIMHandle->Instance, ENABLE);
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	2101      	movs	r1, #1
 8000d62:	4618      	mov	r0, r3
 8000d64:	f7ff fe3e 	bl	80009e4 <TIM_PeripheralClockControl>
}
 8000d68:	bf00      	nop
 8000d6a:	3720      	adds	r7, #32
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	40012c00 	.word	0x40012c00
 8000d74:	40010800 	.word	0x40010800

08000d78 <NVIC_IRQConfig>:

#include "main.h"


void NVIC_IRQConfig(uint8_t IRQNumber, uint8_t IRQPriority, uint8_t En_or_Di)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b083      	sub	sp, #12
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	4603      	mov	r3, r0
 8000d80:	71fb      	strb	r3, [r7, #7]
 8000d82:	460b      	mov	r3, r1
 8000d84:	71bb      	strb	r3, [r7, #6]
 8000d86:	4613      	mov	r3, r2
 8000d88:	717b      	strb	r3, [r7, #5]
	if(En_or_Di == ENABLE)
 8000d8a:	797b      	ldrb	r3, [r7, #5]
 8000d8c:	2b01      	cmp	r3, #1
 8000d8e:	d11d      	bne.n	8000dcc <NVIC_IRQConfig+0x54>
	{
		if(IRQNumber < 32)
 8000d90:	79fb      	ldrb	r3, [r7, #7]
 8000d92:	2b1f      	cmp	r3, #31
 8000d94:	d80a      	bhi.n	8000dac <NVIC_IRQConfig+0x34>
		{
			// IRQ0 ~ IRQ31
			NVIC->ISER[0] |= (1 << IRQNumber);
 8000d96:	4b2b      	ldr	r3, [pc, #172]	; (8000e44 <NVIC_IRQConfig+0xcc>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	79fa      	ldrb	r2, [r7, #7]
 8000d9c:	2101      	movs	r1, #1
 8000d9e:	fa01 f202 	lsl.w	r2, r1, r2
 8000da2:	4611      	mov	r1, r2
 8000da4:	4a27      	ldr	r2, [pc, #156]	; (8000e44 <NVIC_IRQConfig+0xcc>)
 8000da6:	430b      	orrs	r3, r1
 8000da8:	6013      	str	r3, [r2, #0]
 8000daa:	e033      	b.n	8000e14 <NVIC_IRQConfig+0x9c>
		}
		else if(IRQNumber < 60)
 8000dac:	79fb      	ldrb	r3, [r7, #7]
 8000dae:	2b3b      	cmp	r3, #59	; 0x3b
 8000db0:	d830      	bhi.n	8000e14 <NVIC_IRQConfig+0x9c>
		{
			// IRQ32 ~ IRQ63
			NVIC->ISER[1] |= (1 << (IRQNumber % 32));
 8000db2:	4b24      	ldr	r3, [pc, #144]	; (8000e44 <NVIC_IRQConfig+0xcc>)
 8000db4:	685b      	ldr	r3, [r3, #4]
 8000db6:	79fa      	ldrb	r2, [r7, #7]
 8000db8:	f002 021f 	and.w	r2, r2, #31
 8000dbc:	2101      	movs	r1, #1
 8000dbe:	fa01 f202 	lsl.w	r2, r1, r2
 8000dc2:	4611      	mov	r1, r2
 8000dc4:	4a1f      	ldr	r2, [pc, #124]	; (8000e44 <NVIC_IRQConfig+0xcc>)
 8000dc6:	430b      	orrs	r3, r1
 8000dc8:	6053      	str	r3, [r2, #4]
 8000dca:	e023      	b.n	8000e14 <NVIC_IRQConfig+0x9c>
		}

	}
	else if(En_or_Di == DISABLE)
 8000dcc:	797b      	ldrb	r3, [r7, #5]
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d120      	bne.n	8000e14 <NVIC_IRQConfig+0x9c>
	{
		if(IRQNumber < 32)
 8000dd2:	79fb      	ldrb	r3, [r7, #7]
 8000dd4:	2b1f      	cmp	r3, #31
 8000dd6:	d80c      	bhi.n	8000df2 <NVIC_IRQConfig+0x7a>
		{
			// IRQ0 ~ IRQ31
			NVIC->ICER[0] |= (1 << IRQNumber);
 8000dd8:	4b1a      	ldr	r3, [pc, #104]	; (8000e44 <NVIC_IRQConfig+0xcc>)
 8000dda:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000dde:	79fa      	ldrb	r2, [r7, #7]
 8000de0:	2101      	movs	r1, #1
 8000de2:	fa01 f202 	lsl.w	r2, r1, r2
 8000de6:	4611      	mov	r1, r2
 8000de8:	4a16      	ldr	r2, [pc, #88]	; (8000e44 <NVIC_IRQConfig+0xcc>)
 8000dea:	430b      	orrs	r3, r1
 8000dec:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8000df0:	e010      	b.n	8000e14 <NVIC_IRQConfig+0x9c>
		}
		else if(IRQNumber < 60)
 8000df2:	79fb      	ldrb	r3, [r7, #7]
 8000df4:	2b3b      	cmp	r3, #59	; 0x3b
 8000df6:	d80d      	bhi.n	8000e14 <NVIC_IRQConfig+0x9c>
		{
			// IRQ32 ~ IRQ63
			NVIC->ICER[1] |= (1 << (IRQNumber % 32));
 8000df8:	4b12      	ldr	r3, [pc, #72]	; (8000e44 <NVIC_IRQConfig+0xcc>)
 8000dfa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8000dfe:	79fa      	ldrb	r2, [r7, #7]
 8000e00:	f002 021f 	and.w	r2, r2, #31
 8000e04:	2101      	movs	r1, #1
 8000e06:	fa01 f202 	lsl.w	r2, r1, r2
 8000e0a:	4611      	mov	r1, r2
 8000e0c:	4a0d      	ldr	r2, [pc, #52]	; (8000e44 <NVIC_IRQConfig+0xcc>)
 8000e0e:	430b      	orrs	r3, r1
 8000e10:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
		}
	}

	// IRQ Priority configuration
	NVIC->IPR[IRQNumber] |= (IRQPriority << 4);
 8000e14:	4a0b      	ldr	r2, [pc, #44]	; (8000e44 <NVIC_IRQConfig+0xcc>)
 8000e16:	79fb      	ldrb	r3, [r7, #7]
 8000e18:	4413      	add	r3, r2
 8000e1a:	f893 3300 	ldrb.w	r3, [r3, #768]	; 0x300
 8000e1e:	b2db      	uxtb	r3, r3
 8000e20:	b25a      	sxtb	r2, r3
 8000e22:	79bb      	ldrb	r3, [r7, #6]
 8000e24:	011b      	lsls	r3, r3, #4
 8000e26:	b25b      	sxtb	r3, r3
 8000e28:	4313      	orrs	r3, r2
 8000e2a:	b259      	sxtb	r1, r3
 8000e2c:	4a05      	ldr	r2, [pc, #20]	; (8000e44 <NVIC_IRQConfig+0xcc>)
 8000e2e:	79fb      	ldrb	r3, [r7, #7]
 8000e30:	b2c9      	uxtb	r1, r1
 8000e32:	4413      	add	r3, r2
 8000e34:	460a      	mov	r2, r1
 8000e36:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000e3a:	bf00      	nop
 8000e3c:	370c      	adds	r7, #12
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bc80      	pop	{r7}
 8000e42:	4770      	bx	lr
 8000e44:	e000e100 	.word	0xe000e100

08000e48 <SystemClock_Config>:


void SystemClock_Config(uint8_t clockFreq)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b092      	sub	sp, #72	; 0x48
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	4603      	mov	r3, r0
 8000e50:	71fb      	strb	r3, [r7, #7]
	RCC_OscInitTypeDef oscInit;
	RCC_ClkInitTypeDef clkInit;

	uint8_t FLatency = 0;
 8000e52:	2300      	movs	r3, #0
 8000e54:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	memset(&oscInit, 0, sizeof(oscInit));
 8000e58:	f107 031c 	add.w	r3, r7, #28
 8000e5c:	2228      	movs	r2, #40	; 0x28
 8000e5e:	2100      	movs	r1, #0
 8000e60:	4618      	mov	r0, r3
 8000e62:	f000 fa69 	bl	8001338 <memset>
	memset(&clkInit, 0, sizeof(clkInit));
 8000e66:	f107 0308 	add.w	r3, r7, #8
 8000e6a:	2214      	movs	r2, #20
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f000 fa62 	bl	8001338 <memset>

	oscInit.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e74:	2301      	movs	r3, #1
 8000e76:	61fb      	str	r3, [r7, #28]
	oscInit.HSEState = RCC_HSE_ON;
 8000e78:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e7c:	623b      	str	r3, [r7, #32]
	oscInit.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	627b      	str	r3, [r7, #36]	; 0x24
	oscInit.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e82:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e86:	63fb      	str	r3, [r7, #60]	; 0x3c
	oscInit.PLL.PLLState = RCC_PLL_ON;
 8000e88:	2302      	movs	r3, #2
 8000e8a:	63bb      	str	r3, [r7, #56]	; 0x38

	switch(clockFreq)
 8000e8c:	79fb      	ldrb	r3, [r7, #7]
 8000e8e:	3b10      	subs	r3, #16
 8000e90:	2b38      	cmp	r3, #56	; 0x38
 8000e92:	f200 8101 	bhi.w	8001098 <SystemClock_Config+0x250>
 8000e96:	a201      	add	r2, pc, #4	; (adr r2, 8000e9c <SystemClock_Config+0x54>)
 8000e98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e9c:	08000f81 	.word	0x08000f81
 8000ea0:	08001099 	.word	0x08001099
 8000ea4:	08001099 	.word	0x08001099
 8000ea8:	08001099 	.word	0x08001099
 8000eac:	08001099 	.word	0x08001099
 8000eb0:	08001099 	.word	0x08001099
 8000eb4:	08001099 	.word	0x08001099
 8000eb8:	08001099 	.word	0x08001099
 8000ebc:	08000fa1 	.word	0x08000fa1
 8000ec0:	08001099 	.word	0x08001099
 8000ec4:	08001099 	.word	0x08001099
 8000ec8:	08001099 	.word	0x08001099
 8000ecc:	08001099 	.word	0x08001099
 8000ed0:	08001099 	.word	0x08001099
 8000ed4:	08001099 	.word	0x08001099
 8000ed8:	08001099 	.word	0x08001099
 8000edc:	08000fc3 	.word	0x08000fc3
 8000ee0:	08001099 	.word	0x08001099
 8000ee4:	08001099 	.word	0x08001099
 8000ee8:	08001099 	.word	0x08001099
 8000eec:	08001099 	.word	0x08001099
 8000ef0:	08001099 	.word	0x08001099
 8000ef4:	08001099 	.word	0x08001099
 8000ef8:	08001099 	.word	0x08001099
 8000efc:	08000fe5 	.word	0x08000fe5
 8000f00:	08001099 	.word	0x08001099
 8000f04:	08001099 	.word	0x08001099
 8000f08:	08001099 	.word	0x08001099
 8000f0c:	08001099 	.word	0x08001099
 8000f10:	08001099 	.word	0x08001099
 8000f14:	08001099 	.word	0x08001099
 8000f18:	08001099 	.word	0x08001099
 8000f1c:	08001009 	.word	0x08001009
 8000f20:	08001099 	.word	0x08001099
 8000f24:	08001099 	.word	0x08001099
 8000f28:	08001099 	.word	0x08001099
 8000f2c:	08001099 	.word	0x08001099
 8000f30:	08001099 	.word	0x08001099
 8000f34:	08001099 	.word	0x08001099
 8000f38:	08001099 	.word	0x08001099
 8000f3c:	0800102d 	.word	0x0800102d
 8000f40:	08001099 	.word	0x08001099
 8000f44:	08001099 	.word	0x08001099
 8000f48:	08001099 	.word	0x08001099
 8000f4c:	08001099 	.word	0x08001099
 8000f50:	08001099 	.word	0x08001099
 8000f54:	08001099 	.word	0x08001099
 8000f58:	08001099 	.word	0x08001099
 8000f5c:	08001051 	.word	0x08001051
 8000f60:	08001099 	.word	0x08001099
 8000f64:	08001099 	.word	0x08001099
 8000f68:	08001099 	.word	0x08001099
 8000f6c:	08001099 	.word	0x08001099
 8000f70:	08001099 	.word	0x08001099
 8000f74:	08001099 	.word	0x08001099
 8000f78:	08001099 	.word	0x08001099
 8000f7c:	08001075 	.word	0x08001075
	{
		case SYSCLK_FREQ_16MHZ :
		{
			oscInit.PLL.PLLMUL = RCC_PLL_MUL2;
 8000f80:	2300      	movs	r3, #0
 8000f82:	643b      	str	r3, [r7, #64]	; 0x40

			clkInit.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000f84:	230f      	movs	r3, #15
 8000f86:	60bb      	str	r3, [r7, #8]
			clkInit.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f88:	2302      	movs	r3, #2
 8000f8a:	60fb      	str	r3, [r7, #12]
			clkInit.AHBCLKDivider = RCC_SYSCLK_DIV1;	// 16MHz
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	613b      	str	r3, [r7, #16]
			clkInit.APB1CLKDivider = RCC_HCLK_DIV1;		// 16MHz
 8000f90:	2300      	movs	r3, #0
 8000f92:	617b      	str	r3, [r7, #20]
			clkInit.APB2CLKDivider = RCC_HCLK_DIV1;		// 16MHz
 8000f94:	2300      	movs	r3, #0
 8000f96:	61bb      	str	r3, [r7, #24]

			FLatency = FLASH_LATENCY_0;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

			break;
 8000f9e:	e07c      	b.n	800109a <SystemClock_Config+0x252>
		}

		case SYSCLK_FREQ_24MHZ :
		{
			oscInit.PLL.PLLMUL = RCC_PLL_MUL3;
 8000fa0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000fa4:	643b      	str	r3, [r7, #64]	; 0x40

			clkInit.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000fa6:	230f      	movs	r3, #15
 8000fa8:	60bb      	str	r3, [r7, #8]
			clkInit.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000faa:	2302      	movs	r3, #2
 8000fac:	60fb      	str	r3, [r7, #12]
			clkInit.AHBCLKDivider = RCC_SYSCLK_DIV1;	// 24MHz
 8000fae:	2300      	movs	r3, #0
 8000fb0:	613b      	str	r3, [r7, #16]
			clkInit.APB1CLKDivider = RCC_HCLK_DIV1;		// 24MHz
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	617b      	str	r3, [r7, #20]
			clkInit.APB2CLKDivider = RCC_HCLK_DIV1;		// 24MHz
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	61bb      	str	r3, [r7, #24]

			FLatency = FLASH_LATENCY_0;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

			break;
 8000fc0:	e06b      	b.n	800109a <SystemClock_Config+0x252>
		}

		case SYSCLK_FREQ_32MHZ :
		{
			oscInit.PLL.PLLMUL = RCC_PLL_MUL4;
 8000fc2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000fc6:	643b      	str	r3, [r7, #64]	; 0x40

			clkInit.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000fc8:	230f      	movs	r3, #15
 8000fca:	60bb      	str	r3, [r7, #8]
			clkInit.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fcc:	2302      	movs	r3, #2
 8000fce:	60fb      	str	r3, [r7, #12]
			clkInit.AHBCLKDivider = RCC_SYSCLK_DIV1;	// 32MHz
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	613b      	str	r3, [r7, #16]
			clkInit.APB1CLKDivider = RCC_HCLK_DIV1;		// 32MHz
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	617b      	str	r3, [r7, #20]
			clkInit.APB2CLKDivider = RCC_HCLK_DIV1;		// 32MHz
 8000fd8:	2300      	movs	r3, #0
 8000fda:	61bb      	str	r3, [r7, #24]

			FLatency = FLASH_LATENCY_1;
 8000fdc:	2301      	movs	r3, #1
 8000fde:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

			break;
 8000fe2:	e05a      	b.n	800109a <SystemClock_Config+0x252>
		}

		case SYSCLK_FREQ_40MHZ :
		{
			oscInit.PLL.PLLMUL = RCC_PLL_MUL5;
 8000fe4:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 8000fe8:	643b      	str	r3, [r7, #64]	; 0x40

			clkInit.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000fea:	230f      	movs	r3, #15
 8000fec:	60bb      	str	r3, [r7, #8]
			clkInit.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fee:	2302      	movs	r3, #2
 8000ff0:	60fb      	str	r3, [r7, #12]
			clkInit.AHBCLKDivider = RCC_SYSCLK_DIV1;	// 40MHz
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	613b      	str	r3, [r7, #16]
			clkInit.APB1CLKDivider = RCC_HCLK_DIV2;		// 20MHz
 8000ff6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ffa:	617b      	str	r3, [r7, #20]
			clkInit.APB2CLKDivider = RCC_HCLK_DIV1;		// 40MHz
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	61bb      	str	r3, [r7, #24]

			FLatency = FLASH_LATENCY_1;
 8001000:	2301      	movs	r3, #1
 8001002:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

			break;
 8001006:	e048      	b.n	800109a <SystemClock_Config+0x252>
		}

		case SYSCLK_FREQ_48MHZ :
		{
			oscInit.PLL.PLLMUL = RCC_PLL_MUL6;
 8001008:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800100c:	643b      	str	r3, [r7, #64]	; 0x40

			clkInit.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800100e:	230f      	movs	r3, #15
 8001010:	60bb      	str	r3, [r7, #8]
			clkInit.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001012:	2302      	movs	r3, #2
 8001014:	60fb      	str	r3, [r7, #12]
			clkInit.AHBCLKDivider = RCC_SYSCLK_DIV1;	// 48MHz
 8001016:	2300      	movs	r3, #0
 8001018:	613b      	str	r3, [r7, #16]
			clkInit.APB1CLKDivider = RCC_HCLK_DIV2;		// 24MHz
 800101a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800101e:	617b      	str	r3, [r7, #20]
			clkInit.APB2CLKDivider = RCC_HCLK_DIV1;		// 48MHz
 8001020:	2300      	movs	r3, #0
 8001022:	61bb      	str	r3, [r7, #24]

			FLatency = FLASH_LATENCY_1;
 8001024:	2301      	movs	r3, #1
 8001026:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

			break;
 800102a:	e036      	b.n	800109a <SystemClock_Config+0x252>
		}

		case SYSCLK_FREQ_56MHZ :
		{
			oscInit.PLL.PLLMUL = RCC_PLL_MUL7;
 800102c:	f44f 13a0 	mov.w	r3, #1310720	; 0x140000
 8001030:	643b      	str	r3, [r7, #64]	; 0x40

			clkInit.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001032:	230f      	movs	r3, #15
 8001034:	60bb      	str	r3, [r7, #8]
			clkInit.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001036:	2302      	movs	r3, #2
 8001038:	60fb      	str	r3, [r7, #12]
			clkInit.AHBCLKDivider = RCC_SYSCLK_DIV1;	// 56MHz
 800103a:	2300      	movs	r3, #0
 800103c:	613b      	str	r3, [r7, #16]
			clkInit.APB1CLKDivider = RCC_HCLK_DIV2;		// 28MHz
 800103e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001042:	617b      	str	r3, [r7, #20]
			clkInit.APB2CLKDivider = RCC_HCLK_DIV1;		// 56MHz
 8001044:	2300      	movs	r3, #0
 8001046:	61bb      	str	r3, [r7, #24]

			FLatency = FLASH_LATENCY_2;
 8001048:	2302      	movs	r3, #2
 800104a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

			break;
 800104e:	e024      	b.n	800109a <SystemClock_Config+0x252>
		}

		case SYSCLK_FREQ_64MHZ :
		{
			oscInit.PLL.PLLMUL = RCC_PLL_MUL8;
 8001050:	f44f 13c0 	mov.w	r3, #1572864	; 0x180000
 8001054:	643b      	str	r3, [r7, #64]	; 0x40

			clkInit.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001056:	230f      	movs	r3, #15
 8001058:	60bb      	str	r3, [r7, #8]
			clkInit.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800105a:	2302      	movs	r3, #2
 800105c:	60fb      	str	r3, [r7, #12]
			clkInit.AHBCLKDivider = RCC_SYSCLK_DIV1;	// 64MHz
 800105e:	2300      	movs	r3, #0
 8001060:	613b      	str	r3, [r7, #16]
			clkInit.APB1CLKDivider = RCC_HCLK_DIV2;		// 32MHz
 8001062:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001066:	617b      	str	r3, [r7, #20]
			clkInit.APB2CLKDivider = RCC_HCLK_DIV1;		// 64MHz
 8001068:	2300      	movs	r3, #0
 800106a:	61bb      	str	r3, [r7, #24]

			FLatency = FLASH_LATENCY_2;
 800106c:	2302      	movs	r3, #2
 800106e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

			break;
 8001072:	e012      	b.n	800109a <SystemClock_Config+0x252>
		}

		case SYSCLK_FREQ_72MHZ :
		{
			oscInit.PLL.PLLMUL = RCC_PLL_MUL9;
 8001074:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001078:	643b      	str	r3, [r7, #64]	; 0x40

			clkInit.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800107a:	230f      	movs	r3, #15
 800107c:	60bb      	str	r3, [r7, #8]
			clkInit.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800107e:	2302      	movs	r3, #2
 8001080:	60fb      	str	r3, [r7, #12]
			clkInit.AHBCLKDivider = RCC_SYSCLK_DIV1;	// 72MHz
 8001082:	2300      	movs	r3, #0
 8001084:	613b      	str	r3, [r7, #16]
			clkInit.APB1CLKDivider = RCC_HCLK_DIV2;		// 36MHz
 8001086:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800108a:	617b      	str	r3, [r7, #20]
			clkInit.APB2CLKDivider = RCC_HCLK_DIV1;		// 72MHz
 800108c:	2300      	movs	r3, #0
 800108e:	61bb      	str	r3, [r7, #24]

			FLatency = FLASH_LATENCY_2;
 8001090:	2302      	movs	r3, #2
 8001092:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

			break;
 8001096:	e000      	b.n	800109a <SystemClock_Config+0x252>
		}

		default :
		{
			break;
 8001098:	bf00      	nop
		}

	}

	RCC_OscConfig(&oscInit);
 800109a:	f107 031c 	add.w	r3, r7, #28
 800109e:	4618      	mov	r0, r3
 80010a0:	f7ff fac4 	bl	800062c <RCC_OscConfig>

	RCC_ClockConfig(&clkInit, (uint32_t)FLatency);
 80010a4:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 80010a8:	f107 0308 	add.w	r3, r7, #8
 80010ac:	4611      	mov	r1, r2
 80010ae:	4618      	mov	r0, r3
 80010b0:	f7ff fb0c 	bl	80006cc <RCC_ClockConfig>
}
 80010b4:	bf00      	nop
 80010b6:	3748      	adds	r7, #72	; 0x48
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}

080010bc <Delay_us>:


void Delay_us(uint32_t time_us)
{
 80010bc:	b4b0      	push	{r4, r5, r7}
 80010be:	b083      	sub	sp, #12
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
	register uint32_t i, j;

	for(i = 0; i < (time_us / 10); i++)
 80010c4:	2400      	movs	r4, #0
 80010c6:	e006      	b.n	80010d6 <Delay_us+0x1a>
	{
		for(j = 0; j < 0x4D; j++)
 80010c8:	2500      	movs	r5, #0
 80010ca:	e001      	b.n	80010d0 <Delay_us+0x14>
		{
			asm volatile ("NOP");
 80010cc:	bf00      	nop
		for(j = 0; j < 0x4D; j++)
 80010ce:	3501      	adds	r5, #1
 80010d0:	2d4c      	cmp	r5, #76	; 0x4c
 80010d2:	d9fb      	bls.n	80010cc <Delay_us+0x10>
	for(i = 0; i < (time_us / 10); i++)
 80010d4:	3401      	adds	r4, #1
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4a05      	ldr	r2, [pc, #20]	; (80010f0 <Delay_us+0x34>)
 80010da:	fba2 2303 	umull	r2, r3, r2, r3
 80010de:	08db      	lsrs	r3, r3, #3
 80010e0:	429c      	cmp	r4, r3
 80010e2:	d3f1      	bcc.n	80010c8 <Delay_us+0xc>
		}
	}
}
 80010e4:	bf00      	nop
 80010e6:	370c      	adds	r7, #12
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bcb0      	pop	{r4, r5, r7}
 80010ec:	4770      	bx	lr
 80010ee:	bf00      	nop
 80010f0:	cccccccd 	.word	0xcccccccd

080010f4 <Delay_ms>:


void Delay_ms(uint32_t time_ms)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
	Delay_us(time_ms * 1000);
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001102:	fb02 f303 	mul.w	r3, r2, r3
 8001106:	4618      	mov	r0, r3
 8001108:	f7ff ffd8 	bl	80010bc <Delay_us>
}
 800110c:	bf00      	nop
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <GPIOTest_Init>:


void GPIOTest_Init(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b084      	sub	sp, #16
 8001118:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_Test;

	memset(&GPIO_Test, 0, sizeof(GPIO_Test));
 800111a:	463b      	mov	r3, r7
 800111c:	2210      	movs	r2, #16
 800111e:	2100      	movs	r1, #0
 8001120:	4618      	mov	r0, r3
 8001122:	f000 f909 	bl	8001338 <memset>
	GPIO_Test.Mode = GPIO_MODE_INPUT;
 8001126:	2300      	movs	r3, #0
 8001128:	607b      	str	r3, [r7, #4]
	GPIO_Test.Pin = GPIO_PIN_0;
 800112a:	2301      	movs	r3, #1
 800112c:	603b      	str	r3, [r7, #0]
	GPIO_Test.Pull = GPIO_PULLUP;
 800112e:	2301      	movs	r3, #1
 8001130:	60bb      	str	r3, [r7, #8]
	GPIO_Init(GPIOA, &GPIO_Test);
 8001132:	463b      	mov	r3, r7
 8001134:	4619      	mov	r1, r3
 8001136:	480d      	ldr	r0, [pc, #52]	; (800116c <GPIOTest_Init+0x58>)
 8001138:	f7ff f81a 	bl	8000170 <GPIO_Init>

	memset(&GPIO_Test, 0, sizeof(GPIO_Test));
 800113c:	463b      	mov	r3, r7
 800113e:	2210      	movs	r2, #16
 8001140:	2100      	movs	r1, #0
 8001142:	4618      	mov	r0, r3
 8001144:	f000 f8f8 	bl	8001338 <memset>
	GPIO_Test.Mode = GPIO_MODE_OUTPUT_PP;
 8001148:	2301      	movs	r3, #1
 800114a:	607b      	str	r3, [r7, #4]
	GPIO_Test.Pin = GPIO_PIN_1;
 800114c:	2302      	movs	r3, #2
 800114e:	603b      	str	r3, [r7, #0]
	GPIO_Test.Pull = GPIO_NOPULL;
 8001150:	2300      	movs	r3, #0
 8001152:	60bb      	str	r3, [r7, #8]
	GPIO_Test.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001154:	2301      	movs	r3, #1
 8001156:	60fb      	str	r3, [r7, #12]
	GPIO_Init(GPIOA, &GPIO_Test);
 8001158:	463b      	mov	r3, r7
 800115a:	4619      	mov	r1, r3
 800115c:	4803      	ldr	r0, [pc, #12]	; (800116c <GPIOTest_Init+0x58>)
 800115e:	f7ff f807 	bl	8000170 <GPIO_Init>
}
 8001162:	bf00      	nop
 8001164:	3710      	adds	r7, #16
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	40010800 	.word	0x40010800

08001170 <TIM6_Init>:
	USART_Init(pUARTHandle);
}


void TIM6_Init(TIM_HandleTypeDef *pTIMHandle)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
	// Init TIM6 Base
	pTIMHandle->Instance = TIM6;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	4a19      	ldr	r2, [pc, #100]	; (80011e0 <TIM6_Init+0x70>)
 800117c:	601a      	str	r2, [r3, #0]
	pTIMHandle->Init.CounterMode = TIM_COUNTERMODE_UP;
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	2200      	movs	r2, #0
 8001182:	609a      	str	r2, [r3, #8]
	pTIMHandle->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	2200      	movs	r2, #0
 8001188:	611a      	str	r2, [r3, #16]
	pTIMHandle->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2280      	movs	r2, #128	; 0x80
 800118e:	619a      	str	r2, [r3, #24]
	pTIMHandle->Init.Prescaler = (7200-1);	// 72MHz / 7200 = 10kHz
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001196:	605a      	str	r2, [r3, #4]
	pTIMHandle->Init.Period = (2000-1);	// 10kHz / 2000 = 5Hz
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	f240 72cf 	movw	r2, #1999	; 0x7cf
 800119e:	60da      	str	r2, [r3, #12]
	pTIMHandle->Init.RepetitionCounter = 0;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	2200      	movs	r2, #0
 80011a4:	615a      	str	r2, [r3, #20]
	TIM_Base_Init(pTIMHandle);
 80011a6:	6878      	ldr	r0, [r7, #4]
 80011a8:	f7ff fad2 	bl	8000750 <TIM_Base_Init>

	// Configure the NVIC IRQ for TIM6
	NVIC_IRQConfig(IRQ_NO_TIM6, NVIC_PRIOR_15, ENABLE);
 80011ac:	2201      	movs	r2, #1
 80011ae:	210f      	movs	r1, #15
 80011b0:	2036      	movs	r0, #54	; 0x36
 80011b2:	f7ff fde1 	bl	8000d78 <NVIC_IRQConfig>

	// Enable TIM6 interrupt for Update Event
	TIM_ENABLE_IT(&TIM6Handle, TIM_IT_UPDATE);
 80011b6:	4b0b      	ldr	r3, [pc, #44]	; (80011e4 <TIM6_Init+0x74>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	68da      	ldr	r2, [r3, #12]
 80011bc:	4b09      	ldr	r3, [pc, #36]	; (80011e4 <TIM6_Init+0x74>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f042 0201 	orr.w	r2, r2, #1
 80011c4:	60da      	str	r2, [r3, #12]

	// Enable TIM6 Counter
	TIM_ENABLE_COUNTER(&TIM6Handle);
 80011c6:	4b07      	ldr	r3, [pc, #28]	; (80011e4 <TIM6_Init+0x74>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	681a      	ldr	r2, [r3, #0]
 80011cc:	4b05      	ldr	r3, [pc, #20]	; (80011e4 <TIM6_Init+0x74>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f042 0201 	orr.w	r2, r2, #1
 80011d4:	601a      	str	r2, [r3, #0]
}
 80011d6:	bf00      	nop
 80011d8:	3708      	adds	r7, #8
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	40001000 	.word	0x40001000
 80011e4:	2000003c 	.word	0x2000003c

080011e8 <TIM1_Init>:


void TIM1_Init(TIM_HandleTypeDef *pTIMHandle)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b08a      	sub	sp, #40	; 0x28
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
	pTIMHandle->Instance = TIM1;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	4a22      	ldr	r2, [pc, #136]	; (800127c <TIM1_Init+0x94>)
 80011f4:	601a      	str	r2, [r3, #0]
	pTIMHandle->Init.CounterMode = TIM_COUNTERMODE_UP;
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	2200      	movs	r2, #0
 80011fa:	609a      	str	r2, [r3, #8]
	pTIMHandle->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2200      	movs	r2, #0
 8001200:	611a      	str	r2, [r3, #16]
	pTIMHandle->Init.Prescaler = (720-1);	//   72MHz / 720 = 100kHz
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	f240 22cf 	movw	r2, #719	; 0x2cf
 8001208:	605a      	str	r2, [r3, #4]
	pTIMHandle->Init.Period = (10-1);		//   100kHz / 10 = 10kHz
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	2209      	movs	r2, #9
 800120e:	60da      	str	r2, [r3, #12]
	TIM_PWM_Init(pTIMHandle);
 8001210:	6878      	ldr	r0, [r7, #4]
 8001212:	f7ff fab6 	bl	8000782 <TIM_PWM_Init>

	TIM_OC_InitTypeDef TIM1_PWMConfig;

	memset(&TIM1_PWMConfig, 0, sizeof(TIM1_PWMConfig));
 8001216:	f107 030c 	add.w	r3, r7, #12
 800121a:	221c      	movs	r2, #28
 800121c:	2100      	movs	r1, #0
 800121e:	4618      	mov	r0, r3
 8001220:	f000 f88a 	bl	8001338 <memset>

	TIM1_PWMConfig.OCMode = TIM_OCMODE_PWM1;
 8001224:	2360      	movs	r3, #96	; 0x60
 8001226:	60fb      	str	r3, [r7, #12]
	TIM1_PWMConfig.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001228:	2300      	movs	r3, #0
 800122a:	617b      	str	r3, [r7, #20]

	TIM1_PWMConfig.Pulse = 2;	// (2/10)*100 = 20% duty
 800122c:	2302      	movs	r3, #2
 800122e:	613b      	str	r3, [r7, #16]
	TIM_PWM_ConfigChannel(pTIMHandle, &TIM1_PWMConfig, TIM_CHANNEL_1);
 8001230:	f107 030c 	add.w	r3, r7, #12
 8001234:	2200      	movs	r2, #0
 8001236:	4619      	mov	r1, r3
 8001238:	6878      	ldr	r0, [r7, #4]
 800123a:	f7ff faef 	bl	800081c <TIM_PWM_ConfigChannel>

	TIM1_PWMConfig.Pulse = 4;	// (4/10)*100 = 40% duty
 800123e:	2304      	movs	r3, #4
 8001240:	613b      	str	r3, [r7, #16]
	TIM_PWM_ConfigChannel(pTIMHandle, &TIM1_PWMConfig, TIM_CHANNEL_2);
 8001242:	f107 030c 	add.w	r3, r7, #12
 8001246:	2204      	movs	r2, #4
 8001248:	4619      	mov	r1, r3
 800124a:	6878      	ldr	r0, [r7, #4]
 800124c:	f7ff fae6 	bl	800081c <TIM_PWM_ConfigChannel>

	TIM1_PWMConfig.Pulse = 6;	// (6/10)*100 = 60% duty
 8001250:	2306      	movs	r3, #6
 8001252:	613b      	str	r3, [r7, #16]
	TIM_PWM_ConfigChannel(pTIMHandle, &TIM1_PWMConfig, TIM_CHANNEL_3);
 8001254:	f107 030c 	add.w	r3, r7, #12
 8001258:	2208      	movs	r2, #8
 800125a:	4619      	mov	r1, r3
 800125c:	6878      	ldr	r0, [r7, #4]
 800125e:	f7ff fadd 	bl	800081c <TIM_PWM_ConfigChannel>

	TIM1_PWMConfig.Pulse = 8;	// (8/10)*100 = 80% duty
 8001262:	2308      	movs	r3, #8
 8001264:	613b      	str	r3, [r7, #16]
	TIM_PWM_ConfigChannel(pTIMHandle, &TIM1_PWMConfig, TIM_CHANNEL_4);
 8001266:	f107 030c 	add.w	r3, r7, #12
 800126a:	220c      	movs	r2, #12
 800126c:	4619      	mov	r1, r3
 800126e:	6878      	ldr	r0, [r7, #4]
 8001270:	f7ff fad4 	bl	800081c <TIM_PWM_ConfigChannel>
}
 8001274:	bf00      	nop
 8001276:	3728      	adds	r7, #40	; 0x28
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}
 800127c:	40012c00 	.word	0x40012c00

08001280 <TIM_PeriodElapsedCallback>:


void TIM_PeriodElapsedCallback(TIM_HandleTypeDef *pTIMHandle)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
	GPIO_TogglePin(GPIOA, GPIO_PIN_1);
 8001288:	2102      	movs	r1, #2
 800128a:	4803      	ldr	r0, [pc, #12]	; (8001298 <TIM_PeriodElapsedCallback+0x18>)
 800128c:	f7ff f9ae 	bl	80005ec <GPIO_TogglePin>
}
 8001290:	bf00      	nop
 8001292:	3708      	adds	r7, #8
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	40010800 	.word	0x40010800

0800129c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800129c:	480d      	ldr	r0, [pc, #52]	; (80012d4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800129e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012a0:	480d      	ldr	r0, [pc, #52]	; (80012d8 <LoopForever+0x6>)
  ldr r1, =_edata
 80012a2:	490e      	ldr	r1, [pc, #56]	; (80012dc <LoopForever+0xa>)
  ldr r2, =_sidata
 80012a4:	4a0e      	ldr	r2, [pc, #56]	; (80012e0 <LoopForever+0xe>)
  movs r3, #0
 80012a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012a8:	e002      	b.n	80012b0 <LoopCopyDataInit>

080012aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012ae:	3304      	adds	r3, #4

080012b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012b4:	d3f9      	bcc.n	80012aa <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012b6:	4a0b      	ldr	r2, [pc, #44]	; (80012e4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80012b8:	4c0b      	ldr	r4, [pc, #44]	; (80012e8 <LoopForever+0x16>)
  movs r3, #0
 80012ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012bc:	e001      	b.n	80012c2 <LoopFillZerobss>

080012be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012c0:	3204      	adds	r2, #4

080012c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012c4:	d3fb      	bcc.n	80012be <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80012c6:	f3af 8000 	nop.w
/* Call static constructors */
  bl __libc_init_array
 80012ca:	f000 f811 	bl	80012f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80012ce:	f7ff fcd9 	bl	8000c84 <main>

080012d2 <LoopForever>:

LoopForever:
    b LoopForever
 80012d2:	e7fe      	b.n	80012d2 <LoopForever>
  ldr   r0, =_estack
 80012d4:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 80012d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012dc:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80012e0:	08001368 	.word	0x08001368
  ldr r2, =_sbss
 80012e4:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80012e8:	2000005c 	.word	0x2000005c

080012ec <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80012ec:	e7fe      	b.n	80012ec <ADC1_2_IRQHandler>
	...

080012f0 <__libc_init_array>:
 80012f0:	b570      	push	{r4, r5, r6, lr}
 80012f2:	2500      	movs	r5, #0
 80012f4:	4e0c      	ldr	r6, [pc, #48]	; (8001328 <__libc_init_array+0x38>)
 80012f6:	4c0d      	ldr	r4, [pc, #52]	; (800132c <__libc_init_array+0x3c>)
 80012f8:	1ba4      	subs	r4, r4, r6
 80012fa:	10a4      	asrs	r4, r4, #2
 80012fc:	42a5      	cmp	r5, r4
 80012fe:	d109      	bne.n	8001314 <__libc_init_array+0x24>
 8001300:	f000 f822 	bl	8001348 <_init>
 8001304:	2500      	movs	r5, #0
 8001306:	4e0a      	ldr	r6, [pc, #40]	; (8001330 <__libc_init_array+0x40>)
 8001308:	4c0a      	ldr	r4, [pc, #40]	; (8001334 <__libc_init_array+0x44>)
 800130a:	1ba4      	subs	r4, r4, r6
 800130c:	10a4      	asrs	r4, r4, #2
 800130e:	42a5      	cmp	r5, r4
 8001310:	d105      	bne.n	800131e <__libc_init_array+0x2e>
 8001312:	bd70      	pop	{r4, r5, r6, pc}
 8001314:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001318:	4798      	blx	r3
 800131a:	3501      	adds	r5, #1
 800131c:	e7ee      	b.n	80012fc <__libc_init_array+0xc>
 800131e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001322:	4798      	blx	r3
 8001324:	3501      	adds	r5, #1
 8001326:	e7f2      	b.n	800130e <__libc_init_array+0x1e>
 8001328:	08001360 	.word	0x08001360
 800132c:	08001360 	.word	0x08001360
 8001330:	08001360 	.word	0x08001360
 8001334:	08001364 	.word	0x08001364

08001338 <memset>:
 8001338:	4603      	mov	r3, r0
 800133a:	4402      	add	r2, r0
 800133c:	4293      	cmp	r3, r2
 800133e:	d100      	bne.n	8001342 <memset+0xa>
 8001340:	4770      	bx	lr
 8001342:	f803 1b01 	strb.w	r1, [r3], #1
 8001346:	e7f9      	b.n	800133c <memset+0x4>

08001348 <_init>:
 8001348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800134a:	bf00      	nop
 800134c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800134e:	bc08      	pop	{r3}
 8001350:	469e      	mov	lr, r3
 8001352:	4770      	bx	lr

08001354 <_fini>:
 8001354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001356:	bf00      	nop
 8001358:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800135a:	bc08      	pop	{r3}
 800135c:	469e      	mov	lr, r3
 800135e:	4770      	bx	lr
