<stg><name>cshake256_simple_absorb</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="35" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="9" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="32">
<![CDATA[
entry:0 %idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:3 %call_ln0 = call void @cshake256_simple_absorb_Pipeline_VITIS_LOOP_529_1, i64 %s

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:9 %store_ln0 = store i64 0, i64 %idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:3 %call_ln0 = call void @cshake256_simple_absorb_Pipeline_VITIS_LOOP_529_1, i64 %s

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="14" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2 %cstm_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cstm

]]></Node>
<StgValue><ssdm name="cstm_read"/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:4 %s_addr = getelementptr i64 %s, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="s_addr"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="49" op_0_bw="49" op_1_bw="1" op_2_bw="48">
<![CDATA[
entry:5 %or_ln = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i1.i48, i1 %cstm_read, i48 17596481112065

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="49">
<![CDATA[
entry:6 %zext_ln540 = zext i49 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln540"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
entry:7 %store_ln540 = store void @_ssdm_op_Write.bram.i64, i5 %s_addr, i64 %zext_ln540, i8 255

]]></Node>
<StgValue><ssdm name="store_ln540"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="19" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:8 %call_ln542 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="20" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:1 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %s

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="21" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:8 %call_ln542 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>

<operation id="22" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
entry:10 %br_ln349 = br void %VITIS_LOOP_351_2.i.split

]]></Node>
<StgValue><ssdm name="br_ln349"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="23" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_351_2.i.split:0 %idx_load = load i64 %idx

]]></Node>
<StgValue><ssdm name="idx_load"/></StgValue>
</operation>

<operation id="24" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="64">
<![CDATA[
VITIS_LOOP_351_2.i.split:1 %empty = trunc i64 %idx_load

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="64" op_7_bw="0" op_8_bw="0">
<![CDATA[
VITIS_LOOP_351_2.i.split:4 %call_ln0 = call void @cshake256_simple_absorb_Pipeline_VITIS_LOOP_351_2, i9 %empty, i8 %in_0, i8 %in_1, i8 %in_2, i8 %in_3, i64 %s

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="26" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_351_2.i.split:6 %add_ln349 = add i64 %idx_load, i64 136

]]></Node>
<StgValue><ssdm name="add_ln349"/></StgValue>
</operation>

<operation id="27" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_351_2.i.split:7 %store_ln349 = store i64 %add_ln349, i64 %idx

]]></Node>
<StgValue><ssdm name="store_ln349"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="28" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="64" op_7_bw="0" op_8_bw="0">
<![CDATA[
VITIS_LOOP_351_2.i.split:4 %call_ln0 = call void @cshake256_simple_absorb_Pipeline_VITIS_LOOP_351_2, i9 %empty, i8 %in_0, i8 %in_1, i8 %in_2, i8 %in_3, i64 %s

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="29" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_351_2.i.split:5 %call_ln354 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln354"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="30" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_351_2.i.split:2 %loop_begin = specloopbegin i32 @_ssdm_op_SpecLoopBegin

]]></Node>
<StgValue><ssdm name="loop_begin"/></StgValue>
</operation>

<operation id="31" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_351_2.i.split:3 %specloopname_ln349 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32

]]></Node>
<StgValue><ssdm name="specloopname_ln349"/></StgValue>
</operation>

<operation id="32" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_351_2.i.split:5 %call_ln354 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln354"/></StgValue>
</operation>

<operation id="33" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_351_2.i.split:8 %br_ln349 = br void %VITIS_LOOP_351_2.i.split

]]></Node>
<StgValue><ssdm name="br_ln349"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
