/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [14:0] _01_;
  wire [8:0] _02_;
  wire [4:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_1z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [11:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [13:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [5:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [9:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_0z ? celloutsig_0_0z : celloutsig_0_1z[2];
  assign celloutsig_1_3z = in_data[128] ? celloutsig_1_0z : celloutsig_1_2z;
  assign celloutsig_1_6z = celloutsig_1_3z ? in_data[161] : celloutsig_1_5z[3];
  assign celloutsig_1_7z = celloutsig_1_0z ? celloutsig_1_3z : celloutsig_1_4z[1];
  assign celloutsig_0_0z = ~(in_data[91] | in_data[63]);
  assign celloutsig_1_14z = ~(_00_ | celloutsig_1_4z[3]);
  assign celloutsig_0_8z = ~(celloutsig_0_5z | celloutsig_0_5z);
  assign celloutsig_0_9z = ~(in_data[74] | celloutsig_0_0z);
  always_ff @(posedge out_data[128], negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 15'h0000;
    else _01_ <= in_data[67:53];
  reg [28:0] _13_;
  always_ff @(negedge out_data[128], posedge clkin_data[32])
    if (clkin_data[32]) _13_ <= 29'h00000000;
    else _13_ <= { celloutsig_0_7z[11:3], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_1z[6:2], celloutsig_0_1z[2], celloutsig_0_1z[2], celloutsig_0_9z, celloutsig_0_8z };
  assign out_data[28:0] = _13_;
  reg [8:0] _14_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _14_ <= 9'h000;
    else _14_ <= { in_data[112:111], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z };
  assign { _02_[8], out_data[130], _02_[6:0] } = _14_;
  reg [4:0] _15_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _15_ <= 5'h00;
    else _15_ <= celloutsig_1_5z[4:0];
  assign { _03_[4:1], _00_ } = _15_;
  assign celloutsig_1_4z = { in_data[163:159], celloutsig_1_0z } & { in_data[131:127], celloutsig_1_0z };
  assign celloutsig_1_10z = { in_data[153:141], celloutsig_1_0z } & { _02_[8], out_data[130], _02_[6:5], celloutsig_1_9z };
  assign celloutsig_1_16z = in_data[176:145] !== { in_data[101:97], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_15z };
  assign celloutsig_0_5z = in_data[64:58] !== { celloutsig_0_1z[6:2], celloutsig_0_1z[2], celloutsig_0_1z[2] };
  assign celloutsig_0_12z = _01_[11:6] !== celloutsig_0_7z[9:4];
  assign celloutsig_1_0z = in_data[122:112] !== in_data[136:126];
  assign celloutsig_1_2z = { in_data[171:169], celloutsig_1_0z } !== in_data[142:139];
  assign celloutsig_1_11z = celloutsig_1_10z[10:9] !== { celloutsig_1_9z[4], celloutsig_1_0z };
  assign celloutsig_1_15z = { in_data[146:142], celloutsig_1_0z } ^ { _02_[6:3], celloutsig_1_0z, celloutsig_1_11z };
  assign celloutsig_0_4z = { celloutsig_0_2z[9:8], celloutsig_0_2z[9], celloutsig_0_2z[6:2], celloutsig_0_0z } ^ { celloutsig_0_2z[8], celloutsig_0_2z[9], celloutsig_0_2z[6:1], celloutsig_0_2z[1] };
  assign celloutsig_0_7z = { celloutsig_0_0z, celloutsig_0_1z[6:2], celloutsig_0_1z[2], celloutsig_0_1z[2], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z } ^ { celloutsig_0_2z[10:8], celloutsig_0_2z[9], celloutsig_0_2z[6:1], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_5z = { in_data[178:177], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z } ^ { in_data[169:164], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_5z[6:0], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_0z } ^ { celloutsig_1_4z[2:1], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_1z[6:2] = { in_data[56:53], celloutsig_0_0z } & { in_data[9:8], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { celloutsig_0_2z[6:4], celloutsig_0_2z[10], celloutsig_0_2z[3], celloutsig_0_2z[8], celloutsig_0_2z[9], celloutsig_0_2z[2:1] } = { celloutsig_0_1z[6:3], celloutsig_0_1z[3:2], celloutsig_0_1z[2], celloutsig_0_1z[2], celloutsig_0_1z[2] } & { celloutsig_0_1z[4:2], celloutsig_0_1z[6], celloutsig_0_1z[2], celloutsig_0_1z[6:5], celloutsig_0_1z[2], celloutsig_0_0z };
  assign out_data[129:128] = { celloutsig_1_14z, celloutsig_1_2z } ^ { _02_[6], celloutsig_1_16z };
  assign _02_[7] = out_data[130];
  assign _03_[0] = _00_;
  assign celloutsig_0_1z[1:0] = { celloutsig_0_1z[2], celloutsig_0_1z[2] };
  assign { celloutsig_0_2z[7], celloutsig_0_2z[0] } = { celloutsig_0_2z[9], celloutsig_0_2z[1] };
  assign { out_data[96], out_data[32] } = { celloutsig_1_0z, celloutsig_0_4z[2] };
endmodule
