<profile>

<section name = "Vivado HLS Report for 'init_block_A_proc'" level="0">
<item name = "Date">Wed Aug 30 10:37:40 2023
</item>
<item name = "Version">2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)</item>
<item name = "Project">out.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.888 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1537, 1537, 15.370 us, 15.370 us, 1537, 1537, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- init_block_A">1536, 1536, 2, -, -, 768, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 31, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 147, -</column>
<column name="Register">-, -, 24, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln33_fu_489_p2">+, 0, 0, 14, 10, 1</column>
<column name="icmp_ln33_fu_483_p2">icmp, 0, 0, 13, 10, 10</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="block_A_loader_0_V_blk_n">9, 2, 1, 2</column>
<column name="block_A_loader_10_V_blk_n">9, 2, 1, 2</column>
<column name="block_A_loader_11_V_blk_n">9, 2, 1, 2</column>
<column name="block_A_loader_1_V_blk_n">9, 2, 1, 2</column>
<column name="block_A_loader_2_V_blk_n">9, 2, 1, 2</column>
<column name="block_A_loader_3_V_blk_n">9, 2, 1, 2</column>
<column name="block_A_loader_4_V_blk_n">9, 2, 1, 2</column>
<column name="block_A_loader_5_V_blk_n">9, 2, 1, 2</column>
<column name="block_A_loader_6_V_blk_n">9, 2, 1, 2</column>
<column name="block_A_loader_7_V_blk_n">9, 2, 1, 2</column>
<column name="block_A_loader_8_V_blk_n">9, 2, 1, 2</column>
<column name="block_A_loader_9_V_blk_n">9, 2, 1, 2</column>
<column name="k_0_i_0_reg_472">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln33_reg_514">10, 0, 10, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="k_0_i_0_reg_472">10, 0, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, init_block_A_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, init_block_A_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, init_block_A_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, init_block_A_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, init_block_A_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, init_block_A_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, init_block_A_proc, return value</column>
<column name="A_0_address0">out, 10, ap_memory, A_0, array</column>
<column name="A_0_ce0">out, 1, ap_memory, A_0, array</column>
<column name="A_0_q0">in, 32, ap_memory, A_0, array</column>
<column name="block_A_loader_0_V_din">out, 32, ap_fifo, block_A_loader_0_V, pointer</column>
<column name="block_A_loader_0_V_full_n">in, 1, ap_fifo, block_A_loader_0_V, pointer</column>
<column name="block_A_loader_0_V_write">out, 1, ap_fifo, block_A_loader_0_V, pointer</column>
<column name="A_1_address0">out, 10, ap_memory, A_1, array</column>
<column name="A_1_ce0">out, 1, ap_memory, A_1, array</column>
<column name="A_1_q0">in, 32, ap_memory, A_1, array</column>
<column name="block_A_loader_1_V_din">out, 32, ap_fifo, block_A_loader_1_V, pointer</column>
<column name="block_A_loader_1_V_full_n">in, 1, ap_fifo, block_A_loader_1_V, pointer</column>
<column name="block_A_loader_1_V_write">out, 1, ap_fifo, block_A_loader_1_V, pointer</column>
<column name="A_2_address0">out, 10, ap_memory, A_2, array</column>
<column name="A_2_ce0">out, 1, ap_memory, A_2, array</column>
<column name="A_2_q0">in, 32, ap_memory, A_2, array</column>
<column name="block_A_loader_2_V_din">out, 32, ap_fifo, block_A_loader_2_V, pointer</column>
<column name="block_A_loader_2_V_full_n">in, 1, ap_fifo, block_A_loader_2_V, pointer</column>
<column name="block_A_loader_2_V_write">out, 1, ap_fifo, block_A_loader_2_V, pointer</column>
<column name="A_3_address0">out, 10, ap_memory, A_3, array</column>
<column name="A_3_ce0">out, 1, ap_memory, A_3, array</column>
<column name="A_3_q0">in, 32, ap_memory, A_3, array</column>
<column name="block_A_loader_3_V_din">out, 32, ap_fifo, block_A_loader_3_V, pointer</column>
<column name="block_A_loader_3_V_full_n">in, 1, ap_fifo, block_A_loader_3_V, pointer</column>
<column name="block_A_loader_3_V_write">out, 1, ap_fifo, block_A_loader_3_V, pointer</column>
<column name="A_4_address0">out, 10, ap_memory, A_4, array</column>
<column name="A_4_ce0">out, 1, ap_memory, A_4, array</column>
<column name="A_4_q0">in, 32, ap_memory, A_4, array</column>
<column name="block_A_loader_4_V_din">out, 32, ap_fifo, block_A_loader_4_V, pointer</column>
<column name="block_A_loader_4_V_full_n">in, 1, ap_fifo, block_A_loader_4_V, pointer</column>
<column name="block_A_loader_4_V_write">out, 1, ap_fifo, block_A_loader_4_V, pointer</column>
<column name="A_5_address0">out, 10, ap_memory, A_5, array</column>
<column name="A_5_ce0">out, 1, ap_memory, A_5, array</column>
<column name="A_5_q0">in, 32, ap_memory, A_5, array</column>
<column name="block_A_loader_5_V_din">out, 32, ap_fifo, block_A_loader_5_V, pointer</column>
<column name="block_A_loader_5_V_full_n">in, 1, ap_fifo, block_A_loader_5_V, pointer</column>
<column name="block_A_loader_5_V_write">out, 1, ap_fifo, block_A_loader_5_V, pointer</column>
<column name="A_6_address0">out, 10, ap_memory, A_6, array</column>
<column name="A_6_ce0">out, 1, ap_memory, A_6, array</column>
<column name="A_6_q0">in, 32, ap_memory, A_6, array</column>
<column name="block_A_loader_6_V_din">out, 32, ap_fifo, block_A_loader_6_V, pointer</column>
<column name="block_A_loader_6_V_full_n">in, 1, ap_fifo, block_A_loader_6_V, pointer</column>
<column name="block_A_loader_6_V_write">out, 1, ap_fifo, block_A_loader_6_V, pointer</column>
<column name="A_7_address0">out, 10, ap_memory, A_7, array</column>
<column name="A_7_ce0">out, 1, ap_memory, A_7, array</column>
<column name="A_7_q0">in, 32, ap_memory, A_7, array</column>
<column name="block_A_loader_7_V_din">out, 32, ap_fifo, block_A_loader_7_V, pointer</column>
<column name="block_A_loader_7_V_full_n">in, 1, ap_fifo, block_A_loader_7_V, pointer</column>
<column name="block_A_loader_7_V_write">out, 1, ap_fifo, block_A_loader_7_V, pointer</column>
<column name="A_8_address0">out, 10, ap_memory, A_8, array</column>
<column name="A_8_ce0">out, 1, ap_memory, A_8, array</column>
<column name="A_8_q0">in, 32, ap_memory, A_8, array</column>
<column name="block_A_loader_8_V_din">out, 32, ap_fifo, block_A_loader_8_V, pointer</column>
<column name="block_A_loader_8_V_full_n">in, 1, ap_fifo, block_A_loader_8_V, pointer</column>
<column name="block_A_loader_8_V_write">out, 1, ap_fifo, block_A_loader_8_V, pointer</column>
<column name="A_9_address0">out, 10, ap_memory, A_9, array</column>
<column name="A_9_ce0">out, 1, ap_memory, A_9, array</column>
<column name="A_9_q0">in, 32, ap_memory, A_9, array</column>
<column name="block_A_loader_9_V_din">out, 32, ap_fifo, block_A_loader_9_V, pointer</column>
<column name="block_A_loader_9_V_full_n">in, 1, ap_fifo, block_A_loader_9_V, pointer</column>
<column name="block_A_loader_9_V_write">out, 1, ap_fifo, block_A_loader_9_V, pointer</column>
<column name="A_10_address0">out, 10, ap_memory, A_10, array</column>
<column name="A_10_ce0">out, 1, ap_memory, A_10, array</column>
<column name="A_10_q0">in, 32, ap_memory, A_10, array</column>
<column name="block_A_loader_10_V_din">out, 32, ap_fifo, block_A_loader_10_V, pointer</column>
<column name="block_A_loader_10_V_full_n">in, 1, ap_fifo, block_A_loader_10_V, pointer</column>
<column name="block_A_loader_10_V_write">out, 1, ap_fifo, block_A_loader_10_V, pointer</column>
<column name="A_11_address0">out, 10, ap_memory, A_11, array</column>
<column name="A_11_ce0">out, 1, ap_memory, A_11, array</column>
<column name="A_11_q0">in, 32, ap_memory, A_11, array</column>
<column name="block_A_loader_11_V_din">out, 32, ap_fifo, block_A_loader_11_V, pointer</column>
<column name="block_A_loader_11_V_full_n">in, 1, ap_fifo, block_A_loader_11_V, pointer</column>
<column name="block_A_loader_11_V_write">out, 1, ap_fifo, block_A_loader_11_V, pointer</column>
</table>
</item>
</section>
</profile>
