Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 19 09:29:04 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_UART_timing_summary_routed.rpt -pb TOP_UART_timing_summary_routed.pb -rpx TOP_UART_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_UART
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (88)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (88)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Uart/U_BAUD_Tick_Gen/tick_reg_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Uart/U_Uart_rx/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Uart/U_Uart_rx/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Uart/U_Uart_rx/bit_count_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Uart/U_Uart_rx/bit_count_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Uart/U_Uart_rx/bit_count_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Uart/U_Uart_rx/tick_count_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Uart/U_Uart_rx/tick_count_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Uart/U_Uart_rx/tick_count_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Uart/U_Uart_rx/tick_count_reg_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Uart/U_Uart_rx/tick_count_reg_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.771        0.000                      0                   43        0.169        0.000                      0                   43        4.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.771        0.000                      0                   43        0.169        0.000                      0                   43        4.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.771ns  (required time - arrival time)
  Source:                 U_Uart/U_UART_TX/tick_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_UART_TX/bit_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.950ns  (logic 0.963ns (32.642%)  route 1.987ns (67.358%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     5.330    U_Uart/U_UART_TX/clk_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  U_Uart/U_UART_TX/tick_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456     5.786 r  U_Uart/U_UART_TX/tick_count_reg_reg[0]/Q
                         net (fo=5, routed)           0.868     6.655    U_Uart/U_UART_TX/tick_count_reg_reg_n_0_[0]
    SLICE_X3Y103         LUT5 (Prop_lut5_I1_O)        0.154     6.809 r  U_Uart/U_UART_TX/bit_count_reg[1]_i_2/O
                         net (fo=4, routed)           0.791     7.600    U_Uart/U_UART_TX/bit_count_reg[1]_i_2_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I2_O)        0.353     7.953 r  U_Uart/U_UART_TX/bit_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.328     8.280    U_Uart/U_UART_TX/bit_count_reg[0]_i_1_n_0
    SLICE_X2Y104         FDCE                                         r  U_Uart/U_UART_TX/bit_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    15.024    U_Uart/U_UART_TX/clk_IBUF_BUFG
    SLICE_X2Y104         FDCE                                         r  U_Uart/U_UART_TX/bit_count_reg_reg[0]/C
                         clock pessimism              0.281    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X2Y104         FDCE (Setup_fdce_C_D)       -0.218    15.052    U_Uart/U_UART_TX/bit_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -8.280    
  -------------------------------------------------------------------
                         slack                                  6.771    

Slack (MET) :             6.892ns  (required time - arrival time)
  Source:                 U_Uart/U_Uart_rx/tick_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Uart_rx/tick_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.842ns (29.358%)  route 2.026ns (70.642%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.810     5.331    U_Uart/U_Uart_rx/clk_IBUF_BUFG
    SLICE_X3Y101         FDCE                                         r  U_Uart/U_Uart_rx/tick_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.419     5.750 f  U_Uart/U_Uart_rx/tick_count_reg_reg[2]/Q
                         net (fo=8, routed)           0.877     6.627    U_Uart/U_Uart_rx/tick_count_reg[2]
    SLICE_X2Y102         LUT3 (Prop_lut3_I2_O)        0.299     6.926 r  U_Uart/U_Uart_rx/tick_count_reg[4]_i_3/O
                         net (fo=1, routed)           0.639     7.564    U_Uart/U_Uart_rx/tick_count_reg[4]_i_3_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I1_O)        0.124     7.688 r  U_Uart/U_Uart_rx/tick_count_reg[4]_i_1/O
                         net (fo=5, routed)           0.511     8.199    U_Uart/U_Uart_rx/tick_count_next
    SLICE_X3Y101         FDCE                                         r  U_Uart/U_Uart_rx/tick_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.684    15.025    U_Uart/U_Uart_rx/clk_IBUF_BUFG
    SLICE_X3Y101         FDCE                                         r  U_Uart/U_Uart_rx/tick_count_reg_reg[1]/C
                         clock pessimism              0.306    15.331    
                         clock uncertainty           -0.035    15.296    
    SLICE_X3Y101         FDCE (Setup_fdce_C_CE)      -0.205    15.091    U_Uart/U_Uart_rx/tick_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                  6.892    

Slack (MET) :             6.892ns  (required time - arrival time)
  Source:                 U_Uart/U_Uart_rx/tick_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Uart_rx/tick_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.842ns (29.358%)  route 2.026ns (70.642%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.810     5.331    U_Uart/U_Uart_rx/clk_IBUF_BUFG
    SLICE_X3Y101         FDCE                                         r  U_Uart/U_Uart_rx/tick_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.419     5.750 f  U_Uart/U_Uart_rx/tick_count_reg_reg[2]/Q
                         net (fo=8, routed)           0.877     6.627    U_Uart/U_Uart_rx/tick_count_reg[2]
    SLICE_X2Y102         LUT3 (Prop_lut3_I2_O)        0.299     6.926 r  U_Uart/U_Uart_rx/tick_count_reg[4]_i_3/O
                         net (fo=1, routed)           0.639     7.564    U_Uart/U_Uart_rx/tick_count_reg[4]_i_3_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I1_O)        0.124     7.688 r  U_Uart/U_Uart_rx/tick_count_reg[4]_i_1/O
                         net (fo=5, routed)           0.511     8.199    U_Uart/U_Uart_rx/tick_count_next
    SLICE_X3Y101         FDCE                                         r  U_Uart/U_Uart_rx/tick_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.684    15.025    U_Uart/U_Uart_rx/clk_IBUF_BUFG
    SLICE_X3Y101         FDCE                                         r  U_Uart/U_Uart_rx/tick_count_reg_reg[2]/C
                         clock pessimism              0.306    15.331    
                         clock uncertainty           -0.035    15.296    
    SLICE_X3Y101         FDCE (Setup_fdce_C_CE)      -0.205    15.091    U_Uart/U_Uart_rx/tick_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                  6.892    

Slack (MET) :             6.892ns  (required time - arrival time)
  Source:                 U_Uart/U_Uart_rx/tick_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Uart_rx/tick_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.842ns (29.358%)  route 2.026ns (70.642%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.810     5.331    U_Uart/U_Uart_rx/clk_IBUF_BUFG
    SLICE_X3Y101         FDCE                                         r  U_Uart/U_Uart_rx/tick_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.419     5.750 f  U_Uart/U_Uart_rx/tick_count_reg_reg[2]/Q
                         net (fo=8, routed)           0.877     6.627    U_Uart/U_Uart_rx/tick_count_reg[2]
    SLICE_X2Y102         LUT3 (Prop_lut3_I2_O)        0.299     6.926 r  U_Uart/U_Uart_rx/tick_count_reg[4]_i_3/O
                         net (fo=1, routed)           0.639     7.564    U_Uart/U_Uart_rx/tick_count_reg[4]_i_3_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I1_O)        0.124     7.688 r  U_Uart/U_Uart_rx/tick_count_reg[4]_i_1/O
                         net (fo=5, routed)           0.511     8.199    U_Uart/U_Uart_rx/tick_count_next
    SLICE_X3Y101         FDCE                                         r  U_Uart/U_Uart_rx/tick_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.684    15.025    U_Uart/U_Uart_rx/clk_IBUF_BUFG
    SLICE_X3Y101         FDCE                                         r  U_Uart/U_Uart_rx/tick_count_reg_reg[3]/C
                         clock pessimism              0.306    15.331    
                         clock uncertainty           -0.035    15.296    
    SLICE_X3Y101         FDCE (Setup_fdce_C_CE)      -0.205    15.091    U_Uart/U_Uart_rx/tick_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                  6.892    

Slack (MET) :             6.892ns  (required time - arrival time)
  Source:                 U_Uart/U_Uart_rx/tick_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Uart_rx/tick_count_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.842ns (29.358%)  route 2.026ns (70.642%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.810     5.331    U_Uart/U_Uart_rx/clk_IBUF_BUFG
    SLICE_X3Y101         FDCE                                         r  U_Uart/U_Uart_rx/tick_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.419     5.750 f  U_Uart/U_Uart_rx/tick_count_reg_reg[2]/Q
                         net (fo=8, routed)           0.877     6.627    U_Uart/U_Uart_rx/tick_count_reg[2]
    SLICE_X2Y102         LUT3 (Prop_lut3_I2_O)        0.299     6.926 r  U_Uart/U_Uart_rx/tick_count_reg[4]_i_3/O
                         net (fo=1, routed)           0.639     7.564    U_Uart/U_Uart_rx/tick_count_reg[4]_i_3_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I1_O)        0.124     7.688 r  U_Uart/U_Uart_rx/tick_count_reg[4]_i_1/O
                         net (fo=5, routed)           0.511     8.199    U_Uart/U_Uart_rx/tick_count_next
    SLICE_X3Y101         FDCE                                         r  U_Uart/U_Uart_rx/tick_count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.684    15.025    U_Uart/U_Uart_rx/clk_IBUF_BUFG
    SLICE_X3Y101         FDCE                                         r  U_Uart/U_Uart_rx/tick_count_reg_reg[4]/C
                         clock pessimism              0.306    15.331    
                         clock uncertainty           -0.035    15.296    
    SLICE_X3Y101         FDCE (Setup_fdce_C_CE)      -0.205    15.091    U_Uart/U_Uart_rx/tick_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                  6.892    

Slack (MET) :             6.906ns  (required time - arrival time)
  Source:                 U_Uart/U_UART_TX/tick_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_UART_TX/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 1.061ns (34.644%)  route 2.002ns (65.356%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     5.330    U_Uart/U_UART_TX/clk_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  U_Uart/U_UART_TX/tick_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456     5.786 r  U_Uart/U_UART_TX/tick_count_reg_reg[0]/Q
                         net (fo=5, routed)           0.868     6.655    U_Uart/U_UART_TX/tick_count_reg_reg_n_0_[0]
    SLICE_X3Y103         LUT5 (Prop_lut5_I1_O)        0.154     6.809 r  U_Uart/U_UART_TX/bit_count_reg[1]_i_2/O
                         net (fo=4, routed)           0.465     7.274    U_Uart/U_UART_TX/bit_count_reg[1]_i_2_n_0
    SLICE_X1Y104         LUT6 (Prop_lut6_I4_O)        0.327     7.601 r  U_Uart/U_UART_TX/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.668     8.269    U_Uart/U_UART_TX/FSM_sequential_state[2]_i_3_n_0
    SLICE_X0Y104         LUT6 (Prop_lut6_I4_O)        0.124     8.393 r  U_Uart/U_UART_TX/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.393    U_Uart/U_UART_TX/FSM_sequential_state[0]_i_1_n_0
    SLICE_X0Y104         FDCE                                         r  U_Uart/U_UART_TX/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    15.024    U_Uart/U_UART_TX/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  U_Uart/U_UART_TX/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.281    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X0Y104         FDCE (Setup_fdce_C_D)        0.029    15.299    U_Uart/U_UART_TX/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -8.393    
  -------------------------------------------------------------------
                         slack                                  6.906    

Slack (MET) :             6.927ns  (required time - arrival time)
  Source:                 U_Uart/U_BAUD_Tick_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Uart_rx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 0.828ns (27.330%)  route 2.202ns (72.670%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.808     5.329    U_Uart/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.456     5.785 r  U_Uart/U_BAUD_Tick_Gen/tick_reg_reg/Q
                         net (fo=9, routed)           1.295     7.080    U_Uart/U_Uart_rx/w_tick
    SLICE_X2Y101         LUT6 (Prop_lut6_I5_O)        0.124     7.204 r  U_Uart/U_Uart_rx/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.452     7.656    U_Uart/U_Uart_rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I0_O)        0.124     7.780 r  U_Uart/U_Uart_rx/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.455     8.235    U_Uart/U_Uart_rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X1Y102         LUT6 (Prop_lut6_I4_O)        0.124     8.359 r  U_Uart/U_Uart_rx/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.359    U_Uart/U_Uart_rx/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X1Y102         FDCE                                         r  U_Uart/U_Uart_rx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.684    15.025    U_Uart/U_Uart_rx/clk_IBUF_BUFG
    SLICE_X1Y102         FDCE                                         r  U_Uart/U_Uart_rx/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.267    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X1Y102         FDCE (Setup_fdce_C_D)        0.029    15.286    U_Uart/U_Uart_rx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  6.927    

Slack (MET) :             6.932ns  (required time - arrival time)
  Source:                 U_Uart/U_BAUD_Tick_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Uart_rx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 0.828ns (27.357%)  route 2.199ns (72.643%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.808     5.329    U_Uart/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.456     5.785 r  U_Uart/U_BAUD_Tick_Gen/tick_reg_reg/Q
                         net (fo=9, routed)           1.295     7.080    U_Uart/U_Uart_rx/w_tick
    SLICE_X2Y101         LUT6 (Prop_lut6_I5_O)        0.124     7.204 r  U_Uart/U_Uart_rx/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.452     7.656    U_Uart/U_Uart_rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I0_O)        0.124     7.780 r  U_Uart/U_Uart_rx/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.452     8.232    U_Uart/U_Uart_rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.124     8.356 r  U_Uart/U_Uart_rx/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.356    U_Uart/U_Uart_rx/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X1Y102         FDCE                                         r  U_Uart/U_Uart_rx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.684    15.025    U_Uart/U_Uart_rx/clk_IBUF_BUFG
    SLICE_X1Y102         FDCE                                         r  U_Uart/U_Uart_rx/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.267    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X1Y102         FDCE (Setup_fdce_C_D)        0.031    15.288    U_Uart/U_Uart_rx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                  6.932    

Slack (MET) :             6.943ns  (required time - arrival time)
  Source:                 U_Uart/U_UART_TX/tick_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_UART_TX/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 1.061ns (35.049%)  route 1.966ns (64.951%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     5.330    U_Uart/U_UART_TX/clk_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  U_Uart/U_UART_TX/tick_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456     5.786 r  U_Uart/U_UART_TX/tick_count_reg_reg[0]/Q
                         net (fo=5, routed)           0.868     6.655    U_Uart/U_UART_TX/tick_count_reg_reg_n_0_[0]
    SLICE_X3Y103         LUT5 (Prop_lut5_I1_O)        0.154     6.809 r  U_Uart/U_UART_TX/bit_count_reg[1]_i_2/O
                         net (fo=4, routed)           0.465     7.274    U_Uart/U_UART_TX/bit_count_reg[1]_i_2_n_0
    SLICE_X1Y104         LUT6 (Prop_lut6_I4_O)        0.327     7.601 r  U_Uart/U_UART_TX/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.632     8.233    U_Uart/U_UART_TX/FSM_sequential_state[2]_i_3_n_0
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.124     8.357 r  U_Uart/U_UART_TX/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.357    U_Uart/U_UART_TX/FSM_sequential_state[2]_i_1_n_0
    SLICE_X0Y103         FDCE                                         r  U_Uart/U_UART_TX/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    15.024    U_Uart/U_UART_TX/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  U_Uart/U_UART_TX/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.281    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X0Y103         FDCE (Setup_fdce_C_D)        0.031    15.301    U_Uart/U_UART_TX/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.301    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  6.943    

Slack (MET) :             6.945ns  (required time - arrival time)
  Source:                 U_Uart/U_UART_TX/tick_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_UART_TX/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 1.061ns (35.095%)  route 1.962ns (64.905%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     5.330    U_Uart/U_UART_TX/clk_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  U_Uart/U_UART_TX/tick_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456     5.786 r  U_Uart/U_UART_TX/tick_count_reg_reg[0]/Q
                         net (fo=5, routed)           0.868     6.655    U_Uart/U_UART_TX/tick_count_reg_reg_n_0_[0]
    SLICE_X3Y103         LUT5 (Prop_lut5_I1_O)        0.154     6.809 r  U_Uart/U_UART_TX/bit_count_reg[1]_i_2/O
                         net (fo=4, routed)           0.465     7.274    U_Uart/U_UART_TX/bit_count_reg[1]_i_2_n_0
    SLICE_X1Y104         LUT6 (Prop_lut6_I4_O)        0.327     7.601 r  U_Uart/U_UART_TX/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.628     8.229    U_Uart/U_UART_TX/FSM_sequential_state[2]_i_3_n_0
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.124     8.353 r  U_Uart/U_UART_TX/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.353    U_Uart/U_UART_TX/FSM_sequential_state[1]_i_1_n_0
    SLICE_X0Y103         FDCE                                         r  U_Uart/U_UART_TX/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    15.024    U_Uart/U_UART_TX/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  U_Uart/U_UART_TX/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.281    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X0Y103         FDCE (Setup_fdce_C_D)        0.029    15.299    U_Uart/U_UART_TX/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                  6.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_Uart/U_BAUD_Tick_Gen/count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_BAUD_Tick_Gen/count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.065%)  route 0.087ns (31.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.674     1.558    U_Uart/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[9]/Q
                         net (fo=4, routed)           0.087     1.786    U_Uart/U_BAUD_Tick_Gen/count_reg[9]
    SLICE_X5Y106         LUT6 (Prop_lut6_I4_O)        0.045     1.831 r  U_Uart/U_BAUD_Tick_Gen/count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.831    U_Uart/U_BAUD_Tick_Gen/count_next[0]
    SLICE_X5Y106         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.948     2.076    U_Uart/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X5Y106         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[0]/C
                         clock pessimism             -0.505     1.571    
    SLICE_X5Y106         FDCE (Hold_fdce_C_D)         0.091     1.662    U_Uart/U_BAUD_Tick_Gen/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U_Uart/U_BAUD_Tick_Gen/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_BAUD_Tick_Gen/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.674     1.558    U_Uart/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X4Y105         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[2]/Q
                         net (fo=8, routed)           0.120     1.819    U_Uart/U_BAUD_Tick_Gen/count_reg[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I3_O)        0.045     1.864 r  U_Uart/U_BAUD_Tick_Gen/count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.864    U_Uart/U_BAUD_Tick_Gen/count_next[4]
    SLICE_X5Y105         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.948     2.076    U_Uart/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X5Y105         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[4]/C
                         clock pessimism             -0.505     1.571    
    SLICE_X5Y105         FDCE (Hold_fdce_C_D)         0.091     1.662    U_Uart/U_BAUD_Tick_Gen/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 U_Uart/U_UART_TX/bit_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_UART_TX/bit_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.246ns (70.135%)  route 0.105ns (29.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.675     1.559    U_Uart/U_UART_TX/clk_IBUF_BUFG
    SLICE_X2Y104         FDCE                                         r  U_Uart/U_UART_TX/bit_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.148     1.707 r  U_Uart/U_UART_TX/bit_count_reg_reg[0]/Q
                         net (fo=6, routed)           0.105     1.811    U_Uart/U_UART_TX/bit_count_reg_reg[1]_0[0]
    SLICE_X2Y104         LUT6 (Prop_lut6_I1_O)        0.098     1.909 r  U_Uart/U_UART_TX/bit_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.909    U_Uart/U_UART_TX/bit_count_reg[1]_i_1_n_0
    SLICE_X2Y104         FDCE                                         r  U_Uart/U_UART_TX/bit_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.950     2.078    U_Uart/U_UART_TX/clk_IBUF_BUFG
    SLICE_X2Y104         FDCE                                         r  U_Uart/U_UART_TX/bit_count_reg_reg[1]/C
                         clock pessimism             -0.519     1.559    
    SLICE_X2Y104         FDCE (Hold_fdce_C_D)         0.120     1.679    U_Uart/U_UART_TX/bit_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 U_Uart/U_UART_TX/bit_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_UART_TX/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.238%)  route 0.138ns (39.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.675     1.559    U_Uart/U_UART_TX/clk_IBUF_BUFG
    SLICE_X2Y104         FDCE                                         r  U_Uart/U_UART_TX/bit_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.164     1.723 f  U_Uart/U_UART_TX/bit_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.138     1.861    U_Uart/U_UART_TX/bit_count_reg[2]
    SLICE_X0Y104         LUT6 (Prop_lut6_I0_O)        0.045     1.906 r  U_Uart/U_UART_TX/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.906    U_Uart/U_UART_TX/FSM_sequential_state[0]_i_1_n_0
    SLICE_X0Y104         FDCE                                         r  U_Uart/U_UART_TX/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.950     2.078    U_Uart/U_UART_TX/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  U_Uart/U_UART_TX/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.503     1.575    
    SLICE_X0Y104         FDCE (Hold_fdce_C_D)         0.091     1.666    U_Uart/U_UART_TX/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 U_Uart/U_UART_TX/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_UART_TX/tick_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.136%)  route 0.164ns (46.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.675     1.559    U_Uart/U_UART_TX/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  U_Uart/U_UART_TX/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  U_Uart/U_UART_TX/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          0.164     1.864    U_Uart/U_UART_TX/state[1]
    SLICE_X3Y103         LUT6 (Prop_lut6_I5_O)        0.045     1.909 r  U_Uart/U_UART_TX/tick_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.909    U_Uart/U_UART_TX/tick_count_reg[2]_i_1_n_0
    SLICE_X3Y103         FDRE                                         r  U_Uart/U_UART_TX/tick_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.950     2.078    U_Uart/U_UART_TX/clk_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  U_Uart/U_UART_TX/tick_count_reg_reg[2]/C
                         clock pessimism             -0.503     1.575    
    SLICE_X3Y103         FDRE (Hold_fdre_C_D)         0.092     1.667    U_Uart/U_UART_TX/tick_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 U_Uart/U_UART_TX/bit_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_UART_TX/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.148%)  route 0.144ns (40.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.675     1.559    U_Uart/U_UART_TX/clk_IBUF_BUFG
    SLICE_X2Y104         FDCE                                         r  U_Uart/U_UART_TX/bit_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.164     1.723 r  U_Uart/U_UART_TX/bit_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.144     1.867    U_Uart/U_UART_TX/bit_count_reg[2]
    SLICE_X0Y103         LUT6 (Prop_lut6_I1_O)        0.045     1.912 r  U_Uart/U_UART_TX/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.912    U_Uart/U_UART_TX/FSM_sequential_state[2]_i_1_n_0
    SLICE_X0Y103         FDCE                                         r  U_Uart/U_UART_TX/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.950     2.078    U_Uart/U_UART_TX/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  U_Uart/U_UART_TX/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.503     1.575    
    SLICE_X0Y103         FDCE (Hold_fdce_C_D)         0.092     1.667    U_Uart/U_UART_TX/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 U_Uart/U_UART_TX/bit_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_UART_TX/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (58.981%)  route 0.145ns (41.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.675     1.559    U_Uart/U_UART_TX/clk_IBUF_BUFG
    SLICE_X2Y104         FDCE                                         r  U_Uart/U_UART_TX/bit_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.164     1.723 f  U_Uart/U_UART_TX/bit_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.145     1.868    U_Uart/U_UART_TX/bit_count_reg[2]
    SLICE_X0Y103         LUT6 (Prop_lut6_I2_O)        0.045     1.913 r  U_Uart/U_UART_TX/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.913    U_Uart/U_UART_TX/FSM_sequential_state[1]_i_1_n_0
    SLICE_X0Y103         FDCE                                         r  U_Uart/U_UART_TX/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.950     2.078    U_Uart/U_UART_TX/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  U_Uart/U_UART_TX/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.503     1.575    
    SLICE_X0Y103         FDCE (Hold_fdce_C_D)         0.091     1.666    U_Uart/U_UART_TX/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_Uart/U_UART_TX/tick_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_UART_TX/tick_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.188%)  route 0.157ns (45.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.675     1.559    U_Uart/U_UART_TX/clk_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  U_Uart/U_UART_TX/tick_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  U_Uart/U_UART_TX/tick_count_reg_reg[2]/Q
                         net (fo=3, routed)           0.157     1.857    U_Uart/U_UART_TX/tick_count_reg_reg_n_0_[2]
    SLICE_X3Y103         LUT6 (Prop_lut6_I2_O)        0.045     1.902 r  U_Uart/U_UART_TX/tick_count_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.902    U_Uart/U_UART_TX/tick_count_reg[3]_i_2_n_0
    SLICE_X3Y103         FDRE                                         r  U_Uart/U_UART_TX/tick_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.950     2.078    U_Uart/U_UART_TX/clk_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  U_Uart/U_UART_TX/tick_count_reg_reg[3]/C
                         clock pessimism             -0.519     1.559    
    SLICE_X3Y103         FDRE (Hold_fdre_C_D)         0.092     1.651    U_Uart/U_UART_TX/tick_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 U_Uart/U_Uart_rx/tick_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Uart_rx/tick_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.676     1.560    U_Uart/U_Uart_rx/clk_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  U_Uart/U_Uart_rx/tick_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     1.701 f  U_Uart/U_Uart_rx/tick_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.179     1.880    U_Uart/U_Uart_rx/tick_count_reg[0]
    SLICE_X3Y102         LUT3 (Prop_lut3_I2_O)        0.042     1.922 r  U_Uart/U_Uart_rx/tick_count_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.922    U_Uart/U_Uart_rx/tick_count_reg[0]_i_1__0_n_0
    SLICE_X3Y102         FDCE                                         r  U_Uart/U_Uart_rx/tick_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.951     2.079    U_Uart/U_Uart_rx/clk_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  U_Uart/U_Uart_rx/tick_count_reg_reg[0]/C
                         clock pessimism             -0.519     1.560    
    SLICE_X3Y102         FDCE (Hold_fdce_C_D)         0.105     1.665    U_Uart/U_Uart_rx/tick_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 U_Uart/U_UART_TX/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_UART_TX/tick_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.189ns (49.297%)  route 0.194ns (50.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.675     1.559    U_Uart/U_UART_TX/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  U_Uart/U_UART_TX/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  U_Uart/U_UART_TX/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          0.194     1.894    U_Uart/U_UART_TX/state[2]
    SLICE_X3Y103         LUT5 (Prop_lut5_I1_O)        0.048     1.942 r  U_Uart/U_UART_TX/tick_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.942    U_Uart/U_UART_TX/tick_count_reg[1]_i_1_n_0
    SLICE_X3Y103         FDRE                                         r  U_Uart/U_UART_TX/tick_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.950     2.078    U_Uart/U_UART_TX/clk_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  U_Uart/U_UART_TX/tick_count_reg_reg[1]/C
                         clock pessimism             -0.503     1.575    
    SLICE_X3Y103         FDRE (Hold_fdre_C_D)         0.107     1.682    U_Uart/U_UART_TX/tick_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y106   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y106   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y105   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y105   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y105   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y106   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y106   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y106   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y106   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102   U_Uart/U_Uart_rx/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102   U_Uart/U_Uart_rx/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102   U_Uart/U_Uart_rx/bit_count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102   U_Uart/U_Uart_rx/rx_done_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y102   U_Uart/U_Uart_rx/tick_count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y101   U_Uart/U_Uart_rx/tick_count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y101   U_Uart/U_Uart_rx/tick_count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y101   U_Uart/U_Uart_rx/tick_count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y101   U_Uart/U_Uart_rx/tick_count_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y106   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y106   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y106   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y105   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y105   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y105   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y106   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y106   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y106   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y106   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y106   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[9]/C



