
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1.2 (64-bit)
  **** SW Build 5096458 on Sep  5 2024
  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
  **** Start of session at: Thu Feb 27 13:05:48 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/software/xilinx/Vitis_HLS/latest/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'asen74' on host 'ece-rschsrv.ece.gatech.edu' (Linux_x86_64 version 4.18.0-553.33.1.el8_10.x86_64) on Thu Feb 27 13:05:51 EST 2025
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.10 (Ootpa)"
INFO: [HLS 200-10] In directory '/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'script.tcl'
INFO: [HLS 200-1510] Running: open_project project_1 
INFO: [HLS 200-10] Creating and opening project '/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1'.
INFO: [HLS 200-1510] Running: set_top compute_attention_HLS 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb Q_tensor.bin 
INFO: [HLS 200-10] Adding test bench file 'Q_tensor.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb V_tensor.bin 
INFO: [HLS 200-10] Adding test bench file 'V_tensor.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb K_tensor.bin 
INFO: [HLS 200-10] Adding test bench file 'K_tensor.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb Output_tensor.bin 
INFO: [HLS 200-10] Adding test bench file 'Output_tensor.bin' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution '/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 338.789 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 52.88 seconds. CPU system time: 3.26 seconds. Elapsed time: 56.78 seconds; current allocated memory: 345.480 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 50,707 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,749 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,489 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,247 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,247 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19,770 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,784 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,796 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,452 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,463 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,455 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,452 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 62,264 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19,852 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,336 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,097 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'softmax_single(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100])' into 'compute_attention_single(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128])' (top.cpp:77:5)
INFO: [HLS 214-131] Inlining function 'compute_attention_single(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128])' into 'compute_task(hls::stream<RowQ, 0>&, hls::stream<RowK, 0>&, hls::stream<RowV, 0>&, hls::stream<RowOut, 0>&)' (top.cpp:160:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_67_3' is marked as complete unroll implied by the pipeline pragma (top.cpp:67:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_85_6' is marked as complete unroll implied by the pipeline pragma (top.cpp:85:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_515_16' is marked as complete unroll implied by the pipeline pragma (/tools/software/xilinx/Vitis_HLS/latest/common/technology/autopilot/etc/hls_exp_apfixed.h:515:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_511_15' is marked as complete unroll implied by the pipeline pragma (/tools/software/xilinx/Vitis_HLS/latest/common/technology/autopilot/etc/hls_exp_apfixed.h:511:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_505_14' is marked as complete unroll implied by the pipeline pragma (/tools/software/xilinx/Vitis_HLS/latest/common/technology/autopilot/etc/hls_exp_apfixed.h:505:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_276_13' is marked as complete unroll implied by the pipeline pragma (/tools/software/xilinx/Vitis_HLS/latest/common/technology/autopilot/etc/hls_exp_apfixed.h:276:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_268_12' is marked as complete unroll implied by the pipeline pragma (/tools/software/xilinx/Vitis_HLS/latest/common/technology/autopilot/etc/hls_exp_apfixed.h:268:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_3' (top.cpp:67:30) in function 'compute_task' completely with a factor of 128 (top.cpp:133:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_35_3' (top.cpp:35:26) in function 'compute_task' partially with a factor of 4 (top.cpp:133:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_41_4' (top.cpp:41:26) in function 'compute_task' partially with a factor of 4 (top.cpp:133:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_85_6' (top.cpp:85:30) in function 'compute_task' completely with a factor of 100 (top.cpp:133:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_515_16' (/tools/software/xilinx/Vitis_HLS/latest/common/technology/autopilot/etc/hls_exp_apfixed.h:515:36) in function 'exp_reduce::exp<21, 9>' completely with a factor of 31 (/tools/software/xilinx/Vitis_HLS/latest/common/technology/autopilot/etc/hls_exp_apfixed.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_511_15' (/tools/software/xilinx/Vitis_HLS/latest/common/technology/autopilot/etc/hls_exp_apfixed.h:511:36) in function 'exp_reduce::exp<21, 9>' completely with a factor of 15 (/tools/software/xilinx/Vitis_HLS/latest/common/technology/autopilot/etc/hls_exp_apfixed.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (/tools/software/xilinx/Vitis_HLS/latest/common/technology/autopilot/etc/hls_exp_apfixed.h:505:32) in function 'exp_reduce::exp<21, 9>' completely with a factor of 15 (/tools/software/xilinx/Vitis_HLS/latest/common/technology/autopilot/etc/hls_exp_apfixed.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_276_13' (/tools/software/xilinx/Vitis_HLS/latest/common/technology/autopilot/etc/hls_exp_apfixed.h:276:36) in function 'exp_reduce::exp<21, 9>' completely with a factor of 46 (/tools/software/xilinx/Vitis_HLS/latest/common/technology/autopilot/etc/hls_exp_apfixed.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_268_12' (/tools/software/xilinx/Vitis_HLS/latest/common/technology/autopilot/etc/hls_exp_apfixed.h:268:28) in function 'exp_reduce::exp<21, 9>' completely with a factor of 19 (/tools/software/xilinx/Vitis_HLS/latest/common/technology/autopilot/etc/hls_exp_apfixed.h:14:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_E9attention': Complete partitioning on dimension 2. (top.cpp:56:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'q_fifo' with compact=bit mode in 2048-bits (top.cpp:203:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'k_fifo' with compact=bit mode in 2048-bits (top.cpp:204:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'v_fifo' with compact=bit mode in 2048-bits (top.cpp:205:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_fifo' with compact=bit mode in 2048-bits (top.cpp:206:25)
INFO: [HLS 214-241] Aggregating maxi variable 'Output' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'V' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'K' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'Q' with compact=none mode in 16-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_41_4> at top.cpp:41:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_35_3> at top.cpp:35:26 
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'Q_local' due to pipeline pragma (top.cpp:134:13)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'K_local' due to pipeline pragma (top.cpp:135:13)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'V_local' due to pipeline pragma (top.cpp:136:13)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'rOut' due to pipeline pragma (top.cpp:162:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'rOut' due to pipeline pragma (top.cpp:179:20)
INFO: [HLS 214-248] Applying array_partition to 'Q_local': Complete partitioning on dimension 2. (top.cpp:134:13)
INFO: [HLS 214-248] Applying array_partition to 'K_local': Complete partitioning on dimension 2. (top.cpp:135:13)
INFO: [HLS 214-248] Applying array_partition to 'V_local': Complete partitioning on dimension 1. (top.cpp:136:13)
INFO: [HLS 214-248] Applying array_partition to 'rOut': Complete partitioning on dimension 1. (top.cpp:162:20)
INFO: [HLS 214-248] Applying array_partition to 'rOut': Complete partitioning on dimension 1. (top.cpp:179:20)
INFO: [HLS 214-115] Multiple burst reads of length 128 and bit width 16 in loop 'VITIS_LOOP_108_3'(top.cpp:108:31) has been inferred on bundle 'mem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:108:31)
INFO: [HLS 214-115] Multiple burst reads of length 128 and bit width 16 in loop 'VITIS_LOOP_112_4'(top.cpp:112:31) has been inferred on bundle 'mem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:112:31)
INFO: [HLS 214-115] Multiple burst reads of length 128 and bit width 16 in loop 'VITIS_LOOP_116_5'(top.cpp:116:31) has been inferred on bundle 'mem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:116:31)
INFO: [HLS 214-115] Multiple burst writes of length 51200 and bit width 16 in loop 'VITIS_LOOP_177_1'(top.cpp:177:23) has been inferred on bundle 'mem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:177:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 21.92 seconds. CPU system time: 1.07 seconds. Elapsed time: 24.56 seconds; current allocated memory: 354.508 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 354.508 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.27 seconds; current allocated memory: 372.426 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 5.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.84 seconds; current allocated memory: 385.168 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'compute_attention_HLS' (top.cpp:190:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'load_task'
	 'compute_task'
	 'store_task'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/tools/software/xilinx/Vitis_HLS/latest/common/technology/autopilot/etc/hls_exp_apfixed.h:15:9) to (/tools/software/xilinx/Vitis_HLS/latest/common/technology/autopilot/etc/hls_exp_apfixed.h:927:1) in function 'exp_reduce::exp<21, 9>'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<21, 9>' (/tools/software/xilinx/Vitis_HLS/latest/common/technology/autopilot/etc/hls_exp_apfixed.h:15:1)...18 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 14.46 seconds. CPU system time: 0.05 seconds. Elapsed time: 14.61 seconds; current allocated memory: 439.422 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_178_2'(top.cpp:178:27) and 'VITIS_LOOP_181_3'(top.cpp:181:31) in function 'store_task' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_1'(top.cpp:63:22) and 'VITIS_LOOP_64_2'(top.cpp:64:26) in function 'compute_task' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_81_4'(top.cpp:81:22) and 'VITIS_LOOP_82_5'(top.cpp:82:26) in function 'compute_task' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_161_6'(top.cpp:161:27) and 'VITIS_LOOP_163_7'(top.cpp:163:31) in function 'compute_task' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_178_2' (top.cpp:178:27) in function 'store_task'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_177_1' (top.cpp:177:23) in function 'store_task'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_1' (top.cpp:63:22) in function 'compute_task'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_4' (top.cpp:81:22) in function 'compute_task'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_161_6' (top.cpp:161:27) in function 'compute_task'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6.44 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.59 seconds; current allocated memory: 654.637 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_attention_HLS' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<21, 9>' to 'exp_21_9_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.56 seconds; current allocated memory: 655.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 656.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_task_Pipeline_VITIS_LOOP_108_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_108_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 656.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 657.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_task_Pipeline_VITIS_LOOP_112_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 657.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 657.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_task_Pipeline_VITIS_LOOP_116_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_116_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 657.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 657.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_task' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 667.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 667.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_task_Pipeline_VITIS_LOOP_147_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_147_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_147_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 669.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 684.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_task_Pipeline_VITIS_LOOP_151_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_151_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_151_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 684.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 700.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_task_Pipeline_VITIS_LOOP_155_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_155_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_155_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 700.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 716.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_task_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln70) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1_VITIS_LOOP_64_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 135, loop 'VITIS_LOOP_63_1_VITIS_LOOP_64_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.37 seconds; current allocated memory: 716.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 732.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_task_Pipeline_VITIS_LOOP_28_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 732.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 732.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_21_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<21, 9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, function 'exp<21, 9>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 732.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 732.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_task_Pipeline_VITIS_LOOP_35_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'VITIS_LOOP_35_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 732.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 732.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_task_Pipeline_VITIS_LOOP_41_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 35, loop 'VITIS_LOOP_41_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 732.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 732.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_4_VITIS_LOOP_82_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 104, loop 'VITIS_LOOP_81_4_VITIS_LOOP_82_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.92 seconds; current allocated memory: 739.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 740.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_task_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_163_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_6_VITIS_LOOP_163_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_161_6_VITIS_LOOP_163_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 746.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 762.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_task' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.35 seconds; current allocated memory: 765.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 766.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_task' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_177_1_VITIS_LOOP_178_2_VITIS_LOOP_181_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'VITIS_LOOP_177_1_VITIS_LOOP_178_2_VITIS_LOOP_181_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 770.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 770.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_store_task_U0 (from entry_proc_U0 to store_task_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 772.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 772.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 772.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_task_Pipeline_VITIS_LOOP_108_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_task_Pipeline_VITIS_LOOP_108_3' pipeline 'VITIS_LOOP_108_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_task_Pipeline_VITIS_LOOP_108_3/m_axi_mem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_task_Pipeline_VITIS_LOOP_108_3/m_axi_mem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_task_Pipeline_VITIS_LOOP_108_3/m_axi_mem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_task_Pipeline_VITIS_LOOP_108_3/m_axi_mem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_task_Pipeline_VITIS_LOOP_108_3/m_axi_mem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_task_Pipeline_VITIS_LOOP_108_3/m_axi_mem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_task_Pipeline_VITIS_LOOP_108_3/m_axi_mem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_task_Pipeline_VITIS_LOOP_108_3/m_axi_mem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_task_Pipeline_VITIS_LOOP_108_3/m_axi_mem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_task_Pipeline_VITIS_LOOP_108_3/m_axi_mem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_task_Pipeline_VITIS_LOOP_108_3/m_axi_mem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_task_Pipeline_VITIS_LOOP_108_3/m_axi_mem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_task_Pipeline_VITIS_LOOP_108_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 772.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_task_Pipeline_VITIS_LOOP_112_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_task_Pipeline_VITIS_LOOP_112_4' pipeline 'VITIS_LOOP_112_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_task_Pipeline_VITIS_LOOP_112_4/m_axi_mem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_task_Pipeline_VITIS_LOOP_112_4/m_axi_mem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_task_Pipeline_VITIS_LOOP_112_4/m_axi_mem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_task_Pipeline_VITIS_LOOP_112_4/m_axi_mem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_task_Pipeline_VITIS_LOOP_112_4/m_axi_mem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_task_Pipeline_VITIS_LOOP_112_4/m_axi_mem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_task_Pipeline_VITIS_LOOP_112_4/m_axi_mem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_task_Pipeline_VITIS_LOOP_112_4/m_axi_mem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_task_Pipeline_VITIS_LOOP_112_4/m_axi_mem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_task_Pipeline_VITIS_LOOP_112_4/m_axi_mem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_task_Pipeline_VITIS_LOOP_112_4/m_axi_mem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_task_Pipeline_VITIS_LOOP_112_4/m_axi_mem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_task_Pipeline_VITIS_LOOP_112_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 773.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_task_Pipeline_VITIS_LOOP_116_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_task_Pipeline_VITIS_LOOP_116_5' pipeline 'VITIS_LOOP_116_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_task_Pipeline_VITIS_LOOP_116_5/m_axi_mem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_task_Pipeline_VITIS_LOOP_116_5/m_axi_mem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_task_Pipeline_VITIS_LOOP_116_5/m_axi_mem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_task_Pipeline_VITIS_LOOP_116_5/m_axi_mem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_task_Pipeline_VITIS_LOOP_116_5/m_axi_mem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_task_Pipeline_VITIS_LOOP_116_5/m_axi_mem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_task_Pipeline_VITIS_LOOP_116_5/m_axi_mem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_task_Pipeline_VITIS_LOOP_116_5/m_axi_mem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_task_Pipeline_VITIS_LOOP_116_5/m_axi_mem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_task_Pipeline_VITIS_LOOP_116_5/m_axi_mem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_task_Pipeline_VITIS_LOOP_116_5/m_axi_mem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_task_Pipeline_VITIS_LOOP_116_5/m_axi_mem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_task_Pipeline_VITIS_LOOP_116_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 774.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_task' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_task'.
INFO: [RTMG 210-278] Implementing memory 'compute_attention_HLS_load_task_row_q_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 781.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_task_Pipeline_VITIS_LOOP_147_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_task_Pipeline_VITIS_LOOP_147_3' pipeline 'VITIS_LOOP_147_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_task_Pipeline_VITIS_LOOP_147_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.6 seconds; current allocated memory: 798.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_task_Pipeline_VITIS_LOOP_151_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_task_Pipeline_VITIS_LOOP_151_4' pipeline 'VITIS_LOOP_151_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_task_Pipeline_VITIS_LOOP_151_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 809.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_task_Pipeline_VITIS_LOOP_155_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_task_Pipeline_VITIS_LOOP_155_5' pipeline 'VITIS_LOOP_155_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_task_Pipeline_VITIS_LOOP_155_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 820.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_task_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_task_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2' pipeline 'VITIS_LOOP_63_1_VITIS_LOOP_64_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_task_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2' is 17684 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_30ns_30_4_1': 127 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_20s_10ns_29_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_task_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 845.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_task_Pipeline_VITIS_LOOP_28_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_task_Pipeline_VITIS_LOOP_28_2' pipeline 'VITIS_LOOP_28_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_199_7_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_task_Pipeline_VITIS_LOOP_28_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.22 seconds; current allocated memory: 878.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_21_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_47ns_97_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_21_9_s'.
INFO: [RTMG 210-279] Implementing memory 'compute_attention_HLS_exp_21_9_s_f_x_msb_3_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_attention_HLS_exp_21_9_s_f_x_msb_2_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_attention_HLS_exp_21_9_s_exp_x_msb_1_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 878.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_task_Pipeline_VITIS_LOOP_35_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_task_Pipeline_VITIS_LOOP_35_3' pipeline 'VITIS_LOOP_35_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_task_Pipeline_VITIS_LOOP_35_3' is 10707 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'sparsemux_51_7_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_task_Pipeline_VITIS_LOOP_35_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 888.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_task_Pipeline_VITIS_LOOP_41_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_task_Pipeline_VITIS_LOOP_41_4' pipeline 'VITIS_LOOP_41_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_task_Pipeline_VITIS_LOOP_41_4' is 22737 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'sdiv_28ns_20s_16_32_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_51_7_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_task_Pipeline_VITIS_LOOP_41_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.92 seconds; current allocated memory: 909.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5' pipeline 'VITIS_LOOP_81_4_VITIS_LOOP_82_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5' is 13978 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_27ns_27_4_1': 99 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_27_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 927.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_task_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_163_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_task_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_163_7' pipeline 'VITIS_LOOP_161_6_VITIS_LOOP_163_7' pipeline type 'loop pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_161_6_VITIS_LOOP_163_7' in module 'compute_task_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_163_7'. Estimated max control fanout for pipeline is 8441.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_task_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_163_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.91 seconds; current allocated memory: 948.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_task' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_task_compute_attention_single_ap_fixed_128_ap_fixed_128_ap_fixed_128_a_9_RAM_AUTO_1R1W' to 'compute_task_compute_attention_single_ap_fixed_128_ap_fixed_128_ap_fixed_128_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_compute_attention_single_ap_fixed_128_ap_fixed_128_ap_fixed_128_a_8_RAM_AUTO_1R1W' to 'compute_task_compute_attention_single_ap_fixed_128_ap_fixed_128_ap_fixed_128_cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_compute_attention_single_ap_fixed_128_ap_fixed_128_ap_fixed_128_a_7_RAM_AUTO_1R1W' to 'compute_task_compute_attention_single_ap_fixed_128_ap_fixed_128_ap_fixed_128_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_compute_attention_single_ap_fixed_128_ap_fixed_128_ap_fixed_128_a_6_RAM_AUTO_1R1W' to 'compute_task_compute_attention_single_ap_fixed_128_ap_fixed_128_ap_fixed_128_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_compute_attention_single_ap_fixed_128_ap_fixed_128_ap_fixed_128_a_5_RAM_AUTO_1R1W' to 'compute_task_compute_attention_single_ap_fixed_128_ap_fixed_128_ap_fixed_128_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_compute_attention_single_ap_fixed_128_ap_fixed_128_ap_fixed_128_a_4_RAM_AUTO_1R1W' to 'compute_task_compute_attention_single_ap_fixed_128_ap_fixed_128_ap_fixed_128_g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_compute_attention_single_ap_fixed_128_ap_fixed_128_ap_fixed_128_a_3_RAM_AUTO_1R1W' to 'compute_task_compute_attention_single_ap_fixed_128_ap_fixed_128_ap_fixed_128_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_compute_attention_single_ap_fixed_128_ap_fixed_128_ap_fixed_128_a_2_RAM_AUTO_1R1W' to 'compute_task_compute_attention_single_ap_fixed_128_ap_fixed_128_ap_fixed_128_ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_compute_attention_single_ap_fixed_128_ap_fixed_128_ap_fixed_128_a_1_RAM_AUTO_1R1W' to 'compute_task_compute_attention_single_ap_fixed_128_ap_fixed_128_ap_fixed_128_jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_compute_attention_single_ap_fixed_128_ap_fixed_128_ap_fixed_128_a_RAM_AUTO_1R1W' to 'compute_task_compute_attention_single_ap_fixed_128_ap_fixed_128_ap_fixed_128_kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_89_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mlbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_88_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_87_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_86_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_85_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_84_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_83_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_82_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_msc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_81_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mtde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_80_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_79_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_78_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_77_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_76_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_myd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_75_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_74_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_73_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_72_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_71_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_70_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_69_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_68_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_67_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_66_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_65_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_64_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_63_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_62_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_61_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_60_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_59_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_58_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_57_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_56_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_55_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_54_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_53_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_52_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_51_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_50_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_49_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_48_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_m0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_47_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_m1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_46_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_m2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_45_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_m3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_44_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_m4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_43_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_m5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_42_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_m6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_41_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_m7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_40_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_m8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_39_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_m9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_38_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_37_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_36_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_35_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_34_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_33_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_32_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_31_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_30_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_29_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_28_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_27_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_26_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_25_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_24_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_23_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_22_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_21_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbrm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_20_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_19_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbtn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_18_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_17_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_16_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_15_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_14_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbyn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_13_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_12_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_11_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_10_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_9_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_8_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_7_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_6_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_5_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_4_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_3_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_2_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_1_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_RAM_AUTO_1R1W' to 'compute_task_p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mbMq' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_task' is 6051 from HDL expression: ((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4))
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_task'.
INFO: [RTMG 210-278] Implementing memory 'compute_attention_HLS_compute_task_compute_attention_single_ap_fixed_128_ap_fixed_128_ap_fixed_128_bkb' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_attention_HLS_compute_task_Q_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_attention_HLS_compute_task_V_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_attention_HLS_compute_task_Out_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_attention_HLS_compute_task_rQ_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.67 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.42 seconds; current allocated memory: 999.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_task' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_task' pipeline 'VITIS_LOOP_177_1_VITIS_LOOP_178_2_VITIS_LOOP_181_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_257_7_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_task'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.36 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.63 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_attention_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_attention_HLS/mem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_attention_HLS/mem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_attention_HLS/Q' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_attention_HLS/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_attention_HLS/V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_attention_HLS/Output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_attention_HLS' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Q', 'K', 'V', 'Output_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_attention_HLS'.
INFO: [RTMG 210-285] Implementing FIFO 'Output_r_c_U(compute_attention_HLS_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'q_fifo_U(compute_attention_HLS_fifo_w2048_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'k_fifo_U(compute_attention_HLS_fifo_w2048_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'v_fifo_U(compute_attention_HLS_fifo_w2048_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_fifo_U(compute_attention_HLS_fifo_w2048_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_store_task_U0_U(compute_attention_HLS_start_for_store_task_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_task_U0_U(compute_attention_HLS_start_for_compute_task_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.81 seconds. CPU system time: 0.14 seconds. Elapsed time: 2.04 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.91 seconds. CPU system time: 0.1 seconds. Elapsed time: 4.2 seconds; current allocated memory: 1.068 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_attention_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_attention_HLS.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:02:27; Allocated memory: 754.727 MB.
INFO: [HLS 200-1510] Running: cosim_design 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/software/xilinx/Vitis_HLS/latest/vcxx/libexec/clang++"
   Compiling host.cpp_pre.cpp.tb.cpp
   Compiling apatb_compute_attention_HLS.cpp
   Compiling top.cpp_pre.cpp.tb.cpp
   Compiling apatb_compute_attention_HLS_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
MSE: 0.00058264
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 400
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/software/xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_compute_attention_HLS_top glbl -Oenable_linking_all_libraries -prj compute_attention_HLS.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_18 -L floating_point_v7_0_23 --lib ieee_proposed=./ieee_proposed -s compute_attention_HLS 
Multi-threading is on. Using 86 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_compute_attention_HLS_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/AESL_axi_master_mem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_mem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/AESL_axi_master_mem2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_mem2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_load_task_Pipeline_VITIS_LOOP_108_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_load_task_Pipeline_VITIS_LOOP_108_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_load_task_Pipeline_VITIS_LOOP_112_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_load_task_Pipeline_VITIS_LOOP_112_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_load_task_Pipeline_VITIS_LOOP_116_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_load_task_Pipeline_VITIS_LOOP_116_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_load_task.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_load_task
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_compute_task_Pipeline_VITIS_LOOP_147_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_compute_task_Pipeline_VITIS_LOOP_147_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_compute_task_Pipeline_VITIS_LOOP_151_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_compute_task_Pipeline_VITIS_LOOP_151_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_compute_task_Pipeline_VITIS_LOOP_155_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_compute_task_Pipeline_VITIS_LOOP_155_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_compute_task_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_compute_task_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_compute_task_Pipeline_VITIS_LOOP_28_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_compute_task_Pipeline_VITIS_LOOP_28_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_exp_21_9_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_exp_21_9_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_compute_task_Pipeline_VITIS_LOOP_35_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_compute_task_Pipeline_VITIS_LOOP_35_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_compute_task_Pipeline_VITIS_LOOP_41_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_compute_task_Pipeline_VITIS_LOOP_41_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_compute_task_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_163_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_compute_task_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_163_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_compute_task.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_compute_task
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_store_task.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_store_task
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_frp_fifoout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_frp_fifoout
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_frp_pipeline_valid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_frp_pipeline_valid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_flow_control_loop_delay_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_flow_control_loop_delay_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_load_task_row_q_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_load_task_row_q_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_mul_16s_16s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_mul_16s_16s_30_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_mul_20s_10ns_29_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_mul_20s_10ns_29_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_mac_muladd_16s_16s_30ns_30_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_mac_muladd_16s_16s_30ns_30_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_mac_muladd_16s_16s_30ns_30_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_sparsemux_199_7_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_sparsemux_199_7_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_mul_50ns_47ns_97_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_mul_50ns_47ns_97_5_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_mul_50ns_50ns_100_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_mul_50ns_50ns_100_5_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_exp_21_9_s_f_x_msb_3_table_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_exp_21_9_s_f_x_msb_3_table_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_exp_21_9_s_f_x_msb_2_table_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_exp_21_9_s_f_x_msb_2_table_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_exp_21_9_s_exp_x_msb_1_table_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_exp_21_9_s_exp_x_msb_1_table_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_sparsemux_51_7_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_sparsemux_51_7_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_sdiv_28ns_20s_16_32_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_sdiv_28ns_20s_16_32_1_divider
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_sdiv_28ns_20s_16_32_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_mul_16s_16s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_mul_16s_16s_27_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_compute_task_compute_attention_single_ap_fixed_128_ap_fixed_128_ap_fixed_128_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_compute_task_compute_attention_single_ap_fixed_128_ap_fixed_128_ap_fixed_128_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_compute_task_Q_local_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_compute_task_Q_local_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_compute_task_V_local_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_compute_task_V_local_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_compute_task_Out_local_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_compute_task_Out_local_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_compute_task_rQ_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_compute_task_rQ_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_sparsemux_257_7_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_sparsemux_257_7_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_fifo_w64_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_fifo_w64_d4_S
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_fifo_w64_d4_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_fifo_w2048_d64_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_fifo_w2048_d64_A
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_fifo_w2048_d64_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_start_for_store_task_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_start_for_store_task_U0
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_start_for_store_task_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_start_for_compute_task_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_start_for_compute_task_U0
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_start_for_compute_task_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_mem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_mem1_m_axi
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_mem1_m_axi_load
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_mem1_m_axi_store
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_mem1_m_axi_read
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_mem1_m_axi_write
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_mem1_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_mem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_mem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_mem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_mem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_mem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_mem2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_mem2_m_axi
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_mem2_m_axi_load
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_mem2_m_axi_store
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_mem2_m_axi_read
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_mem2_m_axi_write
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_mem2_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_mem2_m_axi_throttle
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_mem2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_mem2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_mem2_m_axi_srl
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_mem2_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_attention_HLS_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.compute_attention_HLS_control_s_...
Compiling module xil_defaultlib.compute_attention_HLS_mem1_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem1_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem1_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem1_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem1_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem1_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem1_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem1_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem1_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem1_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem1_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem1_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem1_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem1_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem1_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem1_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem1_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem1_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem1_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem1_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem1_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem1_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem1_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem1_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem1_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem1_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem1_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem1_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem1_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem1_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem1_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem1_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem1_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem2_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem2_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem2_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem2_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem2_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem2_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem2_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem2_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem2_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem2_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem2_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem2_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem2_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem2_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem2_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem2_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem2_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem2_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem2_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem2_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem2_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem2_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem2_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem2_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem2_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem2_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem2_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem2_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem2_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem2_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem2_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem2_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_mem2_m_axi...
Compiling module xil_defaultlib.compute_attention_HLS_entry_proc
Compiling module xil_defaultlib.compute_attention_HLS_load_task_...
Compiling module xil_defaultlib.compute_attention_HLS_flow_contr...
Compiling module xil_defaultlib.compute_attention_HLS_load_task_...
Compiling module xil_defaultlib.compute_attention_HLS_load_task_...
Compiling module xil_defaultlib.compute_attention_HLS_load_task_...
Compiling module xil_defaultlib.compute_attention_HLS_load_task
Compiling module xil_defaultlib.compute_attention_HLS_compute_ta...
Compiling module xil_defaultlib.compute_attention_HLS_compute_ta...
Compiling module xil_defaultlib.compute_attention_HLS_compute_ta...
Compiling module xil_defaultlib.compute_attention_HLS_compute_ta...
Compiling module xil_defaultlib.compute_attention_HLS_compute_ta...
Compiling module xil_defaultlib.compute_attention_HLS_mul_16s_16...
Compiling module xil_defaultlib.compute_attention_HLS_mul_20s_10...
Compiling module xil_defaultlib.compute_attention_HLS_mac_muladd...
Compiling module xil_defaultlib.compute_attention_HLS_mac_muladd...
Compiling module xil_defaultlib.compute_attention_HLS_compute_ta...
Compiling module xil_defaultlib.compute_attention_HLS_compute_ta...
Compiling module xil_defaultlib.compute_attention_HLS_compute_ta...
Compiling module xil_defaultlib.compute_attention_HLS_compute_ta...
Compiling module xil_defaultlib.compute_attention_HLS_mul_16s_16...
Compiling module xil_defaultlib.compute_attention_HLS_mac_muladd...
Compiling module xil_defaultlib.compute_attention_HLS_mac_muladd...
Compiling module xil_defaultlib.compute_attention_HLS_compute_ta...
Compiling module xil_defaultlib.compute_attention_HLS_sparsemux_...
Compiling module xil_defaultlib.compute_attention_HLS_compute_ta...
Compiling module xil_defaultlib.compute_attention_HLS_exp_21_9_s...
Compiling module xil_defaultlib.compute_attention_HLS_exp_21_9_s...
Compiling module xil_defaultlib.compute_attention_HLS_exp_21_9_s...
Compiling module xil_defaultlib.compute_attention_HLS_mul_50ns_4...
Compiling module xil_defaultlib.compute_attention_HLS_mul_50ns_5...
Compiling module xil_defaultlib.compute_attention_HLS_exp_21_9_s
Compiling module xil_defaultlib.compute_attention_HLS_sparsemux_...
Compiling module xil_defaultlib.compute_attention_HLS_compute_ta...
Compiling module xil_defaultlib.compute_attention_HLS_sdiv_28ns_...
Compiling module xil_defaultlib.compute_attention_HLS_sdiv_28ns_...
Compiling module xil_defaultlib.compute_attention_HLS_compute_ta...
Compiling module xil_defaultlib.compute_attention_HLS_frp_pipeli...
Compiling module xil_defaultlib.compute_attention_HLS_frp_fifoou...
Compiling module xil_defaultlib.compute_attention_HLS_compute_ta...
Compiling module xil_defaultlib.compute_attention_HLS_compute_ta...
Compiling module xil_defaultlib.compute_attention_HLS_sparsemux_...
Compiling module xil_defaultlib.compute_attention_HLS_flow_contr...
Compiling module xil_defaultlib.compute_attention_HLS_store_task
Compiling module xil_defaultlib.compute_attention_HLS_fifo_w64_d...
Compiling module xil_defaultlib.compute_attention_HLS_fifo_w64_d...
Compiling module xil_defaultlib.compute_attention_HLS_fifo_w2048...
Compiling module xil_defaultlib.compute_attention_HLS_fifo_w2048...
Compiling module xil_defaultlib.compute_attention_HLS_start_for_...
Compiling module xil_defaultlib.compute_attention_HLS_start_for_...
Compiling module xil_defaultlib.compute_attention_HLS_start_for_...
Compiling module xil_defaultlib.compute_attention_HLS_start_for_...
Compiling module xil_defaultlib.compute_attention_HLS
Compiling module xil_defaultlib.AESL_axi_master_mem1
Compiling module xil_defaultlib.AESL_axi_master_mem2
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(OUT_CH...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_report_unit_defaul...
Compiling module xil_defaultlib.AESL_deadlock_detector_2
Compiling module xil_defaultlib.df_fifo_intf_default
Compiling module xil_defaultlib.df_process_intf_default
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=98)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=80)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_compute_attention_HLS_top
Compiling module work.glbl
Built simulation snapshot compute_attention_HLS

****** xsim v2024.1.2 (64-bit)
  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
  **** Start of session at: Thu Feb 27 13:11:51 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/compute_attention_HLS/xsim_script.tcl
# xsim {compute_attention_HLS} -autoloadwcfg -tclbatch {compute_attention_HLS.tcl}
Time resolution is 1 ps
source compute_attention_HLS.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "110000"
// RTL Simulation : 1 / 1 [100.00%] @ "1336902000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1336926 ns : File "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/sim/verilog/compute_attention_HLS.autotb.v" Line 588
run: Time (s): cpu = 00:00:00.05 ; elapsed = 00:04:53 . Memory (MB): peak = 1669.609 ; gain = 0.000 ; free physical = 68404 ; free virtual = 192111
## quit
INFO: xsimkernel Simulation Memory Usage: 154056 KB (Peak: 187360 KB), Simulation CPU Usage: 291760 ms
INFO: [Common 17-206] Exiting xsim at Thu Feb 27 13:16:48 2025...
INFO: [COSIM 212-316] Starting C post checking ...
MSE: 0.00058264
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:08:29; Allocated memory: 9.707 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.1.2 (64-bit)
  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
  **** Start of session at: Thu Feb 27 13:19:53 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/solution1_data.json outdir=/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/ip srcdir=/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1 sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/ip/misc
INFO: Copied 56 verilog file(s) to /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/ip/hdl/verilog
INFO: Copied 49 vhdl file(s) to /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/ip/drivers
ipx::create_core: Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1749.898 ; gain = 134.883 ; free physical = 65490 ; free virtual = 189081
INFO: Import ports from HDL: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/ip/hdl/vhdl/compute_attention_HLS.vhd (compute_attention_HLS)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/Vivado/2024.1/data/ip'.
INFO: Add axi4full interface m_axi_mem1
INFO: Add axi4full interface m_axi_mem2
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/ip/component.xml
INFO: Created IP archive /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/ip/xilinx_com_hls_compute_attention_HLS_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 13:20:44 2025...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2024.1.2 (64-bit)
  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
  **** Start of session at: Thu Feb 27 13:20:59 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module compute_attention_HLS
## set language verilog
## set family zynquplus
## set device xczu3eg
## set package -sbva484
## set speed -1-e
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "4.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:compute_attention_HLS:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project project_1
# dict set report_options hls_solution solution1
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "compute_attention_HLS"
# dict set report_options funcmodules {compute_attention_HLS_entry_proc compute_attention_HLS_load_task_Pipeline_VITIS_LOOP_108_3 compute_attention_HLS_load_task_Pipeline_VITIS_LOOP_112_4 compute_attention_HLS_load_task_Pipeline_VITIS_LOOP_116_5 compute_attention_HLS_load_task compute_attention_HLS_compute_task_Pipeline_VITIS_LOOP_147_3 compute_attention_HLS_compute_task_Pipeline_VITIS_LOOP_151_4 compute_attention_HLS_compute_task_Pipeline_VITIS_LOOP_155_5 compute_attention_HLS_compute_task_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2 compute_attention_HLS_compute_task_Pipeline_VITIS_LOOP_28_2 compute_attention_HLS_exp_21_9_s compute_attention_HLS_compute_task_Pipeline_VITIS_LOOP_35_3 compute_attention_HLS_compute_task_Pipeline_VITIS_LOOP_41_4 compute_attention_HLS_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5 compute_attention_HLS_compute_task_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_163_7 compute_attention_HLS_compute_task compute_attention_HLS_store_task}
# dict set report_options bindmodules {compute_attention_HLS_flow_control_loop_pipe_sequential_init compute_attention_HLS_load_task_row_q_RAM_AUTO_1R1W compute_attention_HLS_mul_16s_16s_30_1_1 compute_attention_HLS_mul_20s_10ns_29_2_1 compute_attention_HLS_mac_muladd_16s_16s_30ns_30_4_1 compute_attention_HLS_sparsemux_199_7_16_1_1 compute_attention_HLS_mul_50ns_47ns_97_5_1 compute_attention_HLS_mul_50ns_50ns_100_5_1 compute_attention_HLS_exp_21_9_s_f_x_msb_3_table_ROM_AUTO_1R compute_attention_HLS_exp_21_9_s_f_x_msb_2_table_ROM_AUTO_1R compute_attention_HLS_exp_21_9_s_exp_x_msb_1_table_ROM_AUTO_1R compute_attention_HLS_sparsemux_51_7_16_1_1 compute_attention_HLS_sdiv_28ns_20s_16_32_1 compute_attention_HLS_mul_16s_16s_27_1_1 compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1 compute_attention_HLS_frp_fifoout compute_attention_HLS_frp_pipeline_valid compute_attention_HLS_compute_task_compute_attention_single_ap_fixed_128_ap_fixed_128_ap_fixed_128_bkb compute_attention_HLS_compute_task_Q_local_RAM_AUTO_1R1W compute_attention_HLS_compute_task_V_local_RAM_AUTO_1R1W compute_attention_HLS_compute_task_Out_local_RAM_AUTO_1R1W compute_attention_HLS_compute_task_rQ_RAM_AUTO_1R1W compute_attention_HLS_sparsemux_257_7_16_1_1 compute_attention_HLS_flow_control_loop_delay_pipe compute_attention_HLS_fifo_w64_d4_S compute_attention_HLS_fifo_w2048_d64_A compute_attention_HLS_start_for_store_task_U0 compute_attention_HLS_start_for_compute_task_U0 compute_attention_HLS_mem1_m_axi compute_attention_HLS_mem2_m_axi compute_attention_HLS_control_s_axi}
# dict set report_options max_module_depth 8
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
create_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1707.871 ; gain = 91.875 ; free physical = 59358 ; free virtual = 182949
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/Vivado/2024.1/data/ip'.
# create_bd_design bd_0
Wrote  : </nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.
Slave segment '/m_axi_mem1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_mem1' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_mem2/Reg' is being assigned into address space '/hls_inst/Data_m_axi_mem2' at <0x44A0_0000 [ 64K ]>.
Wrote  : </nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
make_wrapper: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 2038.266 ; gain = 192.688 ; free physical = 50994 ; free virtual = 174567
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2110.301 ; gain = 72.035 ; free physical = 48446 ; free virtual = 171992
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2025-02-27 13:22:51 EST
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Feb 27 13:22:51 2025] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Thu Feb 27 13:22:51 2025] Launched synth_1...
Run output will be captured here: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/project.runs/synth_1/runme.log
[Thu Feb 27 13:22:51 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2024.1.2 (64-bit)
  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
  **** Start of session at: Thu Feb 27 13:46:49 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1707.281 ; gain = 131.883 ; free physical = 30041 ; free virtual = 144021
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/Vivado/2024.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1721.156 ; gain = 13.875 ; free physical = 30219 ; free virtual = 144200
Command: synth_design -top bd_0_wrapper -part xczu3eg-sbva484-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 421531
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2912.840 ; gain = 305.664 ; free physical = 38032 ; free virtual = 152027
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-416572-ece-rschsrv.ece.gatech.edu/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-416572-ece-rschsrv.ece.gatech.edu/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2993.809 ; gain = 386.633 ; free physical = 29797 ; free virtual = 143776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2999.746 ; gain = 392.570 ; free physical = 30618 ; free virtual = 144597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2999.746 ; gain = 392.570 ; free physical = 30625 ; free virtual = 144604
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2999.746 ; gain = 0.000 ; free physical = 31116 ; free virtual = 145095
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/compute_attention_HLS.xdc]
create_clock: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3066.746 ; gain = 0.000 ; free physical = 25963 ; free virtual = 139944
Finished Parsing XDC File [/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/compute_attention_HLS.xdc]
Parsing XDC File [/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3066.746 ; gain = 0.000 ; free physical = 26168 ; free virtual = 140150
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3066.746 ; gain = 0.000 ; free physical = 26010 ; free virtual = 139992
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 3066.746 ; gain = 459.570 ; free physical = 23511 ; free virtual = 137487
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 3074.750 ; gain = 467.574 ; free physical = 23607 ; free virtual = 137583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 3074.750 ; gain = 467.574 ; free physical = 23892 ; free virtual = 137868
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 3074.750 ; gain = 467.574 ; free physical = 22736 ; free virtual = 136712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 3074.750 ; gain = 467.574 ; free physical = 14069 ; free virtual = 128046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:23 . Memory (MB): peak = 3530.375 ; gain = 923.199 ; free physical = 21678 ; free virtual = 135654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:23 . Memory (MB): peak = 3531.375 ; gain = 924.199 ; free physical = 21844 ; free virtual = 135821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:01:23 . Memory (MB): peak = 3540.391 ; gain = 933.215 ; free physical = 22044 ; free virtual = 136021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3555.266 ; gain = 948.090 ; free physical = 29286 ; free virtual = 143255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3555.266 ; gain = 948.090 ; free physical = 29243 ; free virtual = 143213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3555.266 ; gain = 948.090 ; free physical = 29144 ; free virtual = 143114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3555.266 ; gain = 948.090 ; free physical = 29095 ; free virtual = 143064
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3555.266 ; gain = 948.090 ; free physical = 29060 ; free virtual = 143029
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3555.266 ; gain = 948.090 ; free physical = 29018 ; free virtual = 142987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3555.266 ; gain = 948.090 ; free physical = 28995 ; free virtual = 142964
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:08 ; elapsed = 00:01:15 . Memory (MB): peak = 3555.266 ; gain = 881.090 ; free physical = 25032 ; free virtual = 139001
Synthesis Optimization Complete : Time (s): cpu = 00:01:27 ; elapsed = 00:01:36 . Memory (MB): peak = 3555.266 ; gain = 948.090 ; free physical = 24920 ; free virtual = 138890
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3555.266 ; gain = 0.000 ; free physical = 24110 ; free virtual = 138080
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3555.266 ; gain = 0.000 ; free physical = 26239 ; free virtual = 140209
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c30aa4c4
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:50 ; elapsed = 00:01:57 . Memory (MB): peak = 3555.266 ; gain = 1800.320 ; free physical = 26288 ; free virtual = 140258
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2540.396; main = 2251.293; forked = 291.633
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5184.652; main = 3540.395; forked = 1644.258
INFO: [Common 17-1381] The checkpoint '/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 13:49:41 2025...
[Thu Feb 27 13:49:53 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:22:08 ; elapsed = 00:27:02 . Memory (MB): peak = 2116.441 ; gain = 0.000 ; free physical = 19249 ; free virtual = 133225
TIMESTAMP: HLS-REPORT: synthesis open_run: 2025-02-27 13:49:53 EST
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu3eg-sbva484-1-e
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-454] Reading design checkpoint '/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2959.484 ; gain = 0.000 ; free physical = 20494 ; free virtual = 134472
INFO: [Netlist 29-17] Analyzing 20827 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 17 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/compute_attention_HLS.xdc]
create_clock: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3100.840 ; gain = 26.781 ; free physical = 19787 ; free virtual = 133761
Finished Parsing XDC File [/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/compute_attention_HLS.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3499.066 ; gain = 0.000 ; free physical = 30326 ; free virtual = 144305
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19037 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 301 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 48 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 1600 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1600 instances
  RAM16X1S => RAM32X1S (RAMS32): 4096 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1600 instances
  RAM32X1S => RAM32X1S (RAMS32): 4096 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 1600 instances
  RAM64X1S => RAM64X1S (RAMS64E): 4096 instances

open_run: Time (s): cpu = 00:01:53 ; elapsed = 00:02:03 . Memory (MB): peak = 3499.066 ; gain = 1382.625 ; free physical = 31531 ; free virtual = 145510
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2025-02-27 13:51:56 EST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/compute_attention_HLS_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 8 -file ./report/compute_attention_HLS_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/compute_attention_HLS_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:04:20 ; elapsed = 00:02:15 . Memory (MB): peak = 5071.566 ; gain = 1567.500 ; free physical = 31663 ; free virtual = 145722
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/compute_attention_HLS_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/compute_attention_HLS_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
report_design_analysis: Time (s): cpu = 00:00:30 ; elapsed = 00:00:05 . Memory (MB): peak = 5071.566 ; gain = 0.000 ; free physical = 26334 ; free virtual = 140374
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/compute_attention_HLS_failfast_synth.rpt
 -I- design metrics completed in 4 seconds
 -I- DONT_TOUCH metric completed in 4 seconds
 -I- MARK_DEBUG metric completed in 4 seconds
 -I- utilization metrics completed in 4 seconds
 -I- control set metrics completed in 1 seconds
 -I- methodology check metrics completed in 28 seconds
 -I- average fanout metrics completed in 57 seconds (4 modules)
 -I- Generated file /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/report/synth.AVGFO.rpt
 -I- non-FD high fanout nets completed in 13 seconds
 -I- path budgeting metrics completed in 36 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xczu3eg-sbva484-1-e                                                                     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 78.66% | REVIEW |
#  | FD                                                        | 50%       | 19.47% | OK     |
#  | LUTRAM+SRL                                                | 25%       | 98.35% | REVIEW |
#  | CARRY8                                                    | 25%       | 8.13%  | OK     |
#  | MUXF7                                                     | 15%       | 6.85%  | OK     |
#  | LUT Combining                                             | 20%       | 22.94% | REVIEW |
#  | DSP                                                       | 80%       | 83.61% | REVIEW |
#  | RAMB/FIFO                                                 | 80%       | 61.11% | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 72.36% | REVIEW |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 1323      | 1644   | REVIEW |
#  | Average Fanout for modules > 100k cells                   | 4         | 1.65   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 1.65   | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.350ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.239ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/report/compute_attention_HLS_failfast_synth.rpt
 -I- Number of criteria to review: 6
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 151 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2025-02-27 13:56:52 EST
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2025-02-27 13:56:52 EST
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2025-02-27 13:56:53 EST
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2025-02-27 13:56:58 EST
TIMESTAMP: HLS-REPORT: synth process timing paths: 2025-02-27 13:57:00 EST
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2025-02-27 13:57:00 EST
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2025-02-27 13:57:00 EST
HLS EXTRACTION: synth area_totals:  0 70560 141120 360 432 0 0
HLS EXTRACTION: synth area_current: 0 55506 27471 301 264 0 3044 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 70560 LUT 55506 AVAIL_FF 141120 FF 27471 AVAIL_DSP 360 DSP 301 AVAIL_BRAM 432 BRAM 264 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 3044 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/report/verilog/compute_attention_HLS_export.rpt


Implementation tool: Xilinx Vivado v.2024.1.2
Project:             project_1
Solution:            solution1
Device target:       xczu3eg-sbva484-1-e
Report date:         Thu Feb 27 13:57:01 EST 2025

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          55506
FF:           27471
DSP:            301
BRAM:           264
URAM:             0
LATCH:            0
SRL:           3044
CLB:              0

#=== Final timing ===
CP required:                     4.000
CP achieved post-synthesis:      2.597
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2025-02-27 13:57:01 EST
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 6271.957 ; gain = 0.000 ; free physical = 3330 ; free virtual = 95816
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Thu Feb 27 13:57:21 2025] Launched impl_1...
Run output will be captured here: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 6271.957 ; gain = 0.000 ; free physical = 8672 ; free virtual = 95729
[Thu Feb 27 13:57:21 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2024.1.2 (64-bit)
  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
  **** Start of session at: Thu Feb 27 13:57:29 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2641.695 ; gain = 0.000 ; free physical = 37655 ; free virtual = 120275
INFO: [Netlist 29-17] Analyzing 20827 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 16 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2909.172 ; gain = 5.750 ; free physical = 56422 ; free virtual = 139068
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3966.656 ; gain = 0.000 ; free physical = 99270 ; free virtual = 183267
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19037 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 301 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 48 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 1600 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1600 instances
  RAM16X1S => RAM32X1S (RAMS32): 4096 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1600 instances
  RAM32X1S => RAM32X1S (RAMS32): 4096 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 1600 instances
  RAM64X1S => RAM64X1S (RAMS64E): 4096 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.1.2 (64-bit) build 5164865
open_checkpoint: Time (s): cpu = 00:02:15 ; elapsed = 00:02:35 . Memory (MB): peak = 3973.625 ; gain = 2418.039 ; free physical = 99346 ; free virtual = 183354
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/Vivado/2024.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4078.695 ; gain = 105.070 ; free physical = 98886 ; free virtual = 183010

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 168062663

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4078.695 ; gain = 0.000 ; free physical = 98511 ; free virtual = 182673

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 168062663

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4374.422 ; gain = 0.000 ; free physical = 98061 ; free virtual = 182328

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 168062663

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4374.422 ; gain = 0.000 ; free physical = 98072 ; free virtual = 182341
Phase 1 Initialization | Checksum: 168062663

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4374.422 ; gain = 0.000 ; free physical = 98060 ; free virtual = 182329

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 168062663

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 4374.422 ; gain = 0.000 ; free physical = 98545 ; free virtual = 182935

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 168062663

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 4374.422 ; gain = 0.000 ; free physical = 99572 ; free virtual = 183970
Phase 2 Timer Update And Timing Data Collection | Checksum: 168062663

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 4374.422 ; gain = 0.000 ; free physical = 99715 ; free virtual = 184114

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 9 pins
INFO: [Opt 31-138] Pushed 8 inverter(s) to 2564 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: d531511f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 4398.434 ; gain = 24.012 ; free physical = 103356 ; free virtual = 187838
Retarget | Checksum: d531511f
INFO: [Opt 31-389] Phase Retarget created 27 cells and removed 36 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 9f60aa94

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 4398.434 ; gain = 24.012 ; free physical = 103534 ; free virtual = 188033
Constant propagation | Checksum: 9f60aa94
INFO: [Opt 31-389] Phase Constant propagation created 1 cells and removed 2 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 11e7f9dd6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 4398.434 ; gain = 24.012 ; free physical = 106029 ; free virtual = 190569
Sweep | Checksum: 11e7f9dd6
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 11e7f9dd6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 4430.449 ; gain = 56.027 ; free physical = 107151 ; free virtual = 191699
BUFG optimization | Checksum: 11e7f9dd6
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 11e7f9dd6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 4430.449 ; gain = 56.027 ; free physical = 109348 ; free virtual = 193896
Shift Register Optimization | Checksum: 11e7f9dd6
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 11e7f9dd6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 4430.449 ; gain = 56.027 ; free physical = 113389 ; free virtual = 197956
Post Processing Netlist | Checksum: 11e7f9dd6
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1218edd0c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 4430.449 ; gain = 56.027 ; free physical = 109972 ; free virtual = 194539

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4430.449 ; gain = 0.000 ; free physical = 109879 ; free virtual = 194446
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1218edd0c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 4430.449 ; gain = 56.027 ; free physical = 109862 ; free virtual = 194430
Phase 9 Finalization | Checksum: 1218edd0c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 4430.449 ; gain = 56.027 ; free physical = 109844 ; free virtual = 194411
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              27  |              36  |                                              0  |
|  Constant propagation         |               1  |               2  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1218edd0c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 4430.449 ; gain = 56.027 ; free physical = 109817 ; free virtual = 194384

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 145 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 12 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 100 Total Ports: 290
Ending PowerOpt Patch Enables Task | Checksum: a0ab2c9a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5440.426 ; gain = 0.000 ; free physical = 123234 ; free virtual = 207874
Ending Power Optimization Task | Checksum: a0ab2c9a

Time (s): cpu = 00:01:51 ; elapsed = 00:00:47 . Memory (MB): peak = 5440.426 ; gain = 1009.977 ; free physical = 123167 ; free virtual = 207807

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: a0ab2c9a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5440.426 ; gain = 0.000 ; free physical = 123158 ; free virtual = 207799

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5440.426 ; gain = 0.000 ; free physical = 123154 ; free virtual = 207795
Ending Netlist Obfuscation Task | Checksum: 57d716d4

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5440.426 ; gain = 0.000 ; free physical = 123138 ; free virtual = 207778
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:24 ; elapsed = 00:01:06 . Memory (MB): peak = 5440.426 ; gain = 1466.801 ; free physical = 123196 ; free virtual = 207837
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 5440.426 ; gain = 0.000 ; free physical = 122948 ; free virtual = 207606
generate_parallel_reports: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 5440.426 ; gain = 0.000 ; free physical = 122950 ; free virtual = 207607
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 5440.426 ; gain = 0.000 ; free physical = 124436 ; free virtual = 209097
INFO: [Common 17-1381] The checkpoint '/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:18 ; elapsed = 00:00:37 . Memory (MB): peak = 5440.426 ; gain = 0.000 ; free physical = 125159 ; free virtual = 209827
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5440.426 ; gain = 0.000 ; free physical = 134245 ; free virtual = 218901
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3eac0330

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.15 . Memory (MB): peak = 5440.426 ; gain = 0.000 ; free physical = 134196 ; free virtual = 218852
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5440.426 ; gain = 0.000 ; free physical = 134148 ; free virtual = 218803

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 739da91b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 5523.742 ; gain = 83.316 ; free physical = 143686 ; free virtual = 228400

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ea6ff666

Time (s): cpu = 00:02:03 ; elapsed = 00:01:15 . Memory (MB): peak = 5560.180 ; gain = 119.754 ; free physical = 154904 ; free virtual = 240505

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ea6ff666

Time (s): cpu = 00:02:03 ; elapsed = 00:01:15 . Memory (MB): peak = 5560.180 ; gain = 119.754 ; free physical = 154897 ; free virtual = 240498
Phase 1 Placer Initialization | Checksum: ea6ff666

Time (s): cpu = 00:02:04 ; elapsed = 00:01:16 . Memory (MB): peak = 5560.180 ; gain = 119.754 ; free physical = 154900 ; free virtual = 240501

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 165615b5c

Time (s): cpu = 00:03:38 ; elapsed = 00:01:53 . Memory (MB): peak = 5640.219 ; gain = 199.793 ; free physical = 155339 ; free virtual = 240973

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3164] Check ILP status : ILP-based clock placer is skipped.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 165615b5c

Time (s): cpu = 00:03:39 ; elapsed = 00:01:54 . Memory (MB): peak = 5640.219 ; gain = 199.793 ; free physical = 155517 ; free virtual = 241151

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: ae058540

Time (s): cpu = 00:03:40 ; elapsed = 00:01:55 . Memory (MB): peak = 5640.219 ; gain = 199.793 ; free physical = 156296 ; free virtual = 241930

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: ae058540

Time (s): cpu = 00:03:56 ; elapsed = 00:02:00 . Memory (MB): peak = 5800.203 ; gain = 359.777 ; free physical = 154135 ; free virtual = 239958

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 14cfdbd84

Time (s): cpu = 00:04:01 ; elapsed = 00:02:04 . Memory (MB): peak = 5800.203 ; gain = 359.777 ; free physical = 153728 ; free virtual = 239556

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 142798bdb

Time (s): cpu = 00:04:13 ; elapsed = 00:02:09 . Memory (MB): peak = 5832.219 ; gain = 391.793 ; free physical = 153675 ; free virtual = 239499

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 142798bdb

Time (s): cpu = 00:04:13 ; elapsed = 00:02:09 . Memory (MB): peak = 5832.219 ; gain = 391.793 ; free physical = 152925 ; free virtual = 238749
Phase 2.1.1 Partition Driven Placement | Checksum: 142798bdb

Time (s): cpu = 00:04:14 ; elapsed = 00:02:10 . Memory (MB): peak = 5832.219 ; gain = 391.793 ; free physical = 153340 ; free virtual = 239164
Phase 2.1 Floorplanning | Checksum: 142798bdb

Time (s): cpu = 00:04:14 ; elapsed = 00:02:10 . Memory (MB): peak = 5832.219 ; gain = 391.793 ; free physical = 153573 ; free virtual = 239397

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 142798bdb

Time (s): cpu = 00:04:14 ; elapsed = 00:02:10 . Memory (MB): peak = 5832.219 ; gain = 391.793 ; free physical = 152522 ; free virtual = 238346

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: d2b09f7b

Time (s): cpu = 00:04:15 ; elapsed = 00:02:11 . Memory (MB): peak = 5832.219 ; gain = 391.793 ; free physical = 152954 ; free virtual = 238778

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1a29565bc

Time (s): cpu = 00:09:37 ; elapsed = 00:04:00 . Memory (MB): peak = 5977.219 ; gain = 536.793 ; free physical = 151212 ; free virtual = 237138

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 16 LUTNM shape to break, 3115 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 8, two critical 8, total 16, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1319 nets or LUTs. Breaked 16 LUTs, combined 1303 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 24 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 18 nets.  Re-placed 314 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 18 nets or cells. Created 0 new cell, deleted 54 existing cells and moved 314 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.5 . Memory (MB): peak = 5977.219 ; gain = 0.000 ; free physical = 150263 ; free virtual = 236195
INFO: [Physopt 32-1408] Pass 1. Identified 6 candidate nets for high-fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_task_U0/i_1_reg_6923[2]. Replicated 27 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_task_U0/i_1_reg_6923[3]. Replicated 27 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_task_U0/i_1_reg_6923[4]. Replicated 29 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_task_U0/i_1_reg_6923[5]. Replicated 16 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_163_7_fu_8703/pf_out_fifo_U/fifo_empty. Replicated 15 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_task_U0/ap_CS_fsm_state72. Replicated 12 times.
INFO: [Physopt 32-232] Optimized 6 nets. Created 126 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 126 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.34 . Memory (MB): peak = 5977.219 ; gain = 0.000 ; free physical = 149312 ; free virtual = 235247
INFO: [Physopt 32-457] Pass 1. Identified 50 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1208/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1291/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1300/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1235/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1277/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1263/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1246/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1239/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1203/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1293/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1282/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1289/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1250/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1269/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1295/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1298/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1297/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1248/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1217/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1219/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1245/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1280/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1270/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1292/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1232/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1259/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1212/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1271/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1299/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1267/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1283/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1294/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1296/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1228/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1261/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1268/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1224/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1276/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1290/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1287/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1253/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1234/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1216/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1223/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1236/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1284/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1278/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1285/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1214/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1233/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-457] Pass 2. Identified 50 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1209/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1229/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1242/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1222/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1238/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1231/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1258/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1266/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1247/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1279/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1257/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1274/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1226/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1281/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1254/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1262/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2_fu_6935/mac_muladd_16s_16s_30ns_30_4_1_U395/compute_attention_HLS_mac_muladd_16s_16s_30ns_30_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1202/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1237/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1286/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1244/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2_fu_6935/mac_muladd_16s_16s_30ns_30_4_1_U424/compute_attention_HLS_mac_muladd_16s_16s_30ns_30_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1220/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2_fu_6935/mac_muladd_16s_16s_30ns_30_4_1_U496/compute_attention_HLS_mac_muladd_16s_16s_30ns_30_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/tmp_7_reg_6874_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1221/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1215/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2_fu_6935/mac_muladd_16s_16s_30ns_30_4_1_U405/compute_attention_HLS_mac_muladd_16s_16s_30ns_30_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1249/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2_fu_6935/mac_muladd_16s_16s_30ns_30_4_1_U462/compute_attention_HLS_mac_muladd_16s_16s_30ns_30_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2_fu_6935/mac_muladd_16s_16s_30ns_30_4_1_U506/compute_attention_HLS_mac_muladd_16s_16s_30ns_30_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1275/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1225/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1227/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1251/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1218/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1256/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1273/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2_fu_6935/mac_muladd_16s_16s_30ns_30_4_1_U390/compute_attention_HLS_mac_muladd_16s_16s_30ns_30_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1288/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2_fu_6935/mac_muladd_16s_16s_30ns_30_4_1_U401/compute_attention_HLS_mac_muladd_16s_16s_30ns_30_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1240/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1265/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2_fu_6935/mac_muladd_16s_16s_30ns_30_4_1_U498/compute_attention_HLS_mac_muladd_16s_16s_30ns_30_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1243/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1211/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2_fu_6935/mac_muladd_16s_16s_30ns_30_4_1_U501/compute_attention_HLS_mac_muladd_16s_16s_30ns_30_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1230/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1252/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_81_4_VITIS_LOOP_82_5_fu_7773/mac_muladd_16s_16s_27ns_27_4_1_U1205/compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Common 17-14] Message 'Physopt 32-665' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-775] End 2 Pass. Optimized 100 nets or cells. Created 1600 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.38 . Memory (MB): peak = 5977.219 ; gain = 0.000 ; free physical = 149538 ; free virtual = 235514
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 11 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 11 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5977.219 ; gain = 0.000 ; free physical = 148928 ; free virtual = 234921
INFO: [Physopt 32-527] Pass 1: Identified 21 candidate cells for BRAM register optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 21 nets or cells. Created 1512 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.55 . Memory (MB): peak = 5977.219 ; gain = 0.000 ; free physical = 93438 ; free virtual = 179743
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5977.219 ; gain = 0.000 ; free physical = 93717 ; free virtual = 180022

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           16  |           1303  |                  1319  |           0  |           1  |  00:00:04  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |             54  |                    18  |           0  |           1  |  00:00:07  |
|  Very High Fanout                                 |          126  |              0  |                     6  |           0  |           1  |  00:00:08  |
|  DSP Register                                     |         1600  |              0  |                   100  |           0  |           1  |  00:00:15  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |           11  |              0  |                    11  |           0  |           1  |  00:00:02  |
|  BRAM Register                                    |         1512  |              0  |                    21  |           0  |           1  |  00:11:24  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         3265  |           1357  |                  1475  |           0  |          10  |  00:12:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2575ed467

Time (s): cpu = 00:22:03 ; elapsed = 00:16:22 . Memory (MB): peak = 6002.242 ; gain = 561.816 ; free physical = 90729 ; free virtual = 177068
Phase 2.4 Global Placement Core | Checksum: 25f79faa3

Time (s): cpu = 00:23:00 ; elapsed = 00:16:46 . Memory (MB): peak = 6002.242 ; gain = 561.816 ; free physical = 89324 ; free virtual = 175668
Phase 2 Global Placement | Checksum: 25f79faa3

Time (s): cpu = 00:23:01 ; elapsed = 00:16:47 . Memory (MB): peak = 6002.242 ; gain = 561.816 ; free physical = 90770 ; free virtual = 177115

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2912d9eaa

Time (s): cpu = 00:23:52 ; elapsed = 00:17:04 . Memory (MB): peak = 6002.242 ; gain = 561.816 ; free physical = 89290 ; free virtual = 175631

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1477fd592

Time (s): cpu = 00:25:00 ; elapsed = 00:17:41 . Memory (MB): peak = 6002.242 ; gain = 561.816 ; free physical = 83654 ; free virtual = 170020

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 23563c0d2

Time (s): cpu = 00:30:32 ; elapsed = 00:19:03 . Memory (MB): peak = 6024.379 ; gain = 583.953 ; free physical = 74118 ; free virtual = 160437

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 175277fb2

Time (s): cpu = 00:30:49 ; elapsed = 00:19:20 . Memory (MB): peak = 6024.379 ; gain = 583.953 ; free physical = 76260 ; free virtual = 162580
Phase 3.3.2 Slice Area Swap | Checksum: 175277fb2

Time (s): cpu = 00:30:50 ; elapsed = 00:19:22 . Memory (MB): peak = 6024.379 ; gain = 583.953 ; free physical = 76348 ; free virtual = 162668
Phase 3.3 Small Shape DP | Checksum: 221787e4d

Time (s): cpu = 00:31:30 ; elapsed = 00:19:36 . Memory (MB): peak = 6024.379 ; gain = 583.953 ; free physical = 73628 ; free virtual = 159949

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 19019d041

Time (s): cpu = 00:31:39 ; elapsed = 00:19:46 . Memory (MB): peak = 6024.379 ; gain = 583.953 ; free physical = 74982 ; free virtual = 161301

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 282f31534

Time (s): cpu = 00:31:41 ; elapsed = 00:19:48 . Memory (MB): peak = 6024.379 ; gain = 583.953 ; free physical = 73028 ; free virtual = 159351
Phase 3 Detail Placement | Checksum: 282f31534

Time (s): cpu = 00:31:43 ; elapsed = 00:19:51 . Memory (MB): peak = 6024.379 ; gain = 583.953 ; free physical = 76105 ; free virtual = 162424

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a6c5f198

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.109 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 107b43c44

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 6024.379 ; gain = 0.000 ; free physical = 71350 ; free virtual = 157665
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
INFO: [Place 46-35] Processed net bd_0_i/hls_inst/inst/compute_task_U0/grp_compute_task_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_163_7_fu_8703/pf_out_fifo_U/write_enable, inserted BUFG to drive 2050 loads.
INFO: [Place 46-32] Processed net bd_0_i/hls_inst/inst/compute_task_U0/p_ZZL24compute_attention_singlePA128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3_U/compute_attention_single_ap_fixed_128_ap_fixed_128_ap_fixed_128_a_9_ce1, BUFG insertion was skipped because the netlist editing failed.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 1.
Ending Physical Synthesis Task | Checksum: efaff7a1

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 6024.379 ; gain = 0.000 ; free physical = 70319 ; free virtual = 156633
Phase 4.1.1.1 BUFG Insertion | Checksum: b04c70ab

Time (s): cpu = 00:37:49 ; elapsed = 00:22:36 . Memory (MB): peak = 6024.379 ; gain = 583.953 ; free physical = 69386 ; free virtual = 155599

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.501. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 10a24e6f9

Time (s): cpu = 00:39:04 ; elapsed = 00:23:50 . Memory (MB): peak = 6024.379 ; gain = 583.953 ; free physical = 65310 ; free virtual = 151533

Time (s): cpu = 00:39:04 ; elapsed = 00:23:50 . Memory (MB): peak = 6024.379 ; gain = 583.953 ; free physical = 65287 ; free virtual = 151510
Phase 4.1 Post Commit Optimization | Checksum: 10a24e6f9

Time (s): cpu = 00:39:06 ; elapsed = 00:23:52 . Memory (MB): peak = 6024.379 ; gain = 583.953 ; free physical = 66145 ; free virtual = 152369
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 6032.383 ; gain = 0.000 ; free physical = 60848 ; free virtual = 147079

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 156bcbc71

Time (s): cpu = 00:39:48 ; elapsed = 00:24:12 . Memory (MB): peak = 6032.383 ; gain = 591.957 ; free physical = 64847 ; free virtual = 151081

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|      South|                2x2|                2x2|              16x16|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|              16x16|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|              16x16|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 156bcbc71

Time (s): cpu = 00:39:50 ; elapsed = 00:24:14 . Memory (MB): peak = 6032.383 ; gain = 591.957 ; free physical = 63076 ; free virtual = 149313
Phase 4.3 Placer Reporting | Checksum: 156bcbc71

Time (s): cpu = 00:39:53 ; elapsed = 00:24:16 . Memory (MB): peak = 6032.383 ; gain = 591.957 ; free physical = 65504 ; free virtual = 151738

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 6032.383 ; gain = 0.000 ; free physical = 64910 ; free virtual = 151144

Time (s): cpu = 00:39:53 ; elapsed = 00:24:17 . Memory (MB): peak = 6032.383 ; gain = 591.957 ; free physical = 64906 ; free virtual = 151139
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2356ab9fa

Time (s): cpu = 00:39:55 ; elapsed = 00:24:19 . Memory (MB): peak = 6032.383 ; gain = 591.957 ; free physical = 64574 ; free virtual = 150806
Ending Placer Task | Checksum: 1f47c48a0

Time (s): cpu = 00:39:57 ; elapsed = 00:24:21 . Memory (MB): peak = 6032.383 ; gain = 591.957 ; free physical = 60749 ; free virtual = 146981
196 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:40:16 ; elapsed = 00:24:27 . Memory (MB): peak = 6032.383 ; gain = 591.957 ; free physical = 63063 ; free virtual = 149292
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 6032.383 ; gain = 0.000 ; free physical = 61853 ; free virtual = 148079
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 6032.383 ; gain = 0.000 ; free physical = 59717 ; free virtual = 145944
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 6032.383 ; gain = 0.000 ; free physical = 60430 ; free virtual = 146673
Wrote PlaceDB: Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 6032.383 ; gain = 0.000 ; free physical = 57364 ; free virtual = 143682
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6032.383 ; gain = 0.000 ; free physical = 56935 ; free virtual = 143253
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6032.383 ; gain = 0.000 ; free physical = 59584 ; free virtual = 145904
Wrote Netlist Cache: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.54 . Memory (MB): peak = 6032.383 ; gain = 0.000 ; free physical = 59478 ; free virtual = 145807
Wrote Device Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 6032.383 ; gain = 0.000 ; free physical = 59316 ; free virtual = 145648
Write Physdb Complete: Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 6032.383 ; gain = 0.000 ; free physical = 58851 ; free virtual = 145184
report_design_analysis: Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 6032.383 ; gain = 0.000 ; free physical = 59815 ; free virtual = 146139
INFO: [Common 17-1381] The checkpoint '/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:26 ; elapsed = 00:00:51 . Memory (MB): peak = 6032.383 ; gain = 0.000 ; free physical = 57595 ; free virtual = 143857
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:02:51 ; elapsed = 00:01:10 . Memory (MB): peak = 6032.383 ; gain = 0.000 ; free physical = 71979 ; free virtual = 158333
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.501 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
207 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:53 ; elapsed = 00:01:13 . Memory (MB): peak = 6032.383 ; gain = 0.000 ; free physical = 71985 ; free virtual = 158339
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 6032.383 ; gain = 0.000 ; free physical = 69449 ; free virtual = 155832
Wrote PlaceDB: Time (s): cpu = 00:00:37 ; elapsed = 00:00:15 . Memory (MB): peak = 6032.383 ; gain = 0.000 ; free physical = 71951 ; free virtual = 158453
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6032.383 ; gain = 0.000 ; free physical = 73212 ; free virtual = 159714
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6032.383 ; gain = 0.000 ; free physical = 72782 ; free virtual = 159286
Wrote Netlist Cache: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.43 . Memory (MB): peak = 6032.383 ; gain = 0.000 ; free physical = 72580 ; free virtual = 159094
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 6032.383 ; gain = 0.000 ; free physical = 72562 ; free virtual = 159079
Write Physdb Complete: Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 6032.383 ; gain = 0.000 ; free physical = 72830 ; free virtual = 159347
INFO: [Common 17-1381] The checkpoint '/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:47 ; elapsed = 00:00:29 . Memory (MB): peak = 6032.383 ; gain = 0.000 ; free physical = 70564 ; free virtual = 156975
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8e5fcf79 ConstDB: 0 ShapeSum: f9f22bf1 RouteDB: 6c2a4d36
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6040.383 ; gain = 0.000 ; free physical = 75253 ; free virtual = 161631
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "m_axi_mem2_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem2_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem1_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem1_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem1_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem1_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem1_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem1_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem1_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem1_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem1_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem1_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem1_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem1_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem1_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem1_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem1_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem1_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem1_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem1_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem1_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem1_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem1_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem1_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem1_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem1_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem1_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem1_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem1_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem1_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem1_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem1_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem1_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem1_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem1_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem1_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem1_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem1_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem1_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem1_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem1_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem1_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem1_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem1_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem1_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem1_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem1_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem1_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem1_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem1_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem1_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem1_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem1_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem1_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem2_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem2_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem1_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem1_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem1_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem1_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem2_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem2_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem1_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem1_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem1_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem1_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem1_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem1_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem1_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem1_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem1_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem1_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem1_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem1_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem2_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem2_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem1_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem1_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem1_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem1_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Post Restoration Checksum: NetGraph: 793d1b8 | NumContArr: b6bfa50a | Constraints: 9835a736 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 219321895

Time (s): cpu = 00:02:40 ; elapsed = 00:00:41 . Memory (MB): peak = 6040.383 ; gain = 0.000 ; free physical = 83108 ; free virtual = 169465

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 219321895

Time (s): cpu = 00:02:41 ; elapsed = 00:00:42 . Memory (MB): peak = 6040.383 ; gain = 0.000 ; free physical = 82259 ; free virtual = 168617

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 219321895

Time (s): cpu = 00:02:43 ; elapsed = 00:00:42 . Memory (MB): peak = 6040.383 ; gain = 0.000 ; free physical = 81790 ; free virtual = 168148

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 26a6435ee

Time (s): cpu = 00:02:50 ; elapsed = 00:00:45 . Memory (MB): peak = 6040.383 ; gain = 0.000 ; free physical = 81339 ; free virtual = 167672

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1adcaf83c

Time (s): cpu = 00:03:47 ; elapsed = 00:01:04 . Memory (MB): peak = 6040.383 ; gain = 0.000 ; free physical = 81866 ; free virtual = 168208
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.538  | TNS=0.000  | WHS=-0.016 | THS=-0.042 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 7.94642e-05 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 96465
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 75294
  Number of Partially Routed Nets     = 21171
  Number of Node Overlaps             = 3

Phase 2 Router Initialization | Checksum: 22cad13ba

Time (s): cpu = 00:05:39 ; elapsed = 00:01:38 . Memory (MB): peak = 6040.383 ; gain = 0.000 ; free physical = 76976 ; free virtual = 163325

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 22cad13ba

Time (s): cpu = 00:05:39 ; elapsed = 00:01:38 . Memory (MB): peak = 6040.383 ; gain = 0.000 ; free physical = 77207 ; free virtual = 163555

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 20f9e697f

Time (s): cpu = 00:07:50 ; elapsed = 00:02:25 . Memory (MB): peak = 6040.383 ; gain = 0.000 ; free physical = 77948 ; free virtual = 164309
Phase 4 Initial Routing | Checksum: 23b6d51ed

Time (s): cpu = 00:07:56 ; elapsed = 00:02:26 . Memory (MB): peak = 6040.383 ; gain = 0.000 ; free physical = 78371 ; free virtual = 164732

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.77|     2x2|      0.57|     8x8|      5.02|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   16x16|      2.95|     4x4|      1.68|   16x16|     10.61|
|___________|________|__________|________|__________|________|__________|
|       EAST|     8x8|      1.94|     2x2|      0.82|   16x16|     10.96|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      1.18|     4x4|      0.56|   16x16|      9.83|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X16Y140->INT_X23Y155 (CLEM_X16Y140->CLEL_R_X23Y155)
	INT_X16Y148->INT_X23Y155 (CLEM_X16Y148->CLEL_R_X23Y155)
	INT_X16Y140->INT_X23Y147 (CLEM_X16Y140->CLEL_R_X23Y147)
	INT_X16Y147->INT_X23Y154 (CLEM_X16Y147->CLEL_R_X23Y154)
	INT_X16Y139->INT_X23Y146 (CLEM_X16Y139->CLEL_R_X23Y146)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X12Y144->INT_X27Y159 (BRAM_X12Y140->CLEL_R_X27Y159)
	INT_X12Y143->INT_X27Y158 (BRAM_X12Y140->CLEL_R_X27Y158)
	INT_X12Y142->INT_X27Y157 (BRAM_X12Y140->CLEL_R_X27Y157)
	INT_X12Y141->INT_X27Y156 (BRAM_X12Y140->CLEL_R_X27Y156)
EAST
	INT_X12Y130->INT_X27Y153 (BRAM_X12Y130->CLEL_R_X27Y153)
	INT_X32Y164->INT_X32Y179 (CLEM_R_X32Y164->XIPHY_BYTE_RIGHT_X32Y165)
	INT_X32Y148->INT_X32Y163 (CLEM_R_X32Y148->CMT_RIGHT_X32Y120)
	INT_X16Y132->INT_X31Y147 (CLEM_X16Y132->CLEL_R_X31Y147)
	INT_X32Y132->INT_X32Y147 (CLEM_R_X32Y132->CMT_RIGHT_X32Y120)
WEST
	INT_X14Y163->INT_X21Y178 (CLEM_X14Y163->CLEL_R_X21Y178)
	INT_X16Y164->INT_X23Y171 (CLEM_X16Y164->CLEL_R_X23Y171)
	INT_X16Y163->INT_X23Y170 (CLEM_X16Y163->CLEL_R_X23Y170)
	INT_X16Y162->INT_X23Y169 (CLEM_X16Y162->CLEL_R_X23Y169)
	INT_X16Y168->INT_X23Y175 (CLEM_X16Y168->CLEL_R_X23Y175)

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 50279
 Number of Nodes with overlaps = 11154
 Number of Nodes with overlaps = 3327
 Number of Nodes with overlaps = 1255
 Number of Nodes with overlaps = 528
 Number of Nodes with overlaps = 237
 Number of Nodes with overlaps = 147
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.005  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 5.1 Global Iteration 0 | Checksum: 1f3614fc2

Time (s): cpu = 01:15:16 ; elapsed = 00:40:47 . Memory (MB): peak = 6040.383 ; gain = 0.000 ; free physical = 131193 ; free virtual = 220049

Phase 5.2 Additional Iteration for Hold
Phase 5.2 Additional Iteration for Hold | Checksum: 221b6b7fb

Time (s): cpu = 01:15:18 ; elapsed = 00:40:47 . Memory (MB): peak = 6040.383 ; gain = 0.000 ; free physical = 131444 ; free virtual = 220300
Phase 5 Rip-up And Reroute | Checksum: 221b6b7fb

Time (s): cpu = 01:15:18 ; elapsed = 00:40:48 . Memory (MB): peak = 6040.383 ; gain = 0.000 ; free physical = 131373 ; free virtual = 220229

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 221b6b7fb

Time (s): cpu = 01:15:20 ; elapsed = 00:40:48 . Memory (MB): peak = 6040.383 ; gain = 0.000 ; free physical = 131171 ; free virtual = 220027

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 221b6b7fb

Time (s): cpu = 01:15:20 ; elapsed = 00:40:48 . Memory (MB): peak = 6040.383 ; gain = 0.000 ; free physical = 130668 ; free virtual = 219524
Phase 6 Delay and Skew Optimization | Checksum: 221b6b7fb

Time (s): cpu = 01:15:21 ; elapsed = 00:40:48 . Memory (MB): peak = 6040.383 ; gain = 0.000 ; free physical = 130035 ; free virtual = 218897

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.005  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 24faf4b36

Time (s): cpu = 01:15:56 ; elapsed = 00:40:55 . Memory (MB): peak = 6040.383 ; gain = 0.000 ; free physical = 131578 ; free virtual = 220439
Phase 7 Post Hold Fix | Checksum: 24faf4b36

Time (s): cpu = 01:15:56 ; elapsed = 00:40:55 . Memory (MB): peak = 6040.383 ; gain = 0.000 ; free physical = 131485 ; free virtual = 220346

Phase 8 Leaf Clock Prog Delay Opt
Phase 8 Leaf Clock Prog Delay Opt | Checksum: 239328b02

Time (s): cpu = 01:16:21 ; elapsed = 00:41:00 . Memory (MB): peak = 6040.383 ; gain = 0.000 ; free physical = 133584 ; free virtual = 222445

Phase 9 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 34.4594 %
  Global Horizontal Routing Utilization  = 41.2287 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 9 Route finalize | Checksum: 239328b02

Time (s): cpu = 01:16:24 ; elapsed = 00:41:01 . Memory (MB): peak = 6040.383 ; gain = 0.000 ; free physical = 135518 ; free virtual = 224379

Phase 10 Verifying routed nets

 Verification completed successfully
Phase 10 Verifying routed nets | Checksum: 239328b02

Time (s): cpu = 01:16:24 ; elapsed = 00:41:01 . Memory (MB): peak = 6040.383 ; gain = 0.000 ; free physical = 135526 ; free virtual = 224387

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 239328b02

Time (s): cpu = 01:16:34 ; elapsed = 00:41:06 . Memory (MB): peak = 6040.383 ; gain = 0.000 ; free physical = 136133 ; free virtual = 224997

Phase 12 Resolve XTalk
Phase 12 Resolve XTalk | Checksum: 239328b02

Time (s): cpu = 01:16:34 ; elapsed = 00:41:06 . Memory (MB): peak = 6040.383 ; gain = 0.000 ; free physical = 136053 ; free virtual = 224941

Phase 13 Post Process Routing
Phase 13 Post Process Routing | Checksum: 239328b02

Time (s): cpu = 01:16:37 ; elapsed = 00:41:08 . Memory (MB): peak = 6040.383 ; gain = 0.000 ; free physical = 135029 ; free virtual = 223917

Phase 14 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.005  | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 14 Post Router Timing | Checksum: 239328b02

Time (s): cpu = 01:16:38 ; elapsed = 00:41:08 . Memory (MB): peak = 6040.383 ; gain = 0.000 ; free physical = 132681 ; free virtual = 221570
Total Elapsed time in route_design: 2468.16 secs

Phase 15 Post-Route Event Processing
Phase 15 Post-Route Event Processing | Checksum: 22340716e

Time (s): cpu = 01:16:40 ; elapsed = 00:41:09 . Memory (MB): peak = 6040.383 ; gain = 0.000 ; free physical = 135098 ; free virtual = 223986
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 22340716e

Time (s): cpu = 01:16:42 ; elapsed = 00:41:11 . Memory (MB): peak = 6040.383 ; gain = 0.000 ; free physical = 135244 ; free virtual = 224109

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
222 Infos, 94 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 01:17:15 ; elapsed = 00:41:30 . Memory (MB): peak = 6040.383 ; gain = 8.000 ; free physical = 130521 ; free virtual = 219374
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:41 ; elapsed = 00:00:12 . Memory (MB): peak = 6096.410 ; gain = 56.027 ; free physical = 133532 ; free virtual = 222406
INFO: [Vivado 12-24828] Executing command : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:02:31 ; elapsed = 00:00:41 . Memory (MB): peak = 6096.410 ; gain = 0.000 ; free physical = 141763 ; free virtual = 230661
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:01:08 ; elapsed = 00:00:17 . Memory (MB): peak = 6096.410 ; gain = 0.000 ; free physical = 141670 ; free virtual = 230672
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
242 Infos, 95 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 6096.410 ; gain = 0.000 ; free physical = 136544 ; free virtual = 225599
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
report_clock_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6096.410 ; gain = 0.000 ; free physical = 136092 ; free virtual = 225244
generate_parallel_reports: Time (s): cpu = 00:05:21 ; elapsed = 00:01:47 . Memory (MB): peak = 6096.410 ; gain = 56.027 ; free physical = 136089 ; free virtual = 225240
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.26 . Memory (MB): peak = 6096.410 ; gain = 0.000 ; free physical = 135739 ; free virtual = 224909
Wrote PlaceDB: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 6096.410 ; gain = 0.000 ; free physical = 137590 ; free virtual = 226857
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6096.410 ; gain = 0.000 ; free physical = 136762 ; free virtual = 226039
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 6096.410 ; gain = 0.000 ; free physical = 139010 ; free virtual = 228325
Wrote Netlist Cache: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.23 . Memory (MB): peak = 6096.410 ; gain = 0.000 ; free physical = 139431 ; free virtual = 228769
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 6096.410 ; gain = 0.000 ; free physical = 139393 ; free virtual = 228737
Write Physdb Complete: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 6096.410 ; gain = 0.000 ; free physical = 139350 ; free virtual = 228698
INFO: [Common 17-1381] The checkpoint '/nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 6096.410 ; gain = 0.000 ; free physical = 137986 ; free virtual = 227233
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 15:13:15 2025...
[Thu Feb 27 15:13:30 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:05 ; elapsed = 01:16:09 . Memory (MB): peak = 6271.957 ; gain = 0.000 ; free physical = 145085 ; free virtual = 234399
TIMESTAMP: HLS-REPORT: implementation open_run: 2025-02-27 15:13:30 EST
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6271.957 ; gain = 0.000 ; free physical = 150245 ; free virtual = 239511
INFO: [Netlist 29-17] Analyzing 20827 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 13 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.3 . Memory (MB): peak = 6271.957 ; gain = 0.000 ; free physical = 150086 ; free virtual = 239360
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 6271.957 ; gain = 0.000 ; free physical = 146049 ; free virtual = 235293
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 6271.957 ; gain = 0.000 ; free physical = 146661 ; free virtual = 235905
Read PlaceDB: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 6271.957 ; gain = 0.000 ; free physical = 145885 ; free virtual = 235155
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6271.957 ; gain = 0.000 ; free physical = 145983 ; free virtual = 235252
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 6271.957 ; gain = 0.000 ; free physical = 146362 ; free virtual = 235611
Read Physdb Files: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 6271.957 ; gain = 0.000 ; free physical = 146347 ; free virtual = 235597
Restored from archive | CPU: 14.670000 secs | Memory: 144.484428 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 6271.957 ; gain = 0.000 ; free physical = 146449 ; free virtual = 235698
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 6271.957 ; gain = 0.000 ; free physical = 148256 ; free virtual = 237507
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19054 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 301 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 48 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 1600 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1600 instances
  RAM16X1S => RAM32X1S (RAMS32): 4096 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1600 instances
  RAM32X1S => RAM32X1S (RAMS32): 4096 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 1600 instances
  RAM64X1S => RAM64X1S (RAMS64E): 4096 instances
  SRLC32E => SRL16E: 17 instances

open_run: Time (s): cpu = 00:01:19 ; elapsed = 00:01:13 . Memory (MB): peak = 6271.957 ; gain = 0.000 ; free physical = 149739 ; free virtual = 238990
TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2025-02-27 15:14:43 EST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/compute_attention_HLS_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 8 -file ./report/compute_attention_HLS_utilization_hierarchical_routed.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/compute_attention_HLS_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:02:24 ; elapsed = 00:00:47 . Memory (MB): peak = 6487.703 ; gain = 215.746 ; free physical = 127990 ; free virtual = 217578
INFO: HLS-REPORT: Running report: report_route_status -file ./report/compute_attention_HLS_status_routed.rpt
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/compute_attention_HLS_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/compute_attention_HLS_design_analysis_routed.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/compute_attention_HLS_failfast_routed.rpt
 -I- design metrics completed in 5 seconds
 -I- DONT_TOUCH metric completed in 4 seconds
 -I- MARK_DEBUG metric completed in 3 seconds
 -I- utilization metrics completed in 5 seconds
 -I- Generated file /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/report/impl.BUFG.rpt
 -I- control set metrics completed in 1 seconds
 -I- methodology check metrics completed in 20 seconds
 -I- average fanout metrics completed in 44 seconds (4 modules)
 -I- Generated file /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/report/impl.AVGFO.rpt
 -I- non-FD high fanout nets completed in 11 seconds
 -I- path budgeting metrics completed in 28 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xczu3eg-sbva484-1-e                                                                     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 65.18% | OK     |
#  | FD                                                        | 50%       | 21.77% | OK     |
#  | LUTRAM+SRL                                                | 25%       | 69.92% | REVIEW |
#  | CARRY8                                                    | 25%       | 8.13%  | OK     |
#  | MUXF7                                                     | 15%       | 6.85%  | OK     |
#  | LUT Combining                                             | 20%       | 12.04% | OK     |
#  | DSP                                                       | 80%       | 83.61% | REVIEW |
#  | RAMB/FIFO                                                 | 80%       | 61.11% | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 72.36% | REVIEW |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 1323      | 1717   | REVIEW |
#  | Average Fanout for modules > 100k cells                   | 4         | 1.61   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 1.61   | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.350ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.239ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/report/compute_attention_HLS_failfast_routed.rpt
 -I- Number of criteria to review: 4
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 122 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2025-02-27 15:17:44 EST
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2025-02-27 15:17:44 EST
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2025-02-27 15:17:45 EST
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2025-02-27 15:17:51 EST
TIMESTAMP: HLS-REPORT: impl process timing paths: 2025-02-27 15:17:52 EST
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2025-02-27 15:17:52 EST
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2025-02-27 15:17:52 EST
HLS EXTRACTION: impl area_totals:  0 70560 141120 360 432 8820 0
HLS EXTRACTION: impl area_current: 0 45994 30720 301 264 0 1807 8279 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_LUT 70560 LUT 45994 AVAIL_FF 141120 FF 30720 AVAIL_DSP 360 DSP 301 AVAIL_BRAM 432 BRAM 264 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 1807 AVAIL_CLB 8820 CLB 8279
INFO: HLS-REPORT: generated /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated /nethome/asen74/FPGA_ECE8893/2025_Spring/lab2_copy/project_1/solution1/impl/report/verilog/compute_attention_HLS_export.rpt


Implementation tool: Xilinx Vivado v.2024.1.2
Project:             project_1
Solution:            solution1
Device target:       xczu3eg-sbva484-1-e
Report date:         Thu Feb 27 15:17:54 EST 2025

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:          45994
FF:           30720
DSP:            301
BRAM:           264
URAM:             0
LATCH:            0
SRL:           1807
CLB:           8279

#=== Final timing ===
CP required:                     4.000
CP achieved post-synthesis:      2.597
CP achieved post-implementation: 3.995
Timing met

TIMESTAMP: HLS-REPORT: implementation end: 2025-02-27 15:17:54 EST
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=0.005373, worst hold slack (WHS)=0.019000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2025-02-27 15:17:54 EST
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 15:17:54 2025...
INFO: [HLS 200-802] Generated output file project_1/solution1/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 02:04:41; Allocated memory: 33.707 MB.
INFO: [HLS 200-112] Total CPU user time: 3733.19 seconds. Total CPU system time: 234.79 seconds. Total elapsed time: 8146.14 seconds; peak allocated memory: 1.110 GB.
