{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642268253062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642268253062 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 15 18:37:32 2022 " "Processing started: Sat Jan 15 18:37:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642268253062 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642268253062 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642268253062 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642268253423 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642268253423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/siedl/desktop/fpga-cpu/src/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/siedl/desktop/fpga-cpu/src/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-Behavioral " "Found design unit 1: ram-Behavioral" {  } { { "../src/ram.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/ram.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642268260940 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../src/ram.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642268260940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642268260940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/siedl/desktop/fpga-cpu/src/io.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/siedl/desktop/fpga-cpu/src/io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 io-Behavioral " "Found design unit 1: io-Behavioral" {  } { { "../src/io.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/io.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642268260940 ""} { "Info" "ISGN_ENTITY_NAME" "1 io " "Found entity 1: io" {  } { { "../src/io.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/io.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642268260940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642268260940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/siedl/desktop/fpga-cpu/src/flash.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/siedl/desktop/fpga-cpu/src/flash.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FLASH-Behavioral " "Found design unit 1: FLASH-Behavioral" {  } { { "../src/flash.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/flash.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642268260940 ""} { "Info" "ISGN_ENTITY_NAME" "1 FLASH " "Found entity 1: FLASH" {  } { { "../src/flash.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/flash.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642268260940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642268260940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/siedl/desktop/fpga-cpu/src/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/siedl/desktop/fpga-cpu/src/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-Behavioral " "Found design unit 1: cpu-Behavioral" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642268260959 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642268260959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642268260959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/siedl/desktop/fpga-cpu/src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/siedl/desktop/fpga-cpu/src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Behavioral " "Found design unit 1: alu-Behavioral" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642268260959 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642268260959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642268260959 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642268261002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU_C " "Elaborating entity \"alu\" for hierarchy \"alu:ALU_C\"" {  } { { "../src/cpu.vhd" "ALU_C" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642268261002 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cycles alu.vhd(1287) " "VHDL Process Statement warning at alu.vhd(1287): signal \"cycles\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 1287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642268261049 "|cpu|alu:ALU_C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FLASH_OUT alu.vhd(1288) " "VHDL Process Statement warning at alu.vhd(1288): signal \"FLASH_OUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 1288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642268261049 "|cpu|alu:ALU_C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLASH alu:ALU_C\|FLASH:FLASH_C " "Elaborating entity \"FLASH\" for hierarchy \"alu:ALU_C\|FLASH:FLASH_C\"" {  } { { "../src/alu.vhd" "FLASH_C" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642268261065 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "FLASH flash.vhd(114) " "VHDL Signal Declaration warning at flash.vhd(114): used explicit default value for signal \"FLASH\" because signal was never assigned a value" {  } { { "../src/flash.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/flash.vhd" 114 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1642268261096 "|cpu|alu:ALU_C|FLASH:FLASH_C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram alu:ALU_C\|ram:RAM_C " "Elaborating entity \"ram\" for hierarchy \"alu:ALU_C\|ram:RAM_C\"" {  } { { "../src/alu.vhd" "RAM_C" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642268261096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io alu:ALU_C\|io:IO_C " "Elaborating entity \"io\" for hierarchy \"alu:ALU_C\|io:IO_C\"" {  } { { "../src/alu.vhd" "IO_C" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642268261237 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO_IN\[31..23\] io.vhd(16) " "Using initial value X (don't care) for net \"GPIO_IN\[31..23\]\" at io.vhd(16)" {  } { { "../src/io.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/io.vhd" 16 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642268261237 "|cpu|alu:ALU_C|io:IO_C"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "alu:ALU_C\|ram:RAM_C\|RAM_rtl_0 " "Inferred RAM node \"alu:ALU_C\|ram:RAM_C\|RAM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1642268271552 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "alu:ALU_C\|ram:RAM_C\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"alu:ALU_C\|ram:RAM_C\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642268297928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642268297928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642268297928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642268297928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642268297928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642268297928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642268297928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642268297928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642268297928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642268297928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642268297928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642268297928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642268297928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642268297928 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642268297928 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1642268297928 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1642268297928 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:ALU_C\|ram:RAM_C\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"alu:ALU_C\|ram:RAM_C\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642268297980 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:ALU_C\|ram:RAM_C\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"alu:ALU_C\|ram:RAM_C\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642268297980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642268297980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642268297980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642268297980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642268297980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642268297980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642268297980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642268297980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642268297980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642268297980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642268297980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642268297980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642268297980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642268297980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642268297980 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642268297980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2eg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2eg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2eg1 " "Found entity 1: altsyncram_2eg1" {  } { { "db/altsyncram_2eg1.tdf" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/hw/db/altsyncram_2eg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642268298016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642268298016 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1642268298638 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[0\] " "Inserted always-enabled tri-state buffer between \"PINS\[0\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642268298710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[1\] " "Inserted always-enabled tri-state buffer between \"PINS\[1\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642268298710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[2\] " "Inserted always-enabled tri-state buffer between \"PINS\[2\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642268298710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[3\] " "Inserted always-enabled tri-state buffer between \"PINS\[3\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642268298710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[4\] " "Inserted always-enabled tri-state buffer between \"PINS\[4\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642268298710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[5\] " "Inserted always-enabled tri-state buffer between \"PINS\[5\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642268298710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[6\] " "Inserted always-enabled tri-state buffer between \"PINS\[6\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642268298710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[7\] " "Inserted always-enabled tri-state buffer between \"PINS\[7\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642268298710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[8\] " "Inserted always-enabled tri-state buffer between \"PINS\[8\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642268298710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[9\] " "Inserted always-enabled tri-state buffer between \"PINS\[9\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642268298710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[10\] " "Inserted always-enabled tri-state buffer between \"PINS\[10\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642268298710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[11\] " "Inserted always-enabled tri-state buffer between \"PINS\[11\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642268298710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[12\] " "Inserted always-enabled tri-state buffer between \"PINS\[12\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642268298710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[13\] " "Inserted always-enabled tri-state buffer between \"PINS\[13\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642268298710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[14\] " "Inserted always-enabled tri-state buffer between \"PINS\[14\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642268298710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[15\] " "Inserted always-enabled tri-state buffer between \"PINS\[15\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642268298710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[16\] " "Inserted always-enabled tri-state buffer between \"PINS\[16\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642268298710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[17\] " "Inserted always-enabled tri-state buffer between \"PINS\[17\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642268298710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[18\] " "Inserted always-enabled tri-state buffer between \"PINS\[18\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642268298710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[19\] " "Inserted always-enabled tri-state buffer between \"PINS\[19\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642268298710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[20\] " "Inserted always-enabled tri-state buffer between \"PINS\[20\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642268298710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[21\] " "Inserted always-enabled tri-state buffer between \"PINS\[21\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642268298710 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[22\] " "Inserted always-enabled tri-state buffer between \"PINS\[22\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642268298710 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1642268298710 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[0\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642268298723 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[1\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642268298723 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[2\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642268298723 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[3\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642268298723 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[4\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642268298723 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[5\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642268298723 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[6\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642268298723 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[7\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642268298723 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[8\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642268298723 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[9\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642268298723 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[10\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642268298723 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[11\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642268298723 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[12\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642268298723 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[13\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642268298723 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[14\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642268298723 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[15\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642268298723 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[16\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[16\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642268298723 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[17\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[17\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642268298723 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[18\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[18\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642268298723 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[19\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[19\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642268298723 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[20\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[20\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642268298723 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[21\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[21\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642268298723 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[22\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[22\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642268298723 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1642268298723 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[43\] alu:ALU_C\|INS\[43\]~_emulated alu:ALU_C\|INS\[43\]~1 " "Register \"alu:ALU_C\|INS\[43\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[43\]~_emulated\" and latch \"alu:ALU_C\|INS\[43\]~1\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[43]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[42\] alu:ALU_C\|INS\[42\]~_emulated alu:ALU_C\|INS\[42\]~5 " "Register \"alu:ALU_C\|INS\[42\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[42\]~_emulated\" and latch \"alu:ALU_C\|INS\[42\]~5\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[42]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[40\] alu:ALU_C\|INS\[40\]~_emulated alu:ALU_C\|INS\[40\]~9 " "Register \"alu:ALU_C\|INS\[40\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[40\]~_emulated\" and latch \"alu:ALU_C\|INS\[40\]~9\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[40]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[47\] alu:ALU_C\|INS\[47\]~_emulated alu:ALU_C\|INS\[47\]~13 " "Register \"alu:ALU_C\|INS\[47\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[47\]~_emulated\" and latch \"alu:ALU_C\|INS\[47\]~13\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[47]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[46\] alu:ALU_C\|INS\[46\]~_emulated alu:ALU_C\|INS\[46\]~17 " "Register \"alu:ALU_C\|INS\[46\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[46\]~_emulated\" and latch \"alu:ALU_C\|INS\[46\]~17\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[46]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[44\] alu:ALU_C\|INS\[44\]~_emulated alu:ALU_C\|INS\[44\]~21 " "Register \"alu:ALU_C\|INS\[44\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[44\]~_emulated\" and latch \"alu:ALU_C\|INS\[44\]~21\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[44]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[41\] alu:ALU_C\|INS\[41\]~_emulated alu:ALU_C\|INS\[41\]~25 " "Register \"alu:ALU_C\|INS\[41\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[41\]~_emulated\" and latch \"alu:ALU_C\|INS\[41\]~25\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[41]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[35\] alu:ALU_C\|INS\[35\]~_emulated alu:ALU_C\|INS\[35\]~29 " "Register \"alu:ALU_C\|INS\[35\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[35\]~_emulated\" and latch \"alu:ALU_C\|INS\[35\]~29\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[35]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[34\] alu:ALU_C\|INS\[34\]~_emulated alu:ALU_C\|INS\[34\]~33 " "Register \"alu:ALU_C\|INS\[34\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[34\]~_emulated\" and latch \"alu:ALU_C\|INS\[34\]~33\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[34]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[45\] alu:ALU_C\|INS\[45\]~_emulated alu:ALU_C\|INS\[45\]~37 " "Register \"alu:ALU_C\|INS\[45\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[45\]~_emulated\" and latch \"alu:ALU_C\|INS\[45\]~37\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[45]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[32\] alu:ALU_C\|INS\[32\]~_emulated alu:ALU_C\|INS\[32\]~41 " "Register \"alu:ALU_C\|INS\[32\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[32\]~_emulated\" and latch \"alu:ALU_C\|INS\[32\]~41\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[33\] alu:ALU_C\|INS\[33\]~_emulated alu:ALU_C\|INS\[33\]~45 " "Register \"alu:ALU_C\|INS\[33\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[33\]~_emulated\" and latch \"alu:ALU_C\|INS\[33\]~45\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[33]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[38\] alu:ALU_C\|INS\[38\]~_emulated alu:ALU_C\|INS\[38\]~49 " "Register \"alu:ALU_C\|INS\[38\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[38\]~_emulated\" and latch \"alu:ALU_C\|INS\[38\]~49\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[38]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[37\] alu:ALU_C\|INS\[37\]~_emulated alu:ALU_C\|INS\[37\]~53 " "Register \"alu:ALU_C\|INS\[37\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[37\]~_emulated\" and latch \"alu:ALU_C\|INS\[37\]~53\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[37]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[39\] alu:ALU_C\|INS\[39\]~_emulated alu:ALU_C\|INS\[39\]~57 " "Register \"alu:ALU_C\|INS\[39\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[39\]~_emulated\" and latch \"alu:ALU_C\|INS\[39\]~57\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[39]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[36\] alu:ALU_C\|INS\[36\]~_emulated alu:ALU_C\|INS\[36\]~61 " "Register \"alu:ALU_C\|INS\[36\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[36\]~_emulated\" and latch \"alu:ALU_C\|INS\[36\]~61\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[36]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[31\] alu:ALU_C\|INS\[31\]~_emulated alu:ALU_C\|INS\[31\]~65 " "Register \"alu:ALU_C\|INS\[31\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[31\]~_emulated\" and latch \"alu:ALU_C\|INS\[31\]~65\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[30\] alu:ALU_C\|INS\[30\]~_emulated alu:ALU_C\|INS\[30\]~69 " "Register \"alu:ALU_C\|INS\[30\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[30\]~_emulated\" and latch \"alu:ALU_C\|INS\[30\]~69\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[29\] alu:ALU_C\|INS\[29\]~_emulated alu:ALU_C\|INS\[29\]~73 " "Register \"alu:ALU_C\|INS\[29\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[29\]~_emulated\" and latch \"alu:ALU_C\|INS\[29\]~73\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[28\] alu:ALU_C\|INS\[28\]~_emulated alu:ALU_C\|INS\[28\]~77 " "Register \"alu:ALU_C\|INS\[28\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[28\]~_emulated\" and latch \"alu:ALU_C\|INS\[28\]~77\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[27\] alu:ALU_C\|INS\[27\]~_emulated alu:ALU_C\|INS\[27\]~81 " "Register \"alu:ALU_C\|INS\[27\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[27\]~_emulated\" and latch \"alu:ALU_C\|INS\[27\]~81\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[26\] alu:ALU_C\|INS\[26\]~_emulated alu:ALU_C\|INS\[26\]~85 " "Register \"alu:ALU_C\|INS\[26\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[26\]~_emulated\" and latch \"alu:ALU_C\|INS\[26\]~85\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[25\] alu:ALU_C\|INS\[25\]~_emulated alu:ALU_C\|INS\[25\]~89 " "Register \"alu:ALU_C\|INS\[25\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[25\]~_emulated\" and latch \"alu:ALU_C\|INS\[25\]~89\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[24\] alu:ALU_C\|INS\[24\]~_emulated alu:ALU_C\|INS\[24\]~93 " "Register \"alu:ALU_C\|INS\[24\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[24\]~_emulated\" and latch \"alu:ALU_C\|INS\[24\]~93\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[23\] alu:ALU_C\|INS\[23\]~_emulated alu:ALU_C\|INS\[23\]~97 " "Register \"alu:ALU_C\|INS\[23\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[23\]~_emulated\" and latch \"alu:ALU_C\|INS\[23\]~97\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[22\] alu:ALU_C\|INS\[22\]~_emulated alu:ALU_C\|INS\[22\]~101 " "Register \"alu:ALU_C\|INS\[22\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[22\]~_emulated\" and latch \"alu:ALU_C\|INS\[22\]~101\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[21\] alu:ALU_C\|INS\[21\]~_emulated alu:ALU_C\|INS\[21\]~105 " "Register \"alu:ALU_C\|INS\[21\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[21\]~_emulated\" and latch \"alu:ALU_C\|INS\[21\]~105\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[20\] alu:ALU_C\|INS\[20\]~_emulated alu:ALU_C\|INS\[20\]~109 " "Register \"alu:ALU_C\|INS\[20\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[20\]~_emulated\" and latch \"alu:ALU_C\|INS\[20\]~109\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[19\] alu:ALU_C\|INS\[19\]~_emulated alu:ALU_C\|INS\[19\]~113 " "Register \"alu:ALU_C\|INS\[19\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[19\]~_emulated\" and latch \"alu:ALU_C\|INS\[19\]~113\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[18\] alu:ALU_C\|INS\[18\]~_emulated alu:ALU_C\|INS\[18\]~117 " "Register \"alu:ALU_C\|INS\[18\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[18\]~_emulated\" and latch \"alu:ALU_C\|INS\[18\]~117\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[17\] alu:ALU_C\|INS\[17\]~_emulated alu:ALU_C\|INS\[17\]~121 " "Register \"alu:ALU_C\|INS\[17\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[17\]~_emulated\" and latch \"alu:ALU_C\|INS\[17\]~121\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[16\] alu:ALU_C\|INS\[16\]~_emulated alu:ALU_C\|INS\[16\]~125 " "Register \"alu:ALU_C\|INS\[16\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[16\]~_emulated\" and latch \"alu:ALU_C\|INS\[16\]~125\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[15\] alu:ALU_C\|INS\[15\]~_emulated alu:ALU_C\|INS\[15\]~129 " "Register \"alu:ALU_C\|INS\[15\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[15\]~_emulated\" and latch \"alu:ALU_C\|INS\[15\]~129\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[14\] alu:ALU_C\|INS\[14\]~_emulated alu:ALU_C\|INS\[14\]~133 " "Register \"alu:ALU_C\|INS\[14\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[14\]~_emulated\" and latch \"alu:ALU_C\|INS\[14\]~133\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[13\] alu:ALU_C\|INS\[13\]~_emulated alu:ALU_C\|INS\[13\]~137 " "Register \"alu:ALU_C\|INS\[13\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[13\]~_emulated\" and latch \"alu:ALU_C\|INS\[13\]~137\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[12\] alu:ALU_C\|INS\[12\]~_emulated alu:ALU_C\|INS\[12\]~141 " "Register \"alu:ALU_C\|INS\[12\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[12\]~_emulated\" and latch \"alu:ALU_C\|INS\[12\]~141\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[11\] alu:ALU_C\|INS\[11\]~_emulated alu:ALU_C\|INS\[11\]~145 " "Register \"alu:ALU_C\|INS\[11\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[11\]~_emulated\" and latch \"alu:ALU_C\|INS\[11\]~145\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[10\] alu:ALU_C\|INS\[10\]~_emulated alu:ALU_C\|INS\[10\]~149 " "Register \"alu:ALU_C\|INS\[10\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[10\]~_emulated\" and latch \"alu:ALU_C\|INS\[10\]~149\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[9\] alu:ALU_C\|INS\[9\]~_emulated alu:ALU_C\|INS\[9\]~153 " "Register \"alu:ALU_C\|INS\[9\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[9\]~_emulated\" and latch \"alu:ALU_C\|INS\[9\]~153\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[8\] alu:ALU_C\|INS\[8\]~_emulated alu:ALU_C\|INS\[8\]~157 " "Register \"alu:ALU_C\|INS\[8\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[8\]~_emulated\" and latch \"alu:ALU_C\|INS\[8\]~157\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[0\] alu:ALU_C\|INS\[0\]~_emulated alu:ALU_C\|INS\[0\]~161 " "Register \"alu:ALU_C\|INS\[0\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[0\]~_emulated\" and latch \"alu:ALU_C\|INS\[0\]~161\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[1\] alu:ALU_C\|INS\[1\]~_emulated alu:ALU_C\|INS\[1\]~165 " "Register \"alu:ALU_C\|INS\[1\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[1\]~_emulated\" and latch \"alu:ALU_C\|INS\[1\]~165\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[2\] alu:ALU_C\|INS\[2\]~_emulated alu:ALU_C\|INS\[2\]~169 " "Register \"alu:ALU_C\|INS\[2\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[2\]~_emulated\" and latch \"alu:ALU_C\|INS\[2\]~169\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[3\] alu:ALU_C\|INS\[3\]~_emulated alu:ALU_C\|INS\[3\]~173 " "Register \"alu:ALU_C\|INS\[3\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[3\]~_emulated\" and latch \"alu:ALU_C\|INS\[3\]~173\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[4\] alu:ALU_C\|INS\[4\]~_emulated alu:ALU_C\|INS\[4\]~177 " "Register \"alu:ALU_C\|INS\[4\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[4\]~_emulated\" and latch \"alu:ALU_C\|INS\[4\]~177\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[5\] alu:ALU_C\|INS\[5\]~_emulated alu:ALU_C\|INS\[5\]~181 " "Register \"alu:ALU_C\|INS\[5\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[5\]~_emulated\" and latch \"alu:ALU_C\|INS\[5\]~181\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[6\] alu:ALU_C\|INS\[6\]~_emulated alu:ALU_C\|INS\[6\]~185 " "Register \"alu:ALU_C\|INS\[6\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[6\]~_emulated\" and latch \"alu:ALU_C\|INS\[6\]~185\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[7\] alu:ALU_C\|INS\[7\]~_emulated alu:ALU_C\|INS\[7\]~189 " "Register \"alu:ALU_C\|INS\[7\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[7\]~_emulated\" and latch \"alu:ALU_C\|INS\[7\]~189\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 134 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642268298763 "|cpu|alu:ALU_C|INS[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1642268298763 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[0\]~synth " "Node \"PINS\[0\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642268304273 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[1\]~synth " "Node \"PINS\[1\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642268304273 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[2\]~synth " "Node \"PINS\[2\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642268304273 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[3\]~synth " "Node \"PINS\[3\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642268304273 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[4\]~synth " "Node \"PINS\[4\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642268304273 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[5\]~synth " "Node \"PINS\[5\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642268304273 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[6\]~synth " "Node \"PINS\[6\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642268304273 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[7\]~synth " "Node \"PINS\[7\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642268304273 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[8\]~synth " "Node \"PINS\[8\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642268304273 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[9\]~synth " "Node \"PINS\[9\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642268304273 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[10\]~synth " "Node \"PINS\[10\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642268304273 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[11\]~synth " "Node \"PINS\[11\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642268304273 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[12\]~synth " "Node \"PINS\[12\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642268304273 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[13\]~synth " "Node \"PINS\[13\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642268304273 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[14\]~synth " "Node \"PINS\[14\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642268304273 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[15\]~synth " "Node \"PINS\[15\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642268304273 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[16\]~synth " "Node \"PINS\[16\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642268304273 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[17\]~synth " "Node \"PINS\[17\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642268304273 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[18\]~synth " "Node \"PINS\[18\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642268304273 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[19\]~synth " "Node \"PINS\[19\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642268304273 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[20\]~synth " "Node \"PINS\[20\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642268304273 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[21\]~synth " "Node \"PINS\[21\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642268304273 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[22\]~synth " "Node \"PINS\[22\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642268304273 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1642268304273 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1642268304522 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642268322512 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642268322512 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7090 " "Implemented 7090 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642268322778 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642268322778 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "23 " "Implemented 23 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1642268322778 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7057 " "Implemented 7057 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1642268322778 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1642268322778 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642268322778 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 104 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5079 " "Peak virtual memory: 5079 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642268322823 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 15 18:38:42 2022 " "Processing ended: Sat Jan 15 18:38:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642268322823 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:10 " "Elapsed time: 00:01:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642268322823 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642268322823 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642268322823 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1642268324027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642268324027 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 15 18:38:43 2022 " "Processing started: Sat Jan 15 18:38:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642268324027 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1642268324027 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1642268324027 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1642268324137 ""}
{ "Info" "0" "" "Project  = cpu" {  } {  } 0 0 "Project  = cpu" 0 0 "Fitter" 0 0 1642268324137 ""}
{ "Info" "0" "" "Revision = cpu" {  } {  } 0 0 "Revision = cpu" 0 0 "Fitter" 0 0 1642268324137 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1642268324262 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1642268324262 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu 10M08DAF256C8G " "Selected device 10M08DAF256C8G for design \"cpu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1642268324293 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1642268324324 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1642268324324 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1642268324434 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1642268324434 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF256C8GES " "Device 10M08DAF256C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642268324574 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04DAF256C8G " "Device 10M04DAF256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642268324574 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF256C8G " "Device 10M16DAF256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642268324574 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF256C8G " "Device 10M25DAF256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642268324574 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF256C8GES " "Device 10M50DAF256C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642268324574 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF256C8G " "Device 10M50DAF256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642268324574 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF256C8G " "Device 10M40DAF256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642268324574 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1642268324574 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 9983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642268324574 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ H3 " "Pin ~ALTERA_TCK~ is reserved at location H3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 9985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642268324574 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ G1 " "Pin ~ALTERA_TDI~ is reserved at location G1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 9987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642268324574 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ H1 " "Pin ~ALTERA_TDO~ is reserved at location H1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 9989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642268324574 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ F8 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 9991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642268324574 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E8 " "Pin ~ALTERA_nCONFIG~ is reserved at location E8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 9993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642268324574 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ F7 " "Pin ~ALTERA_nSTATUS~ is reserved at location F7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 9995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642268324574 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ E7 " "Pin ~ALTERA_CONF_DONE~ is reserved at location E7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 9997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642268324574 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1642268324574 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1642268324590 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1642268324590 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1642268324590 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1642268324590 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1642268324590 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1642268324652 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "PINS\[16\] 6 3.3-V LVCMOS 3.3V 2.5V " "Pin PINS\[16\] with I/O standard assignment 3.3-V LVCMOS is incompatible with I/O bank 6. I/O standard 3.3-V LVCMOS, has a VCCIO requirement of 3.3V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 2.5V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "PINS\[5\] 6 2.5V " "Pin PINS\[5\] in I/O bank 6 uses VCCIO 2.5V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[5\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1642268324855 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "PINS\[6\] 6 2.5V " "Pin PINS\[6\] in I/O bank 6 uses VCCIO 2.5V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[6\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1642268324855 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "PINS\[7\] 6 2.5V " "Pin PINS\[7\] in I/O bank 6 uses VCCIO 2.5V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[7\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1642268324855 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "PINS\[8\] 6 2.5V " "Pin PINS\[8\] in I/O bank 6 uses VCCIO 2.5V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[8\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1642268324855 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "PINS\[9\] 6 2.5V " "Pin PINS\[9\] in I/O bank 6 uses VCCIO 2.5V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[9\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1642268324855 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "PINS\[10\] 6 2.5V " "Pin PINS\[10\] in I/O bank 6 uses VCCIO 2.5V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[10\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1642268324855 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "PINS\[11\] 6 2.5V " "Pin PINS\[11\] in I/O bank 6 uses VCCIO 2.5V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[11\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1642268324855 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "PINS\[12\] 6 2.5V " "Pin PINS\[12\] in I/O bank 6 uses VCCIO 2.5V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[12\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1642268324855 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "PINS\[13\] 6 2.5V " "Pin PINS\[13\] in I/O bank 6 uses VCCIO 2.5V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[13\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1642268324855 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "PINS\[14\] 6 2.5V " "Pin PINS\[14\] in I/O bank 6 uses VCCIO 2.5V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[14\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1642268324855 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "PINS\[15\] 6 2.5V " "Pin PINS\[15\] in I/O bank 6 uses VCCIO 2.5V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[15\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1642268324855 ""}  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[16] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[16\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1642268324855 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642268324855 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1642268326935 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "23 " "Following 23 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[0\] a permanently enabled " "Pin PINS\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[0\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642268326935 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[1\] a permanently enabled " "Pin PINS\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[1\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642268326935 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[2\] a permanently enabled " "Pin PINS\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[2\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642268326935 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[3\] a permanently enabled " "Pin PINS\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[3\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642268326935 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[4\] a permanently enabled " "Pin PINS\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[4\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642268326935 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[5\] a permanently enabled " "Pin PINS\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[5\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642268326935 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[6\] a permanently enabled " "Pin PINS\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[6\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642268326935 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[7\] a permanently enabled " "Pin PINS\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[7\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642268326935 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[8\] a permanently enabled " "Pin PINS\[8\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[8\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642268326935 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[9\] a permanently enabled " "Pin PINS\[9\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[9\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642268326935 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[10\] a permanently enabled " "Pin PINS\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[10\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642268326935 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[11\] a permanently enabled " "Pin PINS\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[11\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642268326935 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[12\] a permanently enabled " "Pin PINS\[12\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[12\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642268326935 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[13\] a permanently enabled " "Pin PINS\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[13\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642268326935 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[14\] a permanently enabled " "Pin PINS\[14\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[14\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642268326935 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[15\] a permanently enabled " "Pin PINS\[15\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[15\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642268326935 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[16\] a permanently enabled " "Pin PINS\[16\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[16] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[16\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642268326935 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[17\] a permanently enabled " "Pin PINS\[17\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[17] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[17\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642268326935 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[18\] a permanently enabled " "Pin PINS\[18\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[18] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[18\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642268326935 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[19\] a permanently enabled " "Pin PINS\[19\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[19] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[19\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642268326935 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[20\] a permanently enabled " "Pin PINS\[20\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[20] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[20\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642268326935 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[21\] a permanently enabled " "Pin PINS\[21\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[21] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[21\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642268326935 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PINS\[22\] a permanently enabled " "Pin PINS\[22\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PINS[22] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PINS\[22\]" } } } } { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/siedl/Desktop/FPGA-CPU/hw/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642268326935 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1642268326935 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 4 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4939 " "Peak virtual memory: 4939 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642268327201 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jan 15 18:38:47 2022 " "Processing ended: Sat Jan 15 18:38:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642268327201 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642268327201 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642268327201 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1642268327201 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 108 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 108 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1642268327857 ""}
