#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Oct 25 10:00:07 2024
# Process ID: 17016
# Current directory: C:/Users/baobu/Downloads/Draft/Draft.runs/synth_1
# Command line: vivado.exe -log EffectLed.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source EffectLed.tcl
# Log file: C:/Users/baobu/Downloads/Draft/Draft.runs/synth_1/EffectLed.vds
# Journal file: C:/Users/baobu/Downloads/Draft/Draft.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source EffectLed.tcl -notrace
Command: synth_design -top EffectLed -part xc7z010iclg225-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Device 21-403] Loading part xc7z010iclg225-1L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24136 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 680.914 ; gain = 177.887
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'EffectLed' [C:/Users/baobu/Downloads/Draft/Draft.srcs/sources_1/new/EffectLed.v:23]
INFO: [Synth 8-6157] synthesizing module 'effectMode' [C:/Users/baobu/Downloads/Draft/Draft.srcs/sources_1/new/effectMode.v:23]
INFO: [Synth 8-6157] synthesizing module 'Display7SEG' [C:/Users/baobu/Downloads/Draft/Draft.srcs/sources_1/new/Display7SEG.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Display7SEG' (1#1) [C:/Users/baobu/Downloads/Draft/Draft.srcs/sources_1/new/Display7SEG.v:23]
WARNING: [Synth 8-689] width (7) of port connection 'Num7SEG' does not match port width (1) of module 'Display7SEG' [C:/Users/baobu/Downloads/Draft/Draft.srcs/sources_1/new/effectMode.v:35]
INFO: [Synth 8-6155] done synthesizing module 'effectMode' (2#1) [C:/Users/baobu/Downloads/Draft/Draft.srcs/sources_1/new/effectMode.v:23]
INFO: [Synth 8-6157] synthesizing module 'Effect_3' [C:/Users/baobu/Downloads/Draft/Draft.srcs/sources_1/new/Effect_3.v:23]
INFO: [Synth 8-6157] synthesizing module 'timer' [C:/Users/baobu/Downloads/Draft/Draft.srcs/sources_1/new/timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'frequency' [C:/Users/baobu/Downloads/Draft/Draft.srcs/sources_1/new/frequency.v:23]
WARNING: [Synth 8-689] width (7) of port connection 'Num7SEG' does not match port width (1) of module 'Display7SEG' [C:/Users/baobu/Downloads/Draft/Draft.srcs/sources_1/new/frequency.v:40]
INFO: [Synth 8-6155] done synthesizing module 'frequency' (3#1) [C:/Users/baobu/Downloads/Draft/Draft.srcs/sources_1/new/frequency.v:23]
WARNING: [Synth 8-5788] Register onesecond_reg in module timer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/baobu/Downloads/Draft/Draft.srcs/sources_1/new/timer.v:43]
INFO: [Synth 8-6155] done synthesizing module 'timer' (4#1) [C:/Users/baobu/Downloads/Draft/Draft.srcs/sources_1/new/timer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Effect_3' (5#1) [C:/Users/baobu/Downloads/Draft/Draft.srcs/sources_1/new/Effect_3.v:23]
WARNING: [Synth 8-3848] Net ledstring1 in module/entity EffectLed does not have driver. [C:/Users/baobu/Downloads/Draft/Draft.srcs/sources_1/new/EffectLed.v:30]
WARNING: [Synth 8-3848] Net ledstring2 in module/entity EffectLed does not have driver. [C:/Users/baobu/Downloads/Draft/Draft.srcs/sources_1/new/EffectLed.v:30]
WARNING: [Synth 8-3848] Net ledstring4 in module/entity EffectLed does not have driver. [C:/Users/baobu/Downloads/Draft/Draft.srcs/sources_1/new/EffectLed.v:30]
WARNING: [Synth 8-3848] Net ledstring5 in module/entity EffectLed does not have driver. [C:/Users/baobu/Downloads/Draft/Draft.srcs/sources_1/new/EffectLed.v:30]
INFO: [Synth 8-6155] done synthesizing module 'EffectLed' (6#1) [C:/Users/baobu/Downloads/Draft/Draft.srcs/sources_1/new/EffectLed.v:23]
WARNING: [Synth 8-3331] design EffectLed has unconnected port switch
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 744.945 ; gain = 241.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 744.945 ; gain = 241.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 744.945 ; gain = 241.918
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/baobu/Downloads/digilent-xdc-master/digilent-xdc-master/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [C:/Users/baobu/Downloads/digilent-xdc-master/digilent-xdc-master/Arty-Z7-20-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 850.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 853.285 ; gain = 3.012
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 853.285 ; gain = 350.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010iclg225-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 853.285 ; gain = 350.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 853.285 ; gain = 350.258
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'flag_reg' in module 'Effect_3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               01 |                               00
                  iSTATE |                               10 |                               01
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'flag_reg' using encoding 'one-hot' in module 'Effect_3'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 853.285 ; gain = 350.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module EffectLed 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   6 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module Display7SEG 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      1 Bit        Muxes := 1     
Module effectMode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module frequency 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module Effect_3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design EffectLed has unconnected port switch
INFO: [Synth 8-3886] merging instance 'effect3/ledstring_reg[0]' (FDS) to 'effect3/ledstring_reg[10]'
INFO: [Synth 8-3886] merging instance 'effect3/ledstring_reg[1]' (FDR) to 'effect3/ledstring_reg[11]'
INFO: [Synth 8-3886] merging instance 'effect3/ledstring_reg[2]' (FDS) to 'effect3/ledstring_reg[10]'
INFO: [Synth 8-3886] merging instance 'effect3/ledstring_reg[3]' (FDR) to 'effect3/ledstring_reg[11]'
INFO: [Synth 8-3886] merging instance 'effect3/ledstring_reg[4]' (FDS) to 'effect3/ledstring_reg[10]'
INFO: [Synth 8-3886] merging instance 'effect3/ledstring_reg[5]' (FDR) to 'effect3/ledstring_reg[11]'
INFO: [Synth 8-3886] merging instance 'effect3/ledstring_reg[6]' (FDS) to 'effect3/ledstring_reg[10]'
INFO: [Synth 8-3886] merging instance 'effect3/ledstring_reg[7]' (FDR) to 'effect3/ledstring_reg[11]'
INFO: [Synth 8-3886] merging instance 'effect3/ledstring_reg[8]' (FDS) to 'effect3/ledstring_reg[10]'
INFO: [Synth 8-3886] merging instance 'effect3/ledstring_reg[9]' (FDR) to 'effect3/ledstring_reg[11]'
INFO: [Synth 8-3886] merging instance 'Led_reg[0]' (FD) to 'Led_reg[2]'
INFO: [Synth 8-3886] merging instance 'Led_reg[1]' (FD) to 'Led_reg[3]'
INFO: [Synth 8-3886] merging instance 'Led_reg[2]' (FD) to 'Led_reg[4]'
INFO: [Synth 8-3886] merging instance 'Led_reg[3]' (FD) to 'Led_reg[5]'
INFO: [Synth 8-3886] merging instance 'Led_reg[4]' (FD) to 'Led_reg[6]'
INFO: [Synth 8-3886] merging instance 'Led_reg[5]' (FD) to 'Led_reg[7]'
INFO: [Synth 8-3886] merging instance 'Led_reg[6]' (FD) to 'Led_reg[8]'
INFO: [Synth 8-3886] merging instance 'Led_reg[7]' (FD) to 'Led_reg[9]'
INFO: [Synth 8-3886] merging instance 'Led_reg[8]' (FD) to 'Led_reg[10]'
INFO: [Synth 8-3886] merging instance 'Led_reg[9]' (FD) to 'Led_reg[11]'
WARNING: [Synth 8-3332] Sequential element (effect3/FSM_onehot_flag_reg[1]) is unused and will be removed from module EffectLed.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 853.285 ; gain = 350.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 853.285 ; gain = 350.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 853.285 ; gain = 350.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 860.020 ; gain = 356.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 866.848 ; gain = 363.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 866.848 ; gain = 363.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 866.848 ; gain = 363.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 866.848 ; gain = 363.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 866.848 ; gain = 363.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 866.848 ; gain = 363.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |     8|
|3     |LUT1   |     2|
|4     |LUT2   |     3|
|5     |LUT3   |     9|
|6     |LUT4   |    11|
|7     |LUT5   |     8|
|8     |LUT6   |    45|
|9     |FDCE   |    36|
|10    |FDPE   |     2|
|11    |FDRE   |     8|
|12    |FDSE   |     1|
|13    |LDC    |     1|
|14    |IBUF   |     4|
|15    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+------------+-----------+------+
|      |Instance    |Module     |Cells |
+------+------------+-----------+------+
|1     |top         |           |   153|
|2     |  effect3   |Effect_3   |   121|
|3     |    timer3  |timer      |   117|
|4     |      freq1 |frequency  |    47|
|5     |  modeNum   |effectMode |    11|
+------+------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 866.848 ; gain = 363.820
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 866.848 ; gain = 255.480
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 866.848 ; gain = 363.820
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 881.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 881.980 ; gain = 591.535
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 881.980 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/baobu/Downloads/Draft/Draft.runs/synth_1/EffectLed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file EffectLed_utilization_synth.rpt -pb EffectLed_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 25 10:00:30 2024...
