# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1580 3.2e-05 2048 190 1510 583168 85.5875 56.0333 2066.76 1675.44 3883.98 3884.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 960 6.4e-05 2048 120 4610 276480 43.8369 28.3771 2939.58 837.847 3849.77 3849.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1480 0.000512 4096 320 640 33920 6.61715 80.1997 250.061 336.921 336.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1240 0.000256 2048 350 1370 61440 9.31165 7.01229 190.188 209.024 415.636 415.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1270 0.001024 2048 210 420 17152 1.36912 13.0683 52.37 66.8496 66.9041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 850 0.000512 2048 70 460 35712 3.47779 29.7913 104.753 138.063 138.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1480 3.2e-05 4096 70 3210 607744 96.1495 115.837 7686.18 3447.19 11345.5 11345.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 530 0.001024 1024 70 590 14976 0.72208 0.69632 8.43203 26.314 36.2331 36.3115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1580 3.2e-05 2048 190 1510 582912 85.7064 56.2341 2355.57 1676.27 4173.93 4174.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 960 6.4e-05 2048 120 4610 276480 43.976 28.358 3512.27 838.252 4422.99 4423.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1480 0.000512 4096 320 640 33912 6.61504 91.2822 250.534 348.474 348.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1240 0.000256 2048 350 1370 61632 9.37725 7.07731 218.8 209.818 445.174 445.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1270 0.001024 2048 210 420 17136 1.37053 14.9791 52.3899 68.7825 68.8374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 850 0.000512 2048 70 460 35712 3.4775 34.2231 104.863 142.607 142.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1480 3.2e-05 4096 70 3210 607680 96.4504 116.068 8697.64 3446.96 12357.3 12357.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 530 0.001024 1024 70 590 14976 0.72416 0.696192 9.60435 26.3247 37.4176 37.4933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1580 3.2e-05 2048 190 1510 583040 85.4562 56.3099 2462.86 1677.05 4281.83 4281.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 960 6.4e-05 2048 120 4610 276480 43.8296 28.3955 3663.04 838.598 4574.01 4574.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1480 0.000512 4096 320 640 33920 6.60685 95.574 250.662 352.887 352.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1240 0.000256 2048 350 1370 61440 9.29757 7.02288 228.123 209.068 453.617 453.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1270 0.001024 2048 210 420 17120 1.36938 15.751 52.3689 69.5324 69.5914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 850 0.000512 2048 70 460 35680 3.47814 35.8364 104.796 144.156 144.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1480 3.2e-05 4096 70 3210 607680 96.1313 115.937 9107.74 3446.82 12766.8 12767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 530 0.001024 1024 70 590 14880 0.718048 0.691744 9.99536 26.226 37.7016 37.7815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1580 3.2e-05 2048 190 1510 582912 85.3642 56.0394 2305.31 1674.69 4121.55 4121.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 960 6.4e-05 2048 120 4610 275712 43.8147 28.2808 3401.68 836.503 4310.42 4310.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1480 0.000512 4096 320 640 33888 6.62096 88.959 250.294 345.918 345.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1240 0.000256 2048 350 1370 61440 9.32045 7.03082 213.31 209.434 439.202 439.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1270 0.001024 2048 210 420 17088 1.36714 14.6165 52.2768 68.3019 68.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 850 0.000512 2048 70 460 35712 3.4928 33.2889 104.829 141.654 141.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1480 3.2e-05 4096 70 3210 607488 96.0392 115.86 8490.54 3446.81 12149.4 12149.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 530 0.001024 1024 70 590 14976 0.720672 0.696064 9.42157 26.2678 37.1772 37.2517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1580 3.2e-05 2048 190 1510 583200 85.9053 56.2546 2331.17 1675.96 4149.44 4149.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 960 6.4e-05 2048 120 4610 276000 44.0546 28.367 3459.18 837.11 4368.85 4368.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1480 0.000512 4096 320 640 33900 6.61642 90.2676 251.279 348.207 348.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1240 0.000256 2048 350 1370 61600 9.4015 7.08608 216.439 209.585 442.615 442.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1270 0.001024 2048 210 420 17100 1.37008 14.9028 52.3222 68.637 68.6929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 850 0.000512 2048 70 460 35700 3.48211 33.8756 104.82 142.221 142.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1480 3.2e-05 4096 70 3210 607600 96.6561 116.184 8586.44 3448.87 12248.3 12248.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 530 0.001024 1024 70 590 15000 0.722944 0.697824 9.57107 26.2907 37.3536 37.4276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1580 3.2e-05 2048 190 1510 583296 85.3966 56.1467 2390.5 1676.65 4208.84 4208.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 960 6.4e-05 2048 120 4610 275968 43.8561 28.4257 3535.52 837.35 4445.3 4445.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1480 0.000512 4096 320 640 33824 6.60739 92.2632 251.811 350.726 350.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1240 0.000256 2048 350 1370 61376 9.33862 7.12909 221.152 209.662 447.381 447.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1270 0.001024 2048 210 420 17136 1.37357 15.4006 52.4949 69.3117 69.3678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 850 0.000512 2048 70 460 35616 3.47347 34.8345 104.711 143.062 143.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1480 3.2e-05 4096 70 3210 607488 96.3024 115.981 8759.31 3447.56 12419.3 12419.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 530 0.001024 1024 70 590 14784 0.714752 0.690176 9.73744 26.141 37.3543 37.4299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1580 3.2e-05 2048 190 1510 582720 85.6113 56.0512 2399.38 1674.12 4215.32 4215.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 960 6.4e-05 2048 120 4610 275520 43.9916 28.3403 3555.11 837.277 4464.86 4464.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1480 0.000512 4096 320 640 33840 6.60829 93.0116 250.733 350.397 350.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1240 0.000256 2048 350 1370 61440 9.35526 7.03078 222.306 209.032 447.827 447.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1270 0.001024 2048 210 420 17040 1.36803 15.2958 52.222 68.9292 68.9875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 850 0.000512 2048 70 460 35640 3.47792 34.923 104.729 143.177 143.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1480 3.2e-05 4096 70 3210 607440 96.3805 116.077 8842.65 3449.31 12504.6 12504.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 530 0.001024 1024 70 590 14640 0.717984 0.691072 9.64816 26.046 37.1747 37.2507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1580 3.2e-05 2048 190 1510 582656 85.4438 56.0486 2322.43 1677.18 4141.24 4141.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 960 6.4e-05 2048 120 4610 276480 43.7849 28.3381 3453.69 838.975 4364.92 4365.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1480 0.000512 4096 320 640 33792 6.60317 89.8367 249.867 346.351 346.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1240 0.000256 2048 350 1370 61440 9.32576 7.03155 215.161 209.386 441.008 441.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1270 0.001024 2048 210 420 17024 1.36602 14.8851 52.2427 68.5351 68.5937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 850 0.000512 2048 70 460 35584 3.47318 33.6856 104.681 141.881 141.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1480 3.2e-05 4096 70 3210 607488 96.2351 115.83 8548.13 3447.05 12207.4 12207.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 530 0.001024 1024 70 590 14592 0.715232 0.693152 9.29558 26.0761 36.8547 36.9295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1580 3.2e-05 2048 190 1510 582144 85.4203 56.0396 2336.61 1674.59 4152.8 4152.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 960 6.4e-05 2048 120 4610 274944 43.9243 28.2937 3456.63 837.618 4366.6 4366.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1480 0.000512 4096 320 640 33792 6.62173 90.865 249.987 347.519 347.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1240 0.000256 2048 350 1370 60672 9.3079 7.04483 213.746 208.871 439.074 439.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1270 0.001024 2048 210 420 16896 1.36627 14.9179 52.0704 68.4002 68.4572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 850 0.000512 2048 70 460 35520 3.47475 34.0262 104.679 142.225 142.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1480 3.2e-05 4096 70 3210 607488 96.1303 115.916 8629.27 3452.48 12294 12294.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 530 0.001024 1024 70 590 14592 0.717088 0.690272 9.4392 26.1673 37.0884 37.1621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1580 3.2e-05 2048 190 1510 582400 85.6163 56.2196 2489.8 1674.02 4305.8 4305.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 960 6.4e-05 2048 120 4610 275200 44.0029 28.356 3705.68 837.803 4615.98 4616.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1480 0.000512 4096 320 640 33800 6.61446 96.428 249.924 353.01 353.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1240 0.000256 2048 350 1370 60800 9.34035 7.02074 228.389 208.773 453.628 453.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1270 0.001024 2048 210 420 17000 1.36666 15.9673 52.3203 69.6963 69.7532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 850 0.000512 2048 70 460 35600 3.48099 36.4754 104.81 144.809 144.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1480 3.2e-05 4096 70 3210 607600 96.3905 116.095 9144.7 3449.07 12806.4 12806.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 530 0.001024 1024 70 590 14800 0.719648 0.692512 10.2842 26.1466 37.914 37.9915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1580 3.2e-05 2048 190 1510 581632 85.4898 56.0221 2913.67 1676.29 4731.61 4731.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 960 6.4e-05 2048 120 4610 274432 43.8073 28.3703 4306.21 835.744 5214.27 5214.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1480 0.000512 4096 320 640 33536 6.56384 112.869 247.181 366.661 366.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1240 0.000256 2048 350 1370 61440 9.32525 7.03824 271.457 209.575 497.499 497.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1270 0.001024 2048 210 420 16896 1.36739 18.6399 52.65 72.7007 72.7573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 850 0.000512 2048 70 460 35328 3.46499 42.625 104.25 150.389 150.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1480 3.2e-05 4096 70 3210 607232 95.9931 115.88 10718.4 3448.98 14379.4 14379.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 530 0.001024 1024 70 590 14336 0.71184 0.686624 11.4576 25.8874 38.8146 38.8932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1580 3.2e-05 2048 190 1515 583424 85.7079 56.0454 2282.24 1677.41 4101.55 4101.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 960 6.4e-05 2048 120 4620 276480 43.7935 28.2993 3014.31 838.663 3925.21 3925.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1480 0.000512 4096 320 645 33952 6.62765 151.721 251.764 410.157 410.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1240 0.000256 2048 350 1365 61952 9.34077 7.0639 188.658 209.796 414.961 415.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1270 0.001024 2048 210 420 17216 1.37219 12.6988 52.498 66.6104 66.6678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 850 0.000512 2048 70 465 35744 3.4857 55.8807 104.935 164.345 164.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1480 3.2e-05 4096 70 3210 607808 96.1957 115.818 7501.48 3447.32 11161 11161.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 530 0.001024 1024 70 600 14912 0.718848 0.69776 15.1701 26.2916 42.9486 43.0244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1580 3.2e-05 2048 190 1515 583360 85.8373 56.1574 2052.66 1676.23 3871.04 3871.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 960 6.4e-05 2048 120 4620 276480 44.0337 28.3791 3050.86 837.801 3961.21 3961.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1480 0.000512 4096 320 645 33920 6.61504 160.377 251.4 418.434 418.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1240 0.000256 2048 350 1365 61920 9.3681 7.08608 190.701 209.653 416.91 417.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1270 0.001024 2048 210 420 17200 1.37299 12.8717 52.4348 66.724 66.7791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 850 0.000512 2048 70 465 35720 3.48317 29.548 104.804 137.877 137.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1480 3.2e-05 4096 70 3210 607840 96.6304 116.063 7553.7 3445.4 11211.9 11212.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 530 0.001024 1024 70 600 14880 0.720832 0.69632 8.28694 26.2611 36.037 36.1129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1580 3.2e-05 2048 190 1515 583296 85.5726 56.0991 2038.78 1675.96 3856.56 3856.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 960 6.4e-05 2048 120 4620 276480 43.8301 28.3857 3028.51 837.593 3938.46 3938.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1480 0.000512 4096 320 645 33936 6.62102 79.3344 250.73 336.731 336.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1240 0.000256 2048 350 1365 61824 9.32272 7.03651 188.871 209.347 414.678 414.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1270 0.001024 2048 210 420 17184 1.37421 12.7887 52.4195 66.6256 66.6843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 850 0.000512 2048 70 465 35712 3.48989 29.176 104.816 137.527 137.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1480 3.2e-05 4096 70 3210 607680 96.2236 115.903 7541.95 3449.02 11203.3 11203.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 530 0.001024 1024 70 600 14880 0.719104 0.692672 8.25344 26.2062 35.9444 36.0225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1580 3.2e-05 2048 190 1515 582848 85.8527 56.1535 2090.13 1676.69 3908.97 3909.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 960 6.4e-05 2048 120 4620 276416 43.9929 28.4058 3102.78 838.435 4013.75 4013.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1480 0.000512 4096 320 645 33936 6.62528 81.4797 251.376 339.524 339.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1240 0.000256 2048 350 1365 61824 9.3632 7.05536 193.152 209.546 419.217 419.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1270 0.001024 2048 210 420 17192 1.37293 13.1951 52.5023 67.1133 67.1703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 850 0.000512 2048 70 465 35728 3.49184 30.3007 104.971 138.808 138.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1480 3.2e-05 4096 70 3210 607712 96.4329 116.074 7664.67 3449.59 11326.9 11327.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 530 0.001024 1024 70 600 14784 0.720928 0.694624 8.46454 26.2187 36.1697 36.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1580 3.2e-05 2048 190 1515 583168 85.4996 56.148 2142.55 1677.01 3961.34 3961.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 960 6.4e-05 2048 120 4620 276480 43.8384 28.3054 3048.09 838.687 3959.06 3959.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1480 0.000512 4096 320 645 33920 6.62947 83.5048 250.677 340.855 340.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1240 0.000256 2048 350 1365 61696 9.30624 7.01725 197.254 209.229 422.908 423.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1270 0.001024 2048 210 420 17152 1.37011 13.572 52.4167 67.4035 67.4611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 850 0.000512 2048 70 465 35712 3.49702 31.3316 106.464 141.335 141.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1480 3.2e-05 4096 70 3210 607744 96.1667 115.846 7886.94 3447.72 11546.8 11547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 530 0.001024 1024 70 600 14848 0.721504 0.69744 8.82278 26.339 36.6529 36.7297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1580 3.2e-05 2048 190 1515 582912 85.6929 56.1161 2416.38 1676.34 4234.68 4234.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 960 6.4e-05 2048 120 4620 276480 43.9498 28.3586 3587.61 838.338 4498.41 4498.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1480 0.000512 4096 320 645 33912 6.62733 94.1063 250.637 351.414 351.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1240 0.000256 2048 350 1365 61920 9.36912 7.0697 224.313 209.845 450.697 450.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1270 0.001024 2048 210 420 17136 1.36806 15.5348 52.3955 69.342 69.3991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 850 0.000512 2048 70 465 35712 3.49229 35.6372 104.963 144.139 144.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1480 3.2e-05 4096 70 3210 607680 96.3713 116.069 8828.6 3452.71 12493.9 12494.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 530 0.001024 1024 70 600 14832 0.722944 0.696128 10.0187 26.325 37.8324 37.9089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1580 3.2e-05 2048 190 1515 583040 85.436 56.107 2364.17 1676.86 4182.72 4182.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 960 6.4e-05 2048 120 4620 276480 43.7855 28.3216 3499.03 838.593 4409.87 4410.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1480 0.000512 4096 320 645 33840 6.61094 91.8192 251.812 350.286 350.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1240 0.000256 2048 350 1365 61440 9.29251 7.03466 217.495 209.06 442.986 443.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1270 0.001024 2048 210 420 17120 1.36656 15.2146 52.3727 68.9972 69.0553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 850 0.000512 2048 70 465 35680 3.48294 34.8002 104.888 143.212 143.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1480 3.2e-05 4096 70 3210 607680 96.1311 115.929 8618.1 3451.32 12281.6 12281.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 530 0.001024 1024 70 600 14720 0.717344 0.692096 9.77552 26.2246 37.481 37.5568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1580 3.2e-05 2048 190 1515 582912 85.2322 56.066 2520.59 1674.67 4336.69 4336.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 960 6.4e-05 2048 120 4620 275712 43.7629 28.3972 3709.83 836.489 4618.62 4618.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1480 0.000512 4096 320 645 33888 6.61549 97.9543 250.046 354.662 354.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1240 0.000256 2048 350 1365 61824 9.3007 7.02874 232.995 209.425 458.857 458.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1270 0.001024 2048 210 420 17088 1.36678 16.1915 52.271 69.8735 69.9301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 850 0.000512 2048 70 465 35616 3.47546 37.1569 104.661 145.337 145.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1480 3.2e-05 4096 70 3210 607488 95.9304 115.831 9170.56 3444.42 12826.9 12827.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 530 0.001024 1024 70 600 14784 0.71824 0.69632 10.4228 26.269 38.1792 38.2567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1580 3.2e-05 2048 190 1515 583200 85.718 56.1707 2497.53 1677.48 4317.05 4317.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 960 6.4e-05 2048 120 4620 276000 43.9833 28.3755 3693.01 837.781 4603.3 4603.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1480 0.000512 4096 320 645 33800 6.61504 96.852 249.628 353.141 353.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1240 0.000256 2048 350 1365 61600 9.38512 7.05987 229.953 209.769 456.278 456.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1270 0.001024 2048 210 420 17100 1.36662 16.0527 52.3675 69.8322 69.8921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 850 0.000512 2048 70 465 35600 3.47811 36.8243 104.729 145.076 145.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1480 3.2e-05 4096 70 3210 607600 96.5673 116.186 9110.83 3447.43 12771.2 12771.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 530 0.001024 1024 70 600 14800 0.72384 0.69744 10.4107 26.3099 38.2138 38.2918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1580 3.2e-05 2048 190 1515 582400 85.5073 56.0845 2516.27 1675.22 4333.23 4333.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 960 6.4e-05 2048 120 4620 275968 43.8533 28.477 3722.84 836.625 4631.93 4632.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1480 0.000512 4096 320 645 33824 6.61277 97.9725 249.949 354.579 354.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1240 0.000256 2048 350 1365 61824 9.32362 7.05946 233.607 209.496 459.592 459.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1270 0.001024 2048 210 420 17136 1.37277 16.223 52.4531 70.091 70.1481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 850 0.000512 2048 70 465 35616 3.4777 37.0975 104.717 145.338 145.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1480 3.2e-05 4096 70 3210 607488 96.213 115.991 9195.33 3451.33 12859 12859.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 530 0.001024 1024 70 600 14560 0.715904 0.690176 10.2945 26.118 37.8889 37.9638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1580 3.2e-05 2048 190 1515 581760 85.7196 56.0647 2469.35 1675.44 4286.72 4286.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 960 6.4e-05 2048 120 4620 275520 43.94 28.3394 3658.51 837.998 4568.92 4569.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1480 0.000512 4096 320 645 33840 6.61498 96.2892 251.314 354.261 354.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1240 0.000256 2048 350 1365 61440 9.34864 7.03088 228.088 209.2 453.771 453.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1270 0.001024 2048 210 420 17040 1.36662 15.8515 52.2636 69.5251 69.5821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 850 0.000512 2048 70 465 35640 3.48394 36.5161 104.903 144.946 145.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1480 3.2e-05 4096 70 3210 607440 96.3277 116.097 9072.17 3453.04 12737.8 12737.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 530 0.001024 1024 70 600 14640 0.7168 0.69216 10.1524 26.0669 37.7012 37.7774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1580 3.2e-05 2048 190 1515 582656 85.4226 56.1298 2372.24 1675.62 4189.55 4189.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 960 6.4e-05 2048 120 4620 276480 43.7601 28.3053 3518.4 838.512 4429.11 4429.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1480 0.000512 4096 320 645 33792 6.61709 92.4204 250.143 349.226 349.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1240 0.000256 2048 350 1365 61440 9.32698 7.02458 218.563 209.191 444.207 444.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1270 0.001024 2048 210 420 17024 1.36605 15.2164 52.1947 68.8201 68.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 850 0.000512 2048 70 465 35584 3.47971 34.871 104.676 143.07 143.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1480 3.2e-05 4096 70 3210 607488 96.1529 115.832 8700.82 3447.87 12360.8 12361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 530 0.001024 1024 70 600 14592 0.719072 0.695456 9.79152 26.0528 37.329 37.4052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1580 3.2e-05 2048 190 1515 582144 85.2589 55.9268 2758.87 1673.05 4573.25 4573.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 960 6.4e-05 2048 120 4620 274944 43.885 28.2912 4058.15 836.833 4967.29 4967.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1480 0.000512 4096 320 645 33792 6.63142 107.271 249.854 363.801 363.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1240 0.000256 2048 350 1365 61440 9.28768 7.0697 254.569 208.678 479.706 479.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1270 0.001024 2048 210 420 16896 1.35757 17.6845 52.0233 71.1099 71.1657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 850 0.000512 2048 70 465 35520 3.4775 40.7404 104.676 148.938 149.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1480 3.2e-05 4096 70 3210 607488 96.068 115.902 10036.6 3445.83 13694.6 13694.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 530 0.001024 1024 70 600 14592 0.7168 0.692352 11.3387 26.1383 38.9603 39.0337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1580 3.2e-05 2048 190 1515 582400 85.566 56.1623 2759.35 1674.33 4575.55 4575.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 960 6.4e-05 2048 120 4620 275200 43.9838 28.3321 4074.79 837.495 4984.74 4984.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1480 0.000512 4096 320 645 33600 6.58432 106.914 248.983 362.524 362.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1240 0.000256 2048 350 1365 60800 9.34221 7.02304 251.77 208.816 477.054 477.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1270 0.001024 2048 210 420 17000 1.36678 17.5692 52.3404 71.3191 71.3769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 850 0.000512 2048 70 465 35400 3.4583 40.5158 104.389 148.406 148.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1480 3.2e-05 4096 70 3210 607600 96.3685 116.089 10088.6 3446.17 13747.4 13747.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 530 0.001024 1024 70 600 14400 0.717472 0.690528 11.2853 26.1566 38.923 38.9974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1580 3.2e-05 2048 190 1515 581632 85.5021 56.0312 2526.79 1676.16 4344.62 4344.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 960 6.4e-05 2048 120 4620 274432 43.7984 28.3709 3720.69 835.721 4628.72 4628.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1480 0.000512 4096 320 645 33536 6.57818 97.6965 249.719 354.037 354.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1240 0.000256 2048 350 1365 61440 9.33786 7.03754 233.293 209.563 459.331 459.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1270 0.001024 2048 210 420 16896 1.36534 16.3555 52.2002 69.9645 70.0189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 850 0.000512 2048 70 465 35328 3.46317 36.9691 104.343 144.819 144.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1480 3.2e-05 4096 70 3210 607232 95.9689 115.869 9248.48 3446.96 12907.4 12907.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 530 0.001024 1024 70 600 14336 0.714688 0.688288 10.1886 25.8854 37.5505 37.6259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1580 3.2e-05 2048 190 1520 583168 85.7015 56.0317 2188.13 1676.24 4006.25 4006.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 960 6.4e-05 2048 120 4620 276480 43.7727 28.3117 2849.92 837.864 3760 3760.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1480 0.000512 4096 320 640 33984 6.62118 148.21 250.788 405.663 405.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1240 0.000256 2048 350 1380 61440 9.35267 7.03866 178.939 209.645 405.076 405.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1270 0.001024 2048 210 420 17216 1.37126 12.0689 52.4615 65.9429 66.0001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 850 0.000512 2048 70 460 35776 3.49043 52.8227 104.852 161.209 161.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1480 3.2e-05 4096 70 3220 607808 96.1368 115.79 7080.31 3449.42 10741.8 10742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 530 0.001024 1024 70 600 14976 0.719264 0.69632 7.88368 26.2754 35.647 35.7212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1580 3.2e-05 2048 190 1520 583040 85.8487 56.1324 2168.6 1677.82 3988.54 3988.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 960 6.4e-05 2048 120 4620 276480 43.97 28.3853 3208.05 838.579 4119.13 4119.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1480 0.000512 4096 320 640 33960 6.61299 83.8246 251.017 341.5 341.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1240 0.000256 2048 350 1380 61440 9.38266 7.05792 201.474 209.836 427.858 427.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1270 0.001024 2048 210 420 17200 1.36934 13.6694 52.4817 67.5627 67.6195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 850 0.000512 2048 70 460 35760 3.47987 31.1019 104.916 139.542 139.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1480 3.2e-05 4096 70 3220 607760 96.478 116.061 7939.5 3448.05 11600.2 11600.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 530 0.001024 1024 70 600 14960 0.721504 0.69616 8.82736 26.2835 36.6015 36.6797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1580 3.2e-05 2048 190 1520 582912 85.59 56.2115 2019.69 1675.81 3837.44 3837.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 960 6.4e-05 2048 120 4620 276480 43.835 28.3363 2984.5 837.58 3894.39 3894.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1480 0.000512 4096 320 640 33984 6.62246 77.8953 250.643 335.203 335.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1240 0.000256 2048 350 1380 61248 9.34362 7.06326 187.529 209.324 413.361 413.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1270 0.001024 2048 210 420 17184 1.37354 12.7698 52.4127 66.598 66.6564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 850 0.000512 2048 70 460 35760 3.48979 28.8405 104.848 137.22 137.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1480 3.2e-05 4096 70 3220 607680 96.1115 115.916 7382.03 3448.19 11042.4 11042.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 530 0.001024 1024 70 600 14880 0.71856 0.698336 8.20224 26.2044 35.8957 35.9713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1580 3.2e-05 2048 190 1520 582400 85.8885 56.1323 2049.54 1675.27 3866.97 3867.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 960 6.4e-05 2048 120 4620 276416 43.9689 28.3683 3023.5 837.756 3933.73 3933.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1480 0.000512 4096 320 640 33936 6.60694 79.6971 250.438 336.788 336.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1240 0.000256 2048 350 1380 61376 9.38496 7.0985 190.71 209.362 416.661 416.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1270 0.001024 2048 210 420 17192 1.37171 13.0658 52.4578 66.9386 66.9982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 850 0.000512 2048 70 460 35728 3.47571 29.7513 104.784 138.055 138.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1480 3.2e-05 4096 70 3220 607600 96.4444 116.059 7490.97 3445.15 11148.8 11148.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 530 0.001024 1024 70 600 14896 0.718912 0.695392 8.50643 26.1959 36.1869 36.2642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1580 3.2e-05 2048 190 1520 582656 85.5921 56.0416 2086.57 1675.37 3903.72 3903.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 960 6.4e-05 2048 120 4620 276480 43.8108 28.3155 2944.18 837.816 3854.27 3854.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1480 0.000512 4096 320 640 33920 6.62118 80.2934 250.505 337.463 337.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1240 0.000256 2048 350 1380 61184 9.32554 7.00947 192.209 209.011 417.653 417.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1270 0.001024 2048 210 420 17152 1.36838 13.1844 52.3651 66.9588 67.0167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 850 0.000512 2048 70 460 35712 3.47546 30.0918 104.749 138.362 138.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1480 3.2e-05 4096 70 3220 607744 96.1481 115.832 7659.68 3446.69 11318.5 11318.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 530 0.001024 1024 70 600 14976 0.721536 0.69632 8.70957 26.313 36.5104 36.5844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1580 3.2e-05 2048 190 1520 582336 85.6885 56.1366 2545.76 1674.72 4362.46 4362.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 960 6.4e-05 2048 120 4620 276480 43.8913 28.3326 3755.74 837.618 4665.72 4665.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1480 0.000512 4096 320 640 33912 6.61264 97.9373 249.709 354.305 354.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1240 0.000256 2048 350 1380 61344 9.3727 7.05968 236.07 209.635 462.244 462.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1270 0.001024 2048 210 420 17136 1.36602 16.3361 52.3423 70.089 70.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 850 0.000512 2048 70 460 35712 3.48163 37.0657 104.769 145.36 145.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1480 3.2e-05 4096 70 3220 607536 96.3663 116.088 9249.28 3448.86 12910.8 12910.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 530 0.001024 1024 70 600 14976 0.722944 0.695552 10.6334 26.3035 38.4266 38.5042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1580 3.2e-05 2048 190 1520 581760 85.53 56.1482 1767.91 1676.51 3586.23 3586.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 960 6.4e-05 2048 120 4620 276480 43.7542 28.4177 2607.91 838.55 3518.77 3518.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1480 0.000512 4096 320 640 33840 6.62323 68.2425 249.998 324.904 324.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1240 0.000256 2048 350 1380 61056 9.32381 7.03088 164.126 209.264 389.845 389.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1270 0.001024 2048 210 420 16992 1.36445 11.4196 52.2008 65.0279 65.0859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 850 0.000512 2048 70 460 35568 3.46522 25.8804 104.68 134.068 134.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1480 3.2e-05 4096 70 3220 607392 96.0922 115.975 6411.24 3448.01 10071.5 10071.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 530 0.001024 1024 70 600 14688 0.718144 0.691904 7.29146 26.2303 35.0042 35.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1580 3.2e-05 2048 190 1520 582400 85.5283 56.0722 2458.41 1677.06 4277.22 4277.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 960 6.4e-05 2048 120 4620 276480 43.7944 28.3355 3627.87 838.69 4538.83 4538.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1480 0.000512 4096 320 640 33920 6.61677 94.2858 252.235 353.179 353.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1240 0.000256 2048 350 1380 61120 9.31779 7.0288 227.201 209.087 452.738 452.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1270 0.001024 2048 210 420 17120 1.36602 15.7761 52.3731 69.5578 69.6158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 850 0.000512 2048 70 460 35680 3.4856 35.6576 104.806 143.991 144.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1480 3.2e-05 4096 70 3220 607520 96.0884 115.972 8974.88 3451.53 12638.6 12638.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 530 0.001024 1024 70 600 14880 0.718848 0.692224 10.1996 26.2304 37.9105 37.9848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1580 3.2e-05 2048 190 1520 582400 85.2641 56.0408 1712.05 1677.26 3530.76 3530.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 960 6.4e-05 2048 120 4620 276480 43.7136 28.3713 2520.32 839.206 3431.75 3431.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1480 0.000512 4096 320 640 33760 6.59885 66.2041 249.692 322.537 322.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1240 0.000256 2048 350 1380 60800 9.28195 6.99414 158.394 208.444 383.218 383.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1270 0.001024 2048 210 420 16960 1.36189 10.9793 52.1544 64.538 64.5944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 850 0.000512 2048 70 460 35520 3.46944 25.1734 104.591 133.276 133.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1480 3.2e-05 4096 70 3220 607360 95.8743 115.819 6249.27 3448.02 9909.14 9909.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 530 0.001024 1024 70 600 14720 0.716128 0.690176 7.16672 26.1189 34.7616 34.8394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1580 3.2e-05 2048 190 1520 582144 85.4159 55.98 2302.8 1675.09 4119.43 4119.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 960 6.4e-05 2048 120 4620 275712 43.7879 28.3054 3389.4 836.708 4298.34 4298.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1480 0.000512 4096 320 640 33888 6.61094 88.4355 251.06 346.151 346.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1240 0.000256 2048 350 1380 61056 9.32589 7.03258 212.589 209.48 438.527 438.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1270 0.001024 2048 210 420 17088 1.36755 14.7374 52.2832 68.4313 68.4865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 850 0.000512 2048 70 460 35712 3.49277 33.4405 104.854 141.832 141.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1480 3.2e-05 4096 70 3220 607488 95.9009 115.845 8436.56 3445.3 12093.8 12093.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 530 0.001024 1024 70 600 14784 0.71904 0.697312 9.5113 26.2736 37.2721 37.3473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1580 3.2e-05 2048 190 1520 580608 85.5116 55.9494 1636.42 1674.62 3452.65 3452.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 960 6.4e-05 2048 120 4620 274944 43.8793 28.3587 2398.52 837.616 3308.51 3308.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1480 0.000512 4096 320 640 33792 6.61306 63.8198 251.347 321.825 321.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1240 0.000256 2048 350 1380 60672 9.31152 6.99837 151.479 208.873 376.761 376.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1270 0.001024 2048 210 420 16896 1.36141 10.5923 52.0723 64.0701 64.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 850 0.000512 2048 70 460 35520 3.46816 24.0256 104.681 132.218 132.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1480 3.2e-05 4096 70 3220 607488 96.0349 115.916 5980.66 3453.44 9646.21 9646.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 530 0.001024 1024 70 600 14592 0.716416 0.694176 6.88294 26.166 34.5308 34.6046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1580 3.2e-05 2048 190 1520 582400 85.853 56.1767 2403.32 1676 4221.5 4221.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 960 6.4e-05 2048 120 4620 276000 44.0064 28.3929 3542.37 837.107 4452.02 4452.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1480 0.000512 4096 320 640 33900 6.61261 92.5737 249.823 349.052 349.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1240 0.000256 2048 350 1380 61200 9.38067 7.07648 222.368 209.591 448.52 448.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1270 0.001024 2048 210 420 17100 1.36797 15.3937 52.3247 69.1284 69.1852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 850 0.000512 2048 70 460 35700 3.48339 35.0505 104.82 143.396 143.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1480 3.2e-05 4096 70 3220 607600 96.5947 116.205 8760.17 3455.66 12428.8 12428.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 530 0.001024 1024 70 600 14800 0.721792 0.69632 10.0452 26.2853 37.8205 37.8966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1580 3.2e-05 2048 190 1520 580800 85.8242 56.1332 1685.51 1674.08 3501.7 3501.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 960 6.4e-05 2048 120 4620 275200 43.973 28.3355 2476.82 837.36 3386.62 3386.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1480 0.000512 4096 320 640 33800 6.61504 65.2964 250.855 322.809 322.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1240 0.000256 2048 350 1380 60800 9.34202 7.01584 156.297 208.783 381.542 381.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1270 0.001024 2048 210 420 17000 1.36806 10.9957 52.3259 64.7332 64.7904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 850 0.000512 2048 70 460 35600 3.4775 24.9045 104.818 133.244 133.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1480 3.2e-05 4096 70 3220 607600 96.3501 116.082 6145.59 3456.87 9815.05 9815.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 530 0.001024 1024 70 600 14400 0.718848 0.692224 6.96394 26.1494 34.5936 34.6706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1580 3.2e-05 2048 190 1520 582400 85.4249 56.056 3057.77 1676.39 4875.78 4875.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 960 6.4e-05 2048 120 4620 275968 43.8373 28.428 4487.82 837.206 5397.43 5397.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1480 0.000512 4096 320 640 33824 6.61098 117.754 249.496 373.907 373.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1240 0.000256 2048 350 1380 61376 9.33507 7.07789 283.582 209.641 509.741 509.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1270 0.001024 2048 210 420 17136 1.37011 19.7239 52.4891 73.6243 73.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 850 0.000512 2048 70 460 35616 3.48134 44.4675 104.698 152.696 152.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1480 3.2e-05 4096 70 3220 607488 96.2004 115.994 11102.8 3458.16 14773.3 14773.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 530 0.001024 1024 70 600 14784 0.715648 0.692128 12.5932 26.1407 40.2147 40.2964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1580 3.2e-05 2048 190 1520 580608 85.4345 56.0878 1989.35 1673.08 3804.09 3804.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 960 6.4e-05 2048 120 4620 275968 43.7331 28.3566 2935.89 836.893 3845.02 3845.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1480 0.000512 4096 320 640 33600 6.57424 77.1807 248.788 332.586 332.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1240 0.000256 2048 350 1380 60032 9.25018 6.94886 182.59 207.383 406.273 406.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1270 0.001024 2048 210 420 17024 1.37258 12.9023 52.4561 66.7756 66.8336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 850 0.000512 2048 70 460 35392 3.46317 29.0767 104.321 136.903 136.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1480 3.2e-05 4096 70 3220 607040 95.9334 115.893 7339.07 3459 11010 11010.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 530 0.001024 1024 70 600 14784 0.718432 0.696512 8.35229 26.2703 36.1105 36.1882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1580 3.2e-05 2048 190 1520 581760 85.6271 56.0548 2921.32 1673.88 4737.04 4737.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 960 6.4e-05 2048 120 4620 275520 43.979 28.3532 4299.15 837.156 5208.79 5208.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1480 0.000512 4096 320 640 33840 6.61094 113.036 249.554 369.248 369.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1240 0.000256 2048 350 1380 60960 9.34832 7.03082 270.139 209.01 495.632 495.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1270 0.001024 2048 210 420 17040 1.36339 18.5999 52.2196 72.2261 72.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 850 0.000512 2048 70 460 35640 3.48186 42.646 104.71 150.884 150.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1480 3.2e-05 4096 70 3220 607440 96.2676 116.078 10700.1 3444.93 14357.6 14357.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 530 0.001024 1024 70 600 14640 0.7168 0.691136 11.9588 26.0428 39.4816 39.5604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1580 3.2e-05 2048 190 1520 581760 85.4388 56.0783 1981.51 1675.74 3798.92 3799.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 960 6.4e-05 2048 120 4620 274560 43.8215 28.3301 2899.95 835.685 3807.93 3808.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1480 0.000512 4096 320 640 33600 6.58266 76.4981 248.718 331.844 331.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1240 0.000256 2048 350 1380 60480 9.36934 7.09427 182.679 209.517 408.761 408.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1270 0.001024 2048 210 420 16800 1.35712 12.6544 51.9434 65.9978 66.0549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 850 0.000512 2048 70 460 35520 3.4816 29.2495 104.81 137.585 137.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1480 3.2e-05 4096 70 3220 607200 96.1628 116.004 7239.31 3448 10899.6 10899.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 530 0.001024 1024 70 600 14400 0.720768 0.694016 8.03568 26.2277 35.7493 35.8236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1580 3.2e-05 2048 190 1520 582656 85.3548 56.0127 2837.38 1675.84 4654.73 4654.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 960 6.4e-05 2048 120 4620 276480 43.7473 28.303 4194.93 838.149 5105.27 5105.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1480 0.000512 4096 320 640 33792 6.6033 109.542 249.522 365.711 365.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1240 0.000256 2048 350 1380 60928 9.33203 7.03946 262.247 209.224 487.949 488.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1270 0.001024 2048 210 420 17024 1.36042 18.293 52.2003 71.899 71.9565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 850 0.000512 2048 70 460 35584 3.47011 41.4004 104.598 149.511 149.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1480 3.2e-05 4096 70 3220 607488 96.1132 115.834 10422 3444.33 14078.5 14078.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 530 0.001024 1024 70 600 14592 0.715264 0.688064 11.6385 26.0575 39.1714 39.2458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1580 3.2e-05 2048 190 1520 581632 85.4139 56.1219 1909.95 1677.37 3729 3729.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 960 6.4e-05 2048 120 4620 274432 43.8046 28.3334 2794.51 836.324 3703.11 3703.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1480 0.000512 4096 320 640 33536 6.56179 73.8284 249.334 329.77 329.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1240 0.000256 2048 350 1380 60416 9.37661 7.03504 175.316 209.707 401.542 401.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1270 0.001024 2048 210 420 16896 1.36397 12.386 52.3029 66.093 66.1523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 850 0.000512 2048 70 460 35328 3.46157 27.8548 104.321 135.683 135.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1480 3.2e-05 4096 70 3220 607232 95.9863 115.888 6992.2 3453.7 10657.9 10658.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 530 0.001024 1024 70 600 14336 0.715808 0.68608 7.64179 25.9055 35.023 35.1017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1580 3.2e-05 2048 190 1520 580608 85.5004 56.0345 2485.16 1674.46 4301.3 4301.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 960 6.4e-05 2048 120 4620 274944 43.9091 28.2972 3651.17 837.545 4561.06 4561.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1480 0.000512 4096 320 640 33792 6.61645 96.2662 249.821 352.745 352.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1240 0.000256 2048 350 1380 60672 9.30742 7.00918 228.405 208.853 453.674 453.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1270 0.001024 2048 210 420 16896 1.36186 15.8843 52.0666 69.3552 69.4127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 850 0.000512 2048 70 460 35520 3.47546 35.9383 104.67 144.127 144.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1480 3.2e-05 4096 70 3220 607488 96.1032 115.877 9121.22 3458.45 12791.8 12792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 530 0.001024 1024 70 600 14592 0.718336 0.694368 10.3244 26.1594 37.9692 38.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1580 3.2e-05 2048 190 1520 580608 85.53 55.9823 1740.79 1674.93 3557.38 3557.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 960 6.4e-05 2048 120 4620 273408 43.8147 28.1945 2538.53 833.922 3444.59 3444.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1480 0.000512 4096 320 640 33408 6.56218 66.7034 248.214 321.524 321.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1240 0.000256 2048 350 1380 59904 9.25011 6.9696 159.515 207.307 383.14 383.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1270 0.001024 2048 210 420 16512 1.34355 11.2293 51.5502 64.167 64.2208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 850 0.000512 2048 70 460 35328 3.47136 25.6865 104.667 133.869 133.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1480 3.2e-05 4096 70 3220 606720 96.1237 115.94 6341.65 3450.78 10004.7 10004.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 530 0.001024 1024 70 600 13824 0.701824 0.671744 6.84646 25.3884 33.6793 33.7551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1580 3.2e-05 2048 190 1520 580800 85.8448 56.1992 2561.04 1674.49 4377.72 4377.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 960 6.4e-05 2048 120 4620 275200 44.0024 28.3709 3765.55 837.502 4675.57 4675.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1480 0.000512 4096 320 640 33800 6.61517 99.0433 250.879 356.581 356.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1240 0.000256 2048 350 1380 60800 9.33782 7.0223 236.645 208.815 461.922 462.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1270 0.001024 2048 210 420 17000 1.3673 16.6578 52.3345 70.3988 70.4588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 850 0.000512 2048 70 460 35600 3.47949 37.697 104.829 146.048 146.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1480 3.2e-05 4096 70 3220 607600 96.331 116.109 9328.98 3446.15 12987.7 12987.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 530 0.001024 1024 70 600 14400 0.718432 0.691552 10.5596 26.1553 38.1965 38.2722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1580 3.2e-05 2048 190 1520 579200 85.919 56.1726 1815.32 1674.64 3632.19 3632.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 960 6.4e-05 2048 120 4620 272000 43.9681 28.2483 2682.69 833.62 3588.66 3588.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1480 0.000512 4096 320 640 33600 6.62285 70.0764 249.225 325.967 326.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1240 0.000256 2048 350 1380 59200 9.27722 6.95107 164.122 207.178 387.631 387.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1270 0.001024 2048 210 420 16800 1.36746 11.3586 52.3247 65.0925 65.1506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 850 0.000512 2048 70 460 35200 3.46112 26.3157 104.282 134.104 134.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1480 3.2e-05 4096 70 3220 606400 96.2511 116.023 6628.02 3449.17 10289.6 10289.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 530 0.001024 1024 70 600 13600 0.70448 0.674272 7.15699 25.342 33.9513 34.0234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1580 3.2e-05 2048 190 1512 583168 85.4677 56.0987 1893.45 1677.23 3712.39 3712.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 960 6.4e-05 2048 120 4608 276480 43.7863 28.3095 2809.89 838.353 3720.47 3720.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1480 0.000512 4096 320 648 33920 6.6313 144.331 252.018 403.024 403.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1240 0.000256 2048 350 1368 61824 9.32858 7.10518 175.528 209.764 401.83 401.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1270 0.001024 2048 210 432 17152 1.37421 12.2242 52.4935 66.135 66.1943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 850 0.000512 2048 70 480 35648 3.48448 54.0525 104.952 162.534 162.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1480 3.2e-05 4096 70 3216 607680 96.0996 115.812 7007.11 3451.62 10670.8 10671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 530 0.001024 1024 70 600 14912 0.7184 0.710016 7.82662 26.3991 35.7293 35.8031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1580 3.2e-05 2048 190 1512 583360 85.7656 56.2132 2000.79 1676.23 3819.14 3819.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 960 6.4e-05 2048 120 4608 276480 43.9706 28.3491 2974.67 837.784 3884.91 3885.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1480 0.000512 4096 320 648 33920 6.61994 78.461 249.594 334.72 334.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1240 0.000256 2048 350 1368 61920 9.37629 7.05126 186.255 209.64 412.425 412.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1270 0.001024 2048 210 432 17160 1.37613 13.1052 52.5029 67.0263 67.0845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 850 0.000512 2048 70 480 35640 3.48979 30.1503 104.871 138.556 138.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1480 3.2e-05 4096 70 3216 607680 96.5041 116.071 7360.11 3445.2 11018.1 11018.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 530 0.001024 1024 70 600 14880 0.721376 0.694304 8.22294 26.2573 35.9674 36.0445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1580 3.2e-05 2048 190 1512 582912 85.5267 56.0661 1970.98 1677.08 3789.8 3789.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 960 6.4e-05 2048 120 4608 276096 43.8288 28.373 2923.61 838.242 3834.19 3834.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1480 0.000512 4096 320 648 33888 6.60726 77.4152 250.276 334.343 334.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1240 0.000256 2048 350 1368 61632 9.33718 7.02941 183.013 209.486 408.974 409.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1270 0.001024 2048 210 432 17136 1.37459 13.0289 52.4987 66.9453 67.0024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 850 0.000512 2048 70 480 35616 3.49069 29.8771 104.911 138.323 138.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1480 3.2e-05 4096 70 3216 607584 96.1741 115.953 7257.61 3451.43 10921.3 10921.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 530 0.001024 1024 70 600 14784 0.71872 0.692672 8.16621 26.2246 35.8761 35.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1580 3.2e-05 2048 190 1512 582144 85.4316 56.1684 1269.42 1676.25 3087.42 3087.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 960 6.4e-05 2048 120 4608 275712 43.8012 28.3197 1884.34 837.266 2793.87 2793.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1480 0.000512 4096 320 648 33792 6.61504 49.71 249.735 306.102 306.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1240 0.000256 2048 350 1368 61440 9.33427 7.09222 116.783 209.622 342.933 343.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1270 0.001024 2048 210 432 17088 1.36781 8.48829 52.4964 62.3961 62.4517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 850 0.000512 2048 70 480 35520 3.48144 19.1201 104.785 127.429 127.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1480 3.2e-05 4096 70 3216 607488 96.0082 115.83 4699.01 3447.71 8358.73 8358.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 530 0.001024 1024 70 600 14784 0.720576 0.694944 5.38794 26.29 33.1647 33.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1580 3.2e-05 2048 190 1512 582848 85.6241 56.2647 2276.76 1675.04 4093.84 4093.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 960 6.4e-05 2048 120 4608 276416 43.927 28.3346 3379.57 837.756 4289.72 4289.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1480 0.000512 4096 320 648 33880 6.61299 89.8596 249.956 346.472 346.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1240 0.000256 2048 350 1368 61600 9.35574 7.13667 212.454 209.335 438.381 438.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1270 0.001024 2048 210 432 17136 1.37651 15.1163 52.4738 69.0103 69.0669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 850 0.000512 2048 70 480 35616 3.48829 35.0212 104.841 143.396 143.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1480 3.2e-05 4096 70 3216 607600 96.301 116.049 8423.24 3446.91 12082.7 12082.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 530 0.001024 1024 70 600 14784 0.721024 0.693184 9.45632 26.1942 37.1432 37.2209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1580 3.2e-05 2048 190 1512 582400 85.4511 56.2934 1445.32 1674.84 3262.05 3262.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 960 6.4e-05 2048 120 4608 275968 43.8282 28.3576 2136.84 836.43 3045.6 3045.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1480 0.000512 4096 320 648 33824 6.61456 57.3327 250.859 314.85 314.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1240 0.000256 2048 350 1368 61376 9.34029 7.04355 133.644 209.552 359.681 359.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1270 0.001024 2048 210 432 17024 1.36602 9.64861 52.316 63.3726 63.4276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 850 0.000512 2048 70 480 35504 3.47546 22.2758 104.675 130.468 130.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1480 3.2e-05 4096 70 3216 607488 96.2076 115.967 5301.71 3444.12 8958.16 8958.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 530 0.001024 1024 70 600 14560 0.713632 0.68944 6.00627 26.1137 33.5946 33.6705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1580 3.2e-05 2048 190 1512 582656 85.4556 56.0257 2218.08 1676.86 4036.57 4036.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 960 6.4e-05 2048 120 4608 276480 43.7673 28.3128 3146.68 838.571 4057.47 4057.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1480 0.000512 4096 320 648 33856 6.61299 87.3726 250.114 344.143 344.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1240 0.000256 2048 350 1368 61440 9.30794 7.0144 204.744 209.206 430.373 430.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1270 0.001024 2048 210 432 17088 1.37184 14.6796 52.4145 68.508 68.5643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 850 0.000512 2048 70 480 35584 3.4816 34.0316 104.873 142.428 142.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1480 3.2e-05 4096 70 3216 607616 96.1075 115.871 8178.06 3458.74 11848.9 11849.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 530 0.001024 1024 70 600 14848 0.72208 0.697856 9.34176 26.3402 37.1728 37.2528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1580 3.2e-05 2048 190 1512 582656 85.3401 55.9943 1467.87 1675.66 3285.01 3285.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 960 6.4e-05 2048 120 4608 276480 43.7637 28.3586 2030.87 838.051 2941.18 2941.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1480 0.000512 4096 320 648 33792 6.61347 58.3503 249.563 314.574 314.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1240 0.000256 2048 350 1368 61440 9.32774 7.02022 135.578 209.193 361.224 361.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1270 0.001024 2048 210 432 17024 1.36445 9.8903 52.3677 63.667 63.7242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 850 0.000512 2048 70 480 35456 3.47507 22.8065 104.612 130.938 131.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1480 3.2e-05 4096 70 3216 607232 96.2135 115.871 5430.28 3445.23 9087.75 9087.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 530 0.001024 1024 70 600 14592 0.71648 0.69136 6.21171 26.0542 33.746 33.8227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1580 3.2e-05 2048 190 1512 582336 85.7416 56.2419 2416.09 1674.49 4232.7 4232.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 960 6.4e-05 2048 120 4608 275904 43.9539 28.3584 3595.33 837.497 4505.27 4505.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1480 0.000512 4096 320 648 33840 6.61075 95.0631 249.703 351.42 351.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1240 0.000256 2048 350 1368 61632 9.36544 7.10771 224.77 209.608 450.954 451.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1270 0.001024 2048 210 432 17064 1.36563 15.9963 52.3147 69.7203 69.7795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 850 0.000512 2048 70 480 35568 3.47923 37.0013 104.751 145.274 145.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1480 3.2e-05 4096 70 3216 607536 96.3379 116.081 8903.83 3447.95 12564.4 12564.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 530 0.001024 1024 70 600 14832 0.723264 0.694592 10.1653 26.2963 37.9518 38.0244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1580 3.2e-05 2048 190 1512 581760 85.4921 56.1237 1689.87 1675.21 3506.84 3506.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 960 6.4e-05 2048 120 4608 275328 43.8554 28.4454 2508.32 837.851 3418.61 3418.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1480 0.000512 4096 320 648 33696 6.58906 66.7013 249.13 322.466 322.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1240 0.000256 2048 350 1368 61056 9.33069 7.02237 156.232 209.092 381.775 381.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1270 0.001024 2048 210 432 16992 1.36432 11.3967 52.3366 65.1405 65.1967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 850 0.000512 2048 70 480 35424 3.47107 25.9879 104.585 134.087 134.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1480 3.2e-05 4096 70 3216 607392 96.1395 115.958 6218.13 3445.39 9875.78 9875.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 530 0.001024 1024 70 600 14688 0.718368 0.692288 7.14419 26.2104 34.8401 34.9143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1580 3.2e-05 2048 190 1512 583040 85.4172 56.0519 2303.26 1676.9 4121.76 4121.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 960 6.4e-05 2048 120 4608 276480 43.7856 28.4294 3425.79 838.603 4336.74 4336.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1480 0.000512 4096 320 648 33840 6.61312 90.2107 251.003 347.872 347.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1240 0.000256 2048 350 1368 61440 9.30138 7.01462 212.65 209.066 438.131 438.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1270 0.001024 2048 210 432 17120 1.37389 15.319 52.5418 69.2793 69.3349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 850 0.000512 2048 70 480 35600 3.4841 35.1826 104.959 143.671 143.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1480 3.2e-05 4096 70 3216 607520 96.11 115.957 8485.74 3458.76 12156.7 12156.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 530 0.001024 1024 70 600 14720 0.715936 0.692224 9.56954 26.2276 37.2765 37.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1580 3.2e-05 2048 190 1512 582400 85.2702 56.0017 1642.53 1676.88 3460.83 3460.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 960 6.4e-05 2048 120 4608 276480 43.6934 28.3039 2437.03 838.646 3347.82 3347.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1480 0.000512 4096 320 648 33760 6.61504 64.6844 249.696 321.04 321.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1240 0.000256 2048 350 1368 60800 9.28739 6.98624 151.439 208.378 376.192 376.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1270 0.001024 2048 210 432 16960 1.36602 11.0935 52.3137 64.814 64.8723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 850 0.000512 2048 70 480 35520 3.49149 25.3676 104.937 133.837 133.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1480 3.2e-05 4096 70 3216 607360 95.8539 115.826 6036.24 3447.24 9695.32 9695.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 530 0.001024 1024 70 600 14400 0.716256 0.692064 6.92806 26.1151 34.5215 34.5954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1580 3.2e-05 2048 190 1512 582144 85.3115 55.9975 2938.68 1676.22 4756.35 4756.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 960 6.4e-05 2048 120 4608 275712 43.7368 28.4713 4344.34 837.256 5253.95 5254.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1480 0.000512 4096 320 648 33792 6.62438 114.779 249.329 370.774 370.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1240 0.000256 2048 350 1368 61440 9.31731 7.08608 272.391 209.63 498.529 498.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1270 0.001024 2048 210 432 17088 1.37011 19.6661 52.4937 73.5733 73.6297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 850 0.000512 2048 70 480 35520 3.48205 44.7406 104.789 153.058 153.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1480 3.2e-05 4096 70 3216 607488 95.8733 115.848 10761.7 3447.69 14421.3 14421.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 530 0.001024 1024 70 600 14784 0.718848 0.697856 12.3859 26.2899 40.1631 40.2391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1580 3.2e-05 2048 190 1512 580608 85.4962 55.9391 1872.7 1674.22 3688.49 3688.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 960 6.4e-05 2048 120 4608 274944 43.9034 28.2767 2765.31 837.413 3675.04 3675.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1480 0.000512 4096 320 648 33600 6.59421 73.8392 250.256 330.734 330.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1240 0.000256 2048 350 1368 60672 9.30355 7.00211 173.497 208.819 398.726 398.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1270 0.001024 2048 210 432 16896 1.36179 12.5759 52.2322 66.2133 66.2691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 850 0.000512 2048 70 480 35328 3.47043 28.8068 104.514 136.833 136.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1480 3.2e-05 4096 70 3216 607488 96.0874 115.882 7010.34 3451.72 10674.2 10674.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 530 0.001024 1024 70 600 14592 0.720896 0.692352 8.05341 26.1588 35.6951 35.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1580 3.2e-05 2048 190 1512 583200 85.6689 56.2349 2887.41 1676.02 4705.48 4705.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 960 6.4e-05 2048 120 4608 276000 43.9717 28.3546 4277.17 837.059 5186.7 5186.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1480 0.000512 4096 320 648 33800 6.61299 113.466 247.182 367.304 367.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1240 0.000256 2048 350 1368 61600 9.39091 7.08595 268.808 209.591 494.975 495.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1270 0.001024 2048 210 432 17100 1.37523 19.2938 52.4944 73.2046 73.2644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 850 0.000512 2048 70 480 35500 3.47546 44.1099 104.659 152.289 152.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1480 3.2e-05 4096 70 3216 607400 96.6713 116.232 10630.3 3445.65 14289 14289.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 530 0.001024 1024 70 600 14800 0.722752 0.695232 12.2224 26.2919 40.0038 40.0798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1580 3.2e-05 2048 190 1512 582400 85.5533 56.1026 1959.88 1673.69 3775.36 3775.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 960 6.4e-05 2048 120 4608 275200 44.0074 28.3615 2890.01 837.209 3799.73 3799.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1480 0.000512 4096 320 648 33600 6.59213 77.1628 248.71 332.507 332.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1240 0.000256 2048 350 1368 60800 9.34387 7.12672 180.107 208.728 405.407 405.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1270 0.001024 2048 210 432 17000 1.37555 13.1587 52.4876 67.0655 67.1231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 850 0.000512 2048 70 480 35400 3.4775 30.2469 104.643 138.415 138.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1480 3.2e-05 4096 70 3216 607200 96.3868 116.161 7204.15 3446.98 10863.8 10864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 530 0.001024 1024 70 600 14400 0.718848 0.6928 8.28592 26.1468 35.9175 35.9942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1580 3.2e-05 2048 190 1512 582400 85.4208 56.1433 2828.64 1676.25 4646.59 4646.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 960 6.4e-05 2048 120 4608 275968 43.8431 28.3158 4205.16 837.123 5114.59 5114.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1480 0.000512 4096 320 648 33824 6.61469 111.555 249.543 367.757 367.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1240 0.000256 2048 350 1368 61376 9.33658 7.08432 262.926 209.618 489.065 489.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1270 0.001024 2048 210 432 17024 1.36589 18.898 52.3558 72.6626 72.7183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 850 0.000512 2048 70 480 35504 3.4833 43.3444 104.764 151.634 151.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1480 3.2e-05 4096 70 3216 607488 96.217 115.978 10440.5 3446.76 14099.6 14099.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 530 0.001024 1024 70 600 14560 0.716192 0.690688 11.6732 26.1344 39.2841 39.3601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1580 3.2e-05 2048 190 1512 580608 85.4022 55.9182 1868.52 1673.09 3683.08 3683.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 960 6.4e-05 2048 120 4608 275968 43.7282 28.3464 2772.07 836.908 3681.19 3681.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1480 0.000512 4096 320 648 33600 6.59267 73.4116 248.86 328.909 328.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1240 0.000256 2048 350 1368 60032 9.24598 6.95664 170.207 207.385 393.899 394.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1270 0.001024 2048 210 432 16800 1.35952 12.2904 52.0253 65.7167 65.7738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 850 0.000512 2048 70 480 35392 3.47904 28.7562 104.696 136.975 137.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1480 3.2e-05 4096 70 3216 607040 95.9612 115.88 6876.21 3445.84 10534 10534.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 530 0.001024 1024 70 600 14336 0.72032 0.696128 7.66675 26.2716 35.4277 35.5051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1580 3.2e-05 2048 190 1512 581760 85.6354 56.104 2743.38 1673.89 4559.15 4559.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 960 6.4e-05 2048 120 4608 275520 43.953 28.4197 4068.27 837.156 4977.94 4978.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1480 0.000512 4096 320 648 33840 6.63078 107.913 250.66 365.248 365.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1240 0.000256 2048 350 1368 61440 9.33741 7.02669 254.88 208.996 480.341 480.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1270 0.001024 2048 210 432 17040 1.36957 18.2713 52.3894 72.0729 72.1284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 850 0.000512 2048 70 480 35520 3.47341 42.1935 104.763 150.475 150.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1480 3.2e-05 4096 70 3216 607440 96.3083 116.08 10071.8 3444.82 13729.2 13729.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 530 0.001024 1024 70 600 14640 0.718848 0.689632 11.3801 26.0443 38.9042 38.9775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1580 3.2e-05 2048 190 1512 581760 85.4455 56.0774 1773.05 1674.2 3588.91 3589.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 960 6.4e-05 2048 120 4608 274560 43.8199 28.3402 2608.79 834.794 3515.88 3516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1480 0.000512 4096 320 648 33600 6.59408 69.3108 248.579 324.527 324.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1240 0.000256 2048 350 1368 61440 9.32784 7.03856 164.885 209.3 390.655 390.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1270 0.001024 2048 210 432 16800 1.35987 11.7895 52.064 65.2543 65.3142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 850 0.000512 2048 70 480 35280 3.4647 27.2029 104.43 135.141 135.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1480 3.2e-05 4096 70 3216 607200 96.1687 116.029 6492.11 3455.64 10160.1 10160.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 530 0.001024 1024 70 600 14400 0.720896 0.692096 7.42966 26.2013 35.1121 35.1896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1580 3.2e-05 2048 190 1512 582656 85.3556 56.1813 2628.46 1677.19 4447.33 4447.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 960 6.4e-05 2048 120 4608 276480 43.7545 28.2927 3898.53 838.812 4809.53 4809.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1480 0.000512 4096 320 648 33792 6.61216 102.979 249.754 359.389 359.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1240 0.000256 2048 350 1368 61440 9.31418 7.02874 243.86 209.387 469.694 469.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1270 0.001024 2048 210 432 17024 1.36602 17.5827 52.4215 71.4159 71.4724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 850 0.000512 2048 70 480 35456 3.47146 40.1797 104.712 148.409 148.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1480 3.2e-05 4096 70 3216 607232 96.1863 115.865 9629.75 3453.07 13295 13295.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 530 0.001024 1024 70 600 14592 0.716864 0.691552 10.8483 26.0798 38.4096 38.4856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1580 3.2e-05 2048 190 1512 581632 85.4729 55.9923 1766.64 1677.54 3585.78 3585.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 960 6.4e-05 2048 120 4608 274432 43.7982 28.3949 2611.82 836.427 3520.58 3520.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1480 0.000512 4096 320 648 33536 6.59642 69.5489 248.688 324.876 324.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1240 0.000256 2048 350 1368 61440 9.32211 7.03078 165.211 209.732 391.396 391.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1270 0.001024 2048 210 432 16896 1.36694 11.8456 52.4186 65.674 65.7299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 850 0.000512 2048 70 480 35328 3.47149 27.0858 104.716 135.317 135.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1480 3.2e-05 4096 70 3216 607232 96.0261 115.894 6561.73 3449.83 10223.6 10223.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 530 0.001024 1024 70 600 14336 0.714752 0.690176 7.23325 25.9091 34.6174 34.6933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1580 3.2e-05 2048 190 1525 582912 85.4763 56.0057 2169.99 1677.43 3989.04 3989.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 960 6.4e-05 2048 120 4625 276480 43.7519 28.3227 3187.67 838.458 4098.34 4098.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1480 0.000512 4096 320 650 33920 6.62118 162.857 251.31 420.834 420.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1240 0.000256 2048 350 1375 61696 9.34656 7.05126 199.795 209.8 426.095 426.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1270 0.001024 2048 210 425 17184 1.37584 13.7873 52.485 67.6938 67.7519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 850 0.000512 2048 70 475 35680 3.48147 59.4801 104.95 167.957 168.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1480 3.2e-05 4096 70 3225 607744 95.9968 115.819 7890.56 3458.48 11561 11561.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 530 0.001024 1024 70 600 14848 0.720128 0.694528 8.8393 26.2938 36.6181 36.6961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1580 3.2e-05 2048 190 1525 583040 85.8313 56.1521 1950.65 1676.37 3769.13 3769.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 960 6.4e-05 2048 120 4625 276480 44.0075 28.357 2870.04 837.763 3780.31 3780.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1480 0.000512 4096 320 650 33880 6.61504 75.6511 251.89 334.2 334.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1240 0.000256 2048 350 1375 61760 9.39549 7.08042 180.007 209.634 406.219 406.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1270 0.001024 2048 210 425 17200 1.37418 12.413 52.5049 66.3335 66.3881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 850 0.000512 2048 70 475 35640 3.47546 28.5267 104.783 136.831 136.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1480 3.2e-05 4096 70 3225 607760 96.4889 116.068 7093.27 3449.98 10756 10756.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 530 0.001024 1024 70 600 14880 0.722816 0.694368 7.93939 26.2564 35.6868 35.7622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1580 3.2e-05 2048 190 1525 582400 85.668 56.0986 1260.47 1675.45 3077.84 3077.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 960 6.4e-05 2048 120 4625 276480 43.8329 28.4897 1849.43 837.871 2759.76 2759.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1480 0.000512 4096 320 650 33840 6.61702 138.037 250.482 395.178 395.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1240 0.000256 2048 350 1375 61440 9.30707 7.01763 115.464 208.885 340.776 340.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1270 0.001024 2048 210 425 17120 1.36656 8.11206 52.3939 61.9143 61.9729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 850 0.000512 2048 70 475 35600 3.4711 18.7148 104.772 127.001 127.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1480 3.2e-05 4096 70 3225 607520 96.1836 115.96 4578.38 3444.79 8235.47 8235.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 530 0.001024 1024 70 600 14720 0.718848 0.693728 5.18803 26.2026 32.8776 32.9523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1580 3.2e-05 2048 190 1525 582528 85.6029 56.1172 2072.04 1675.76 3889.67 3889.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 960 6.4e-05 2048 120 4625 276480 43.8122 28.3102 3053.21 837.461 3962.93 3963.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1480 0.000512 4096 320 650 33888 6.62557 80.8287 250.478 337.976 338.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1240 0.000256 2048 350 1375 61632 9.33507 7.0488 191.515 209.314 417.314 417.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1270 0.001024 2048 210 425 17184 1.37808 13.2642 52.4828 67.1672 67.2276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 850 0.000512 2048 70 475 35664 3.4857 30.45 104.858 138.836 138.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1480 3.2e-05 4096 70 3225 607680 96.1512 115.939 7564.58 3444.21 11221 11221.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 530 0.001024 1024 70 600 14784 0.719232 0.694528 8.42547 26.2003 36.1087 36.1879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1580 3.2e-05 2048 190 1525 582144 85.4533 56.0128 1341.21 1676.04 3158.86 3158.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 960 6.4e-05 2048 120 4625 275712 43.7742 28.2813 1967.55 837.177 2876.92 2877.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1480 0.000512 4096 320 650 33792 6.60992 51.8823 250.148 308.685 308.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1240 0.000256 2048 350 1375 61440 9.32451 7.04122 123.549 209.605 349.625 349.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1270 0.001024 2048 210 425 17088 1.37011 8.68051 52.3944 62.4874 62.5462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 850 0.000512 2048 70 475 35616 3.4857 19.8326 104.937 128.301 128.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1480 3.2e-05 4096 70 3225 607488 95.9718 115.865 4895.66 3447.49 8555.15 8555.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 530 0.001024 1024 70 600 14784 0.720896 0.701536 5.61171 26.2898 33.3944 33.4732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1580 3.2e-05 2048 190 1525 582400 85.7681 56.2156 2213.02 1675.3 4030.45 4030.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 960 6.4e-05 2048 120 4625 276416 43.9139 28.4143 3265.59 837.797 4175.85 4175.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1480 0.000512 4096 320 650 33880 6.61578 87.0728 250.511 344.245 344.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1240 0.000256 2048 350 1375 61600 9.34749 7.06806 204.808 209.37 430.698 430.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1270 0.001024 2048 210 425 17136 1.36566 14.3153 52.3802 68.1037 68.1604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 850 0.000512 2048 70 475 35616 3.47242 33.3304 104.774 141.616 141.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1480 3.2e-05 4096 70 3225 607600 96.3183 116.064 8098.75 3447.49 11758.8 11758.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 530 0.001024 1024 70 600 14784 0.71936 0.694272 9.11923 26.1976 36.8026 36.8786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1580 3.2e-05 2048 190 1525 582400 85.4567 56.0804 1410.34 1676.78 3228.81 3228.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 960 6.4e-05 2048 120 4625 275968 43.863 28.3629 2059.21 837.39 2968.96 2969.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1480 0.000512 4096 320 650 33824 6.62979 55.4762 250.387 312.537 312.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1240 0.000256 2048 350 1375 61376 9.33395 7.04144 128.982 209.692 355.152 355.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1270 0.001024 2048 210 425 17024 1.36422 9.01498 52.2711 62.6926 62.7509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 850 0.000512 2048 70 475 35504 3.46941 21.2378 104.706 129.456 129.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1480 3.2e-05 4096 70 3225 607488 96.2638 115.976 5106.04 3447.9 8766.33 8766.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 530 0.001024 1024 70 600 14560 0.715872 0.693792 5.79379 26.1415 33.4165 33.4919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1580 3.2e-05 2048 190 1525 582656 85.4401 56.1196 2317.72 1675.46 4134.89 4135.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 960 6.4e-05 2048 120 4625 276480 43.7688 28.2971 3326.17 837.876 4236.26 4236.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1480 0.000512 4096 320 650 33856 6.61274 90.0014 250.438 347.097 347.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1240 0.000256 2048 350 1375 61440 9.30224 7.02259 212.249 209.019 437.694 437.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1270 0.001024 2048 210 425 17152 1.37216 14.8711 52.4389 68.7268 68.7841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 850 0.000512 2048 70 475 35648 3.48512 34.6155 104.863 143.006 143.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1480 3.2e-05 4096 70 3225 607616 96.1244 115.87 8412.09 3448.68 12072.9 12073.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 530 0.001024 1024 70 600 14848 0.721088 0.69632 9.57014 26.317 37.3761 37.4512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1580 3.2e-05 2048 190 1525 582656 85.3772 56.0381 1541.39 1675.84 3358.78 3358.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 960 6.4e-05 2048 120 4625 276480 43.7491 28.3175 2129.01 838.12 3039.34 3039.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1480 0.000512 4096 320 650 33792 6.61693 60.414 250.077 317.151 317.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1240 0.000256 2048 350 1375 61440 9.32739 7.03613 140.995 209.212 366.667 366.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1270 0.001024 2048 210 425 17024 1.36298 10.0594 52.2686 63.7332 63.7892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 850 0.000512 2048 70 475 35584 3.4801 23.1988 104.874 131.595 131.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1480 3.2e-05 4096 70 3225 607232 96.1927 115.858 5604.43 3447.44 9264.08 9264.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 530 0.001024 1024 70 600 14592 0.715936 0.692224 6.43328 26.0565 33.9663 34.0431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1580 3.2e-05 2048 190 1525 582336 85.6972 56.1163 2444.03 1674.74 4260.74 4260.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 960 6.4e-05 2048 120 4625 276480 43.925 28.3592 3612.42 837.514 4522.36 4522.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1480 0.000512 4096 320 650 33840 6.62125 94.9719 249.893 351.532 351.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1240 0.000256 2048 350 1375 61632 9.37533 7.10442 225.621 209.64 451.841 451.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1270 0.001024 2048 210 425 17136 1.37011 15.8003 52.417 69.629 69.6873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 850 0.000512 2048 70 475 35640 3.48381 36.5404 104.864 144.932 144.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1480 3.2e-05 4096 70 3225 607536 96.3514 116.097 8904.11 3444.72 12561.4 12561.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 530 0.001024 1024 70 600 14832 0.722784 0.694336 10.1765 26.3045 37.969 38.0458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1580 3.2e-05 2048 190 1525 581760 85.498 56.0362 1746.58 1676.36 3564.61 3564.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 960 6.4e-05 2048 120 4625 276480 43.7557 28.3646 2583.32 838.433 3494.01 3494.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1480 0.000512 4096 320 650 33696 6.61094 68.3581 250.791 325.804 325.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1240 0.000256 2048 350 1375 61056 9.32214 7.03488 160.411 209.958 386.829 386.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1270 0.001024 2048 210 425 16992 1.36755 11.38 52.2727 65.0612 65.1182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 850 0.000512 2048 70 475 35568 3.48234 26.4786 104.95 134.955 135.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1480 3.2e-05 4096 70 3225 607392 96.094 115.971 6346.2 3451.98 10010.4 10010.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 530 0.001024 1024 70 600 14688 0.719456 0.692224 7.27878 26.225 34.9881 35.0646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1580 3.2e-05 2048 190 1525 582400 85.5248 56.1234 2383.43 1676.85 4202.08 4202.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 960 6.4e-05 2048 120 4625 276480 43.8044 28.3558 3506.11 838.595 4417 4417.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1480 0.000512 4096 320 650 33840 6.61203 92.5383 250.434 349.627 349.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1240 0.000256 2048 350 1375 61440 9.30003 7.04717 218.621 209.068 444.138 444.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1270 0.001024 2048 210 425 17120 1.36829 15.4522 52.4402 69.3103 69.3697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 850 0.000512 2048 70 475 35600 3.47546 35.7008 104.864 144.083 144.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1480 3.2e-05 4096 70 3225 607520 96.0955 115.969 8656.8 3452.43 12321.4 12321.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 530 0.001024 1024 70 600 14720 0.717408 0.694272 9.81187 26.2281 37.5223 37.5984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1580 3.2e-05 2048 190 1525 582400 85.281 56.0605 1673.08 1677.08 3491.65 3491.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 960 6.4e-05 2048 120 4625 276480 43.7146 28.2956 2450.62 838.803 3361.57 3361.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1480 0.000512 4096 320 650 33760 6.61709 65.1108 250.196 321.967 322.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1240 0.000256 2048 350 1375 60800 9.26957 6.98368 152.689 208.417 377.463 377.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1270 0.001024 2048 210 425 16960 1.36413 10.8955 52.2222 64.5275 64.5847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 850 0.000512 2048 70 475 35520 3.47328 25.2887 104.862 133.67 133.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1480 3.2e-05 4096 70 3225 607360 95.8386 115.822 6064.39 3447.63 9723.84 9724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 530 0.001024 1024 70 600 14400 0.715264 0.692224 6.87312 26.1179 34.4681 34.5432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1580 3.2e-05 2048 190 1525 582144 85.2564 55.9769 2888.83 1676.24 4706.45 4706.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 960 6.4e-05 2048 120 4625 275712 43.7581 28.2706 4227 837.249 5136.42 5136.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1480 0.000512 4096 320 650 33792 6.61078 112.749 249.801 369.204 369.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1240 0.000256 2048 350 1375 61440 9.3159 7.09014 265.856 209.619 491.987 492.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1270 0.001024 2048 210 425 17088 1.36595 18.69 52.4002 72.4985 72.5524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 850 0.000512 2048 70 475 35616 3.48768 43.2891 104.95 151.77 151.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1480 3.2e-05 4096 70 3225 607488 95.8728 115.846 10509.1 3447.66 14168.7 14168.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 530 0.001024 1024 70 600 14784 0.718976 0.699392 12.108 26.2984 39.8946 39.9676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1580 3.2e-05 2048 190 1525 580608 85.4762 55.9336 1940.07 1674.61 3756.23 3756.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 960 6.4e-05 2048 120 4625 274944 43.8979 28.3036 2830.03 837.607 3739.98 3740.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1480 0.000512 4096 320 650 33600 6.59075 75.75 249.365 331.749 331.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1240 0.000256 2048 350 1375 60672 9.30355 7.01194 177.574 208.871 402.863 402.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1270 0.001024 2048 210 425 16896 1.36237 12.4868 52.1461 66.0389 66.0968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 850 0.000512 2048 70 475 35520 3.4857 29.1691 104.969 137.665 137.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1480 3.2e-05 4096 70 3225 607488 96.0761 115.905 7087 3452.3 10751.4 10751.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 530 0.001024 1024 70 600 14592 0.716832 0.691808 8.15082 26.1644 35.7931 35.8671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1580 3.2e-05 2048 190 1525 582400 85.7851 56.1869 2887.74 1675.53 4705.39 4705.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 960 6.4e-05 2048 120 4625 276000 43.9869 28.3546 4243.51 836.928 5152.92 5153.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1480 0.000512 4096 320 650 33800 6.61501 112.971 248.67 368.3 368.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1240 0.000256 2048 350 1375 61600 9.37984 7.05786 267.065 212.825 496.432 496.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1270 0.001024 2048 210 425 17100 1.368 18.6731 52.3834 72.4653 72.5233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 850 0.000512 2048 70 475 35600 3.48826 43.2515 104.805 151.59 151.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1480 3.2e-05 4096 70 3225 607600 96.5357 116.186 10578.3 3445.85 14237 14237.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 530 0.001024 1024 70 600 14800 0.723968 0.69632 12.1642 26.28 39.931 40.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1580 3.2e-05 2048 190 1525 580800 85.8236 56.0862 1938.46 1675.2 3755.73 3755.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 960 6.4e-05 2048 120 4625 275200 44.0065 28.3689 2834.39 837.912 3744.81 3744.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1480 0.000512 4096 320 650 33600 6.59078 75.6265 249.428 331.694 331.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1240 0.000256 2048 350 1375 60800 9.34365 7.04528 176.78 208.915 402.183 402.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1270 0.001024 2048 210 425 17000 1.36675 12.8244 52.4272 66.662 66.7188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 850 0.000512 2048 70 475 35400 3.46579 28.9372 104.853 137.302 137.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1480 3.2e-05 4096 70 3225 607600 96.3526 116.114 7083.25 3447.92 10743.8 10743.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 530 0.001024 1024 70 600 14400 0.720288 0.690336 8.14339 26.1691 35.7944 35.8651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1580 3.2e-05 2048 190 1525 582400 85.4232 56.1219 2806.82 1691.77 4640.27 4640.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 960 6.4e-05 2048 120 4625 275968 43.8187 28.3085 4123.8 844.786 5040.85 5040.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1480 0.000512 4096 320 650 33824 6.62128 109.122 252.983 368.768 368.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1240 0.000256 2048 350 1375 61376 9.33971 7.0761 258.132 211.542 486.188 486.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1270 0.001024 2048 210 425 17024 1.36602 18.178 52.7338 72.3195 72.3779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 850 0.000512 2048 70 475 35504 3.46502 41.9373 105.632 151.076 151.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1480 3.2e-05 4096 70 3225 607488 96.1619 115.989 10188.9 3478.41 13879.6 13879.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 530 0.001024 1024 70 600 14560 0.71648 0.692224 11.3968 26.3744 39.2485 39.3257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1580 3.2e-05 2048 190 1525 580608 85.4307 56.1286 1841.55 1674.21 3657.46 3657.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 960 6.4e-05 2048 120 4625 275968 43.7451 28.3134 2697.68 837.454 3607.33 3607.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1480 0.000512 4096 320 650 33600 6.59661 71.4256 249.473 327.539 327.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1240 0.000256 2048 350 1375 60032 9.25078 6.95098 165.676 208.218 390.196 390.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1270 0.001024 2048 210 425 16800 1.35578 11.7518 51.9558 65.1061 65.1612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 850 0.000512 2048 70 475 35392 3.46787 27.7094 104.674 135.894 135.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1480 3.2e-05 4096 70 3225 607040 95.933 115.877 6657.35 3452.42 10321.7 10321.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 530 0.001024 1024 70 600 14336 0.719968 0.69568 7.44 26.2878 35.2126 35.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1580 3.2e-05 2048 190 1525 581760 85.6482 56.0565 2719.07 1674.11 4535.03 4535.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 960 6.4e-05 2048 120 4625 275520 43.9745 28.5476 3981.69 837.272 4891.62 4891.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1480 0.000512 4096 320 650 33720 6.60816 105.466 249.492 361.612 361.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1240 0.000256 2048 350 1375 61440 9.34797 7.02666 250.521 209.031 476.027 476.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1270 0.001024 2048 210 425 17040 1.36438 17.6274 52.2916 71.3282 71.3863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 850 0.000512 2048 70 475 35520 3.47514 40.6165 104.702 148.839 148.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1480 3.2e-05 4096 70 3225 607440 96.3299 116.082 9851.5 3455.96 13520 13520.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 530 0.001024 1024 70 600 14640 0.719168 0.68992 11.2988 26.0495 38.8277 38.9016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1580 3.2e-05 2048 190 1525 581760 85.4353 56.1599 1802.45 1675.74 3619.93 3620.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 960 6.4e-05 2048 120 4625 274560 43.8514 28.2953 2634.14 835.686 3542.12 3542.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1480 0.000512 4096 320 650 33600 6.6167 70.0416 249.258 325.96 326.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1240 0.000256 2048 350 1375 61440 9.33395 7.07584 166.999 209.519 393.031 393.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1270 0.001024 2048 210 425 16800 1.35814 11.7289 53.2438 66.3752 66.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 850 0.000512 2048 70 475 35280 3.46294 27.1582 104.446 135.111 135.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1480 3.2e-05 4096 70 3225 607200 96.1817 115.998 6574.23 3453.55 10240.1 10240.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 530 0.001024 1024 70 600 14400 0.717632 0.694336 7.44934 26.2285 35.1629 35.2423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1580 3.2e-05 2048 190 1525 582656 85.3782 56.0774 2599.59 1677.3 4418.5 4418.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 960 6.4e-05 2048 120 4625 276480 43.7543 28.3094 3806.21 838.827 4717.24 4717.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1480 0.000512 4096 320 650 33792 6.61722 100.539 251.274 358.475 358.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1240 0.000256 2048 350 1375 61440 9.33414 7.01875 238.293 209.387 464.134 464.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1270 0.001024 2048 210 425 17024 1.36192 16.8877 52.3135 70.6044 70.6616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 850 0.000512 2048 70 475 35584 3.48774 38.7564 104.957 147.247 147.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1480 3.2e-05 4096 70 3225 607232 96.2122 115.854 9421.49 3453.06 13086.8 13086.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 530 0.001024 1024 70 600 14592 0.714752 0.692224 10.7524 26.0767 38.3062 38.3795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1580 3.2e-05 2048 190 1525 581632 85.4551 56.0595 1835.63 1675.94 3653.23 3653.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 960 6.4e-05 2048 120 4625 274432 43.8125 28.2956 2686.88 835.605 3594.74 3594.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1480 0.000512 4096 320 650 33536 6.59389 71.7414 248.975 327.353 327.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1240 0.000256 2048 350 1375 61440 9.33136 7.03427 169.75 209.532 395.745 395.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1270 0.001024 2048 210 425 16896 1.36467 11.9369 52.2642 65.6065 65.6639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 850 0.000512 2048 70 475 35328 3.45914 27.4125 104.519 135.435 135.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1480 3.2e-05 4096 70 3225 607232 96.0112 115.899 6755.3 3446.68 10414 10414.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 530 0.001024 1024 70 600 14336 0.713952 0.684416 7.3239 25.8808 34.6734 34.7505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1580 3.2e-05 2048 190 1504 582656 85.5447 56.1122 1878.85 1677.43 3698.09 3698.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 960 6.4e-05 2048 120 4608 276224 43.7955 28.3546 2785.63 838.463 3696.38 3696.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1480 0.000512 4096 320 640 33984 6.62762 134.528 250.346 391.547 391.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1240 0.000256 2048 350 1376 61184 9.34006 7.06131 175.614 209.796 401.918 402.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1270 0.001024 2048 210 416 17248 1.37635 11.9295 52.5251 65.8733 65.9314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 850 0.000512 2048 70 480 35648 3.49165 28.5195 104.959 137.014 137.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1480 3.2e-05 4096 70 3232 607552 96.0877 115.862 6938.32 3448.71 10599.1 10599.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 530 0.001024 1024 70 608 15040 0.718848 0.694144 7.87386 26.2934 35.6512 35.7274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1580 3.2e-05 2048 190 1504 582144 85.7714 56.126 1503.47 1676.83 3322.34 3322.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 960 6.4e-05 2048 120 4608 275968 43.8593 28.2871 1789.93 838.632 2700.84 2700.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1480 0.000512 4096 320 640 33920 6.62077 132.889 250.132 389.684 389.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1240 0.000256 2048 350 1376 60928 9.32054 7.02768 112.018 209.198 337.665 337.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1270 0.001024 2048 210 416 17216 1.37011 7.79533 52.5224 61.7311 61.7883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 850 0.000512 2048 70 480 35584 3.48365 50.6565 104.87 159.054 159.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1480 3.2e-05 4096 70 3232 607488 96.2171 115.861 4476.06 3454.15 8142.45 8142.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 530 0.001024 1024 70 608 14976 0.723328 0.696512 13.2917 26.3424 41.1283 41.2025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1580 3.2e-05 2048 190 1504 582720 85.8832 56.1423 1917 1676.2 3735.38 3735.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 960 6.4e-05 2048 120 4608 276160 44.0107 28.3525 2847.03 837.791 3757.32 3757.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1480 0.000512 4096 320 640 33960 6.60605 74.7868 250.178 331.615 331.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1240 0.000256 2048 350 1376 61120 9.39565 7.06774 179.42 209.644 405.631 405.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1270 0.001024 2048 210 416 17240 1.37418 12.2225 52.4817 66.1213 66.1777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 850 0.000512 2048 70 480 35640 3.49219 28.9034 104.87 137.31 137.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1480 3.2e-05 4096 70 3232 607520 96.5705 116.131 7117.19 3446.12 10776.2 10776.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 530 0.001024 1024 70 608 15040 0.720896 0.694272 8.02806 26.2594 35.7725 35.8502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1580 3.2e-05 2048 190 1504 582400 85.5812 56.0968 1236.62 1675.25 3053.7 3053.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 960 6.4e-05 2048 120 4608 275840 43.8923 28.3123 1831.4 837.761 2741.5 2741.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1480 0.000512 4096 320 640 33920 6.61094 139.085 251.161 396.902 396.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1240 0.000256 2048 350 1376 60800 9.31923 7.19667 114.765 208.862 340.244 340.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1270 0.001024 2048 210 416 17200 1.37075 8.00138 52.4736 61.8879 61.9453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 850 0.000512 2048 70 480 35600 3.49072 18.7332 104.85 127.118 127.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1480 3.2e-05 4096 70 3232 607360 96.2634 116.003 4592.41 3446.6 8251.43 8251.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 530 0.001024 1024 70 608 14880 0.72016 0.691424 5.2455 26.1987 32.9275 33.0035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1580 3.2e-05 2048 190 1504 582528 85.578 56.066 2076.96 1677.11 3895.86 3895.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 960 6.4e-05 2048 120 4608 276096 43.8047 28.3083 3086.62 838.292 3997.17 3997.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1480 0.000512 4096 320 640 33984 6.6223 80.677 251.345 338.688 338.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1240 0.000256 2048 350 1376 61056 9.34502 7.05837 194.085 209.494 420.085 420.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1270 0.001024 2048 210 416 17232 1.38035 13.3468 52.5212 67.2931 67.3493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 850 0.000512 2048 70 480 35616 3.48864 31.5645 104.914 140.012 140.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1480 3.2e-05 4096 70 3232 607488 96.0881 115.929 7693.95 3452.67 11358.8 11358.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 530 0.001024 1024 70 608 14976 0.719104 0.694272 8.7087 26.2246 36.4175 36.4932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1580 3.2e-05 2048 190 1504 582144 85.3355 56.0178 1332.67 1674.83 3148.99 3149.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 960 6.4e-05 2048 120 4608 275712 43.7569 28.3092 1969.12 836.561 2877.88 2878.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1480 0.000512 4096 320 640 33888 6.61914 51.5195 249.336 307.517 307.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1240 0.000256 2048 350 1376 61056 9.32522 7.03408 124.794 209.452 350.708 350.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1270 0.001024 2048 210 416 17184 1.37011 8.72858 52.4821 62.6223 62.6794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 850 0.000512 2048 70 480 35520 3.48083 20.351 104.7 128.573 128.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1480 3.2e-05 4096 70 3232 607296 95.9732 115.881 4901.53 3451.26 8564.8 8564.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 530 0.001024 1024 70 608 14976 0.720288 0.698368 5.80813 26.2707 33.5701 33.6483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1580 3.2e-05 2048 190 1504 581952 85.8898 56.1578 2042.97 1676.49 3861.66 3861.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 960 6.4e-05 2048 120 4608 275968 43.9989 28.3993 3025.09 838.819 3936.46 3936.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1480 0.000512 4096 320 640 33936 6.61558 79.6385 250.206 336.504 336.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1240 0.000256 2048 350 1376 60928 9.37594 7.05792 190.106 209.521 416.162 416.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1270 0.001024 2048 210 416 17192 1.37213 13.0984 52.4371 66.9522 67.0085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 850 0.000512 2048 70 480 35616 3.48912 31.3406 104.939 139.812 139.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1480 3.2e-05 4096 70 3232 607376 96.3775 116.089 7529.2 3448.73 11190.6 11190.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 530 0.001024 1024 70 608 14896 0.72128 0.695872 8.60509 26.2172 36.3145 36.3885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1580 3.2e-05 2048 190 1504 581504 85.6471 56.2129 1309.02 1675.17 3126.2 3126.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 960 6.4e-05 2048 120 4608 275072 43.9282 28.314 1931.56 836.589 2840.53 2840.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1480 0.000512 4096 320 640 33824 6.61299 51.4418 249.416 307.513 307.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1240 0.000256 2048 350 1376 60928 9.34912 7.03952 122.18 209.627 348.297 348.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1270 0.001024 2048 210 416 17136 1.36602 8.56397 52.394 62.3644 62.4226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 850 0.000512 2048 70 480 35504 3.47613 20.1298 104.696 128.345 128.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1480 3.2e-05 4096 70 3232 607264 96.3391 116.031 4839.14 3445.92 8497.59 8497.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 530 0.001024 1024 70 608 14784 0.715456 0.690272 5.59315 26.1161 33.1892 33.2663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1580 3.2e-05 2048 190 1504 580608 85.7928 56.0972 1072.63 1674.17 2888.83 2888.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 960 6.4e-05 2048 120 4608 275520 43.9724 28.3382 1588.47 837.36 2498.27 2498.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1480 0.000512 4096 320 640 33768 6.61094 42.9015 248.63 298.185 298.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1240 0.000256 2048 350 1376 60480 9.40582 7.14048 99.6869 209.787 326.12 326.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1270 0.001024 2048 210 416 16968 1.36064 7.07994 52.1287 60.614 60.6697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 850 0.000512 2048 70 480 35448 3.47798 16.8468 104.774 125.143 125.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1480 3.2e-05 4096 70 3232 607152 96.5949 116.158 3984.15 3453.68 7650.74 7650.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 530 0.001024 1024 70 608 14448 0.719232 0.688416 4.77216 26.0635 32.3135 32.3871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1580 3.2e-05 2048 190 1504 582144 85.5171 55.9841 2082.79 1677 3901.44 3901.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 960 6.4e-05 2048 120 4608 275968 43.8721 28.54 2978.1 838.651 3889.3 3889.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1480 0.000512 4096 320 640 33920 6.61299 81.281 250.209 338.146 338.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1240 0.000256 2048 350 1376 60928 9.31142 7.01677 192.811 209.214 418.453 418.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1270 0.001024 2048 210 416 17216 1.37421 13.3663 52.5307 67.3123 67.3687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 850 0.000512 2048 70 480 35584 3.47818 31.814 104.886 140.223 140.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1480 3.2e-05 4096 70 3232 607488 96.1573 115.88 7731.79 3451.43 11395.4 11395.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 530 0.001024 1024 70 608 14976 0.720896 0.697728 8.86819 26.339 36.6974 36.7718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1580 3.2e-05 2048 190 1504 581632 85.5483 56.0841 1405.7 1675.59 3223.07 3223.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 960 6.4e-05 2048 120 4608 275456 43.8703 28.3502 1923.14 838.008 2833.51 2833.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1480 0.000512 4096 320 640 33792 6.60685 54.8291 249.547 311.027 311.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1240 0.000256 2048 350 1376 60928 9.33126 7.02074 129.821 209.194 355.468 355.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1270 0.001024 2048 210 416 17152 1.37066 9.05667 53.8731 64.3443 64.4008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 850 0.000512 2048 70 480 35456 3.46931 21.7704 104.612 129.894 129.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1480 3.2e-05 4096 70 3232 607232 96.1732 115.876 5247.2 3451.81 8911.21 8911.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 530 0.001024 1024 70 608 14592 0.7168 0.692224 5.95488 26.0545 33.4882 33.5623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1580 3.2e-05 2048 190 1504 580608 85.4926 55.9892 1157.84 1674.45 2973.91 2974.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 960 6.4e-05 2048 120 4608 274944 43.8941 28.338 1597.61 837.511 2507.48 2507.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1480 0.000512 4096 320 640 33792 6.61315 45.7953 249.544 301.995 302.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1240 0.000256 2048 350 1376 60672 9.30422 7.00826 107.366 208.848 332.631 332.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1270 0.001024 2048 210 416 17088 1.37011 7.75981 52.522 61.6949 61.7505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 850 0.000512 2048 70 480 35328 3.46563 18.0312 104.526 126.067 126.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1480 3.2e-05 4096 70 3232 607104 96.0118 115.952 4320.07 3469.56 8001.75 8001.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 530 0.001024 1024 70 608 14592 0.71536 0.692256 5.2065 26.1632 32.8484 32.9261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1580 3.2e-05 2048 190 1504 581760 85.7149 56.2373 2944.71 1674.96 4761.76 4761.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 960 6.4e-05 2048 120 4608 275904 43.9428 28.531 4353.2 837.626 5263.44 5263.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1480 0.000512 4096 320 640 33912 6.61709 114.168 249.478 370.305 370.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1240 0.000256 2048 350 1376 61056 9.3841 7.172 275.21 209.674 501.542 501.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1270 0.001024 2048 210 416 17208 1.37011 18.8999 52.4846 72.7968 72.8546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 850 0.000512 2048 70 480 35568 3.4775 44.7932 104.776 153.088 153.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1480 3.2e-05 4096 70 3232 607392 96.3452 116.111 10816.5 3446.23 14475.4 14475.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 530 0.001024 1024 70 608 14976 0.724768 0.694944 12.5996 26.3047 40.396 40.4749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1580 3.2e-05 2048 190 1504 581760 85.5204 56.0922 1852.63 1676.51 3670.9 3671.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 960 6.4e-05 2048 120 4608 275328 43.8597 28.3405 2757.48 838.496 3668.3 3668.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1480 0.000512 4096 320 640 33840 6.61053 72.8123 249.723 329.189 329.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1240 0.000256 2048 350 1376 60480 9.34659 7.02634 173.099 209.258 398.831 398.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1270 0.001024 2048 210 416 17136 1.37411 11.9906 52.5286 65.9356 65.9906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 850 0.000512 2048 70 480 35424 3.47546 28.4794 104.666 136.662 136.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1480 3.2e-05 4096 70 3232 607104 96.144 116.033 6984.34 3449.64 10646.3 10646.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 530 0.001024 1024 70 608 14688 0.718848 0.692224 7.90928 26.2279 35.6205 35.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1580 3.2e-05 2048 190 1504 580608 85.7948 56.1039 1525.46 1673.6 3341.1 3341.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 960 6.4e-05 2048 120 4608 274752 43.938 28.33 2258.01 834.826 3165.24 3165.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1480 0.000512 4096 320 640 33696 6.60544 58.7379 247.63 313.017 313.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1240 0.000256 2048 350 1376 60480 9.38458 7.04736 142.01 209.253 367.801 367.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1270 0.001024 2048 210 416 17064 1.36694 10.179 52.4748 64.0654 64.1249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 850 0.000512 2048 70 480 35424 3.48086 23.5476 104.762 131.833 131.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1480 3.2e-05 4096 70 3232 606960 96.2733 116.172 5720.95 3449.64 9383.19 9383.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 530 0.001024 1024 70 608 14256 0.714656 0.685472 6.48765 25.9132 33.8708 33.9495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1580 3.2e-05 2048 190 1504 582400 85.4588 56.2378 2743.33 1675.44 4560.62 4560.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 960 6.4e-05 2048 120 4608 275840 43.8564 28.3282 4063.99 837.902 4974.22 4974.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1480 0.000512 4096 320 640 33920 6.62064 106.902 248.555 362.119 362.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1240 0.000256 2048 350 1376 60800 9.31354 7.04496 255.557 208.892 480.911 481.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1270 0.001024 2048 210 416 17200 1.36992 17.7994 52.4777 71.6897 71.7459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 850 0.000512 2048 70 480 35600 3.4816 42.0864 104.868 150.479 150.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1480 3.2e-05 4096 70 3232 607360 96.1229 116 10195.8 3445.61 13853.7 13853.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 530 0.001024 1024 70 608 14880 0.719552 0.692768 11.7035 26.2028 39.3889 39.4584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1580 3.2e-05 2048 190 1504 582400 85.2576 56.102 1849.97 1675.91 3667.38 3667.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 960 6.4e-05 2048 120 4608 275200 43.8865 28.3937 2722.92 838.225 3633.57 3633.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1480 0.000512 4096 320 640 33760 6.60275 72.1238 249.256 328.026 328.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1240 0.000256 2048 350 1376 60160 9.2881 6.98426 170.931 208.367 395.668 395.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1270 0.001024 2048 210 416 17120 1.37171 12.0627 52.4872 65.9634 66.0195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 850 0.000512 2048 70 480 35520 3.50003 28.4505 104.888 136.88 136.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1480 3.2e-05 4096 70 3232 607040 95.9201 115.887 6859.43 3450.44 10521.8 10522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 530 0.001024 1024 70 608 14720 0.717056 0.691744 7.81878 26.1024 35.4017 35.4754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1580 3.2e-05 2048 190 1504 581760 85.4293 56.1192 1547.16 1674.45 3363.3 3363.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 960 6.4e-05 2048 120 4608 274560 43.7884 28.3177 2270.21 835.024 3177.47 3177.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1480 0.000512 4096 320 640 33600 6.58829 59.9962 247.276 313.91 313.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1240 0.000256 2048 350 1376 60480 9.36221 7.10058 143.638 209.354 369.559 369.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1270 0.001024 2048 210 416 17040 1.36864 10.0484 52.4863 63.948 64.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 850 0.000512 2048 70 480 35280 3.47088 23.5868 104.458 131.56 131.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1480 3.2e-05 4096 70 3232 606720 96.0985 116.066 5781.26 3453.32 9446.9 9447.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 530 0.001024 1024 70 608 14400 0.719712 0.694272 6.47027 26.2089 34.1644 34.2395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1580 3.2e-05 2048 190 1504 582144 85.3047 55.967 2608.98 1674.97 4425.38 4425.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 960 6.4e-05 2048 120 4608 275712 43.7582 28.3996 3853.69 836.573 4762.56 4762.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1480 0.000512 4096 320 640 33888 6.61939 101.421 249.321 357.405 357.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1240 0.000256 2048 350 1376 61056 9.32272 7.06285 243.876 209.446 469.814 469.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1270 0.001024 2048 210 416 17184 1.37194 16.9378 52.4806 70.8334 70.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 850 0.000512 2048 70 480 35520 3.47341 39.8347 104.699 148.052 148.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1480 3.2e-05 4096 70 3232 607296 95.9648 115.898 9598 3450.11 13260.1 13260.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 530 0.001024 1024 70 608 14976 0.722592 0.694528 11.1898 26.2697 38.9476 39.0256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1580 3.2e-05 2048 190 1504 580608 85.5126 56.0067 1686.36 1674.62 3502.64 3502.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 960 6.4e-05 2048 120 4608 274944 43.8814 28.2825 2485.92 837.899 3396.12 3396.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1480 0.000512 4096 320 640 33792 6.61898 65.7429 250.603 323.007 323.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1240 0.000256 2048 350 1376 60672 9.2991 7.02707 157.963 208.876 383.267 383.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1270 0.001024 2048 210 416 17088 1.37181 11.3169 52.5293 65.2599 65.3189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 850 0.000512 2048 70 480 35328 3.46563 25.963 104.542 134.015 134.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1480 3.2e-05 4096 70 3232 607104 95.9966 115.957 6271.18 3451.34 9934.63 9934.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 530 0.001024 1024 70 608 14592 0.716256 0.69408 7.30384 26.1652 34.9509 35.0228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1580 3.2e-05 2048 190 1504 580608 85.5354 56.0396 1469.96 1675.32 3287.01 3287.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 960 6.4e-05 2048 120 4608 274176 43.7267 28.2759 2159.44 835.007 3066.58 3066.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1480 0.000512 4096 320 640 33696 6.61709 57.4778 248.089 312.226 312.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1240 0.000256 2048 350 1376 59904 9.27718 6.9673 135.714 207.897 359.954 360.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1270 0.001024 2048 210 416 16992 1.36797 9.86458 52.4798 63.7539 63.8119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 850 0.000512 2048 70 480 35136 3.45498 22.3013 104.184 129.984 130.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1480 3.2e-05 4096 70 3232 606528 95.9812 115.964 5403.16 3449.92 9065.19 9065.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 530 0.001024 1024 70 608 14400 0.716352 0.688832 6.13213 26.0117 33.6202 33.6975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1580 3.2e-05 2048 190 1504 582400 85.8143 56.194 2568.27 1677.19 4387.61 4387.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 960 6.4e-05 2048 120 4608 276000 43.9622 28.3553 3793.1 837.788 4703.35 4703.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1480 0.000512 4096 320 640 33900 6.61104 99.3895 249.648 355.695 355.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1240 0.000256 2048 350 1376 60800 9.39786 7.09434 238.651 209.741 464.99 465.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1270 0.001024 2048 210 416 17100 1.36221 16.4296 52.3004 70.1362 70.1944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 850 0.000512 2048 70 480 35500 3.47331 39.1966 104.733 147.447 147.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1480 3.2e-05 4096 70 3232 607400 96.6778 116.262 9471.38 3454.63 13139.1 13139.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 530 0.001024 1024 70 608 15000 0.722944 0.696672 11.0336 26.3045 38.8324 38.9096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1580 3.2e-05 2048 190 1504 580800 85.7845 56.088 1778.5 1673.61 3594.12 3594.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 960 6.4e-05 2048 120 4608 275200 43.999 28.3647 2635.83 837.218 3545.56 3545.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1480 0.000512 4096 320 640 33800 6.6223 69.7987 249.842 326.305 326.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1240 0.000256 2048 350 1376 60000 9.37373 7.0144 165.059 208.721 390.27 390.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1270 0.001024 2048 210 416 17000 1.36608 11.6691 52.2482 65.3257 65.3819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 850 0.000512 2048 70 480 35400 3.4753 27.527 104.63 135.673 135.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1480 3.2e-05 4096 70 3232 607200 96.3383 116.14 6680.33 3452.06 10345 10345.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 530 0.001024 1024 70 608 14800 0.71888 0.690848 7.7263 26.1414 35.3495 35.4263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1580 3.2e-05 2048 190 1504 580800 85.9069 56.1347 1477.48 1674.59 3294.26 3294.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 960 6.4e-05 2048 120 4608 276000 43.9721 28.3936 2187.13 837.738 3097.38 3097.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1480 0.000512 4096 320 640 33600 6.60275 57.0266 238.833 302.504 302.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1240 0.000256 2048 350 1376 58800 9.31834 6.95706 133.967 206.934 357.28 357.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1270 0.001024 2048 210 416 16800 1.35696 9.4865 52.0028 62.889 62.9473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 850 0.000512 2048 70 480 35100 3.44986 22.3651 104.134 129.991 130.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1480 3.2e-05 4096 70 3232 607200 96.5603 116.269 5515.32 3447.28 9175.6 9175.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 530 0.001024 1024 70 608 14400 0.723968 0.693408 6.48275 26.2897 34.2628 34.3387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1580 3.2e-05 2048 190 1504 581504 85.5718 56.2239 2500.2 1676.82 4318.96 4319.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 960 6.4e-05 2048 120 4608 275072 43.8916 28.3505 3699.77 837.403 4609.55 4609.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1480 0.000512 4096 320 640 33824 6.61299 97.3105 250.304 354.271 354.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1240 0.000256 2048 350 1376 60928 9.3544 7.06906 233.817 209.694 460.037 460.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1270 0.001024 2048 210 416 17136 1.36781 16.2007 52.4431 70.055 70.1115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 850 0.000512 2048 70 480 35504 3.47667 38.4085 104.798 146.727 146.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1480 3.2e-05 4096 70 3232 607264 96.2017 116.039 9275.64 3449.1 12937.1 12937.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 530 0.001024 1024 70 608 14784 0.7168 0.6912 10.4497 26.1417 38.0705 38.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1580 3.2e-05 2048 190 1504 580608 85.4285 56.066 1739.21 1673.11 3553.95 3554.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 960 6.4e-05 2048 120 4608 274176 43.9712 28.348 2569.2 837.04 3478.71 3478.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1480 0.000512 4096 320 640 33600 6.58022 68.1447 248.945 323.713 323.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1240 0.000256 2048 350 1376 60032 9.26006 6.9552 161.736 207.386 385.44 385.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1270 0.001024 2048 210 416 17024 1.36605 11.3208 52.3921 65.1231 65.1808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 850 0.000512 2048 70 480 35392 3.47389 26.6601 104.698 134.876 134.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1480 3.2e-05 4096 70 3232 607040 95.9316 115.872 6486.71 3449.48 10148.2 10148.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 530 0.001024 1024 70 608 14784 0.719232 0.696096 7.56246 26.2717 35.3211 35.3977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1580 3.2e-05 2048 190 1504 580608 85.5994 56.0464 1428.87 1674.83 3245.49 3245.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 960 6.4e-05 2048 120 4608 274176 43.9522 28.375 2098.54 837.906 3008.9 3009.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1480 0.000512 4096 320 640 33600 6.61088 56.1377 249.512 312.303 312.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1240 0.000256 2048 350 1376 59136 9.24099 6.93674 130.728 206.659 353.668 353.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1270 0.001024 2048 210 416 16800 1.35987 9.33418 52.1359 62.8734 62.9314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 850 0.000512 2048 70 480 35280 3.47744 22.2716 104.788 130.578 130.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1480 3.2e-05 4096 70 3232 606816 96.1725 116.055 5316.22 3448.75 8977.35 8977.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 530 0.001024 1024 70 608 14112 0.713632 0.684096 6.05594 25.8378 33.3649 33.4397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1580 3.2e-05 2048 190 1504 581760 85.664 56.1172 2445.46 1675.25 4262.64 4262.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 960 6.4e-05 2048 120 4608 275520 43.9636 28.3516 3628.78 837.851 4539.08 4539.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1480 0.000512 4096 320 640 33840 6.6089 95.5773 249.459 351.687 351.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1240 0.000256 2048 350 1376 60480 9.37018 7.02826 227.288 209.173 452.961 453.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1270 0.001024 2048 210 416 17160 1.37011 15.787 52.5247 69.7229 69.7795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 850 0.000512 2048 70 480 35520 3.47366 37.323 104.849 145.688 145.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1480 3.2e-05 4096 70 3232 607200 96.4071 116.119 9151.63 3448.92 12813.2 12813.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 530 0.001024 1024 70 608 14640 0.717152 0.698368 10.2602 29.6604 41.4118 41.4894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1580 3.2e-05 2048 190 1504 581760 85.4436 56.1003 1752.16 1674.16 3568.01 3568.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 960 6.4e-05 2048 120 4608 274560 43.8438 28.3951 2578.26 835.031 3485.67 3485.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1480 0.000512 4096 320 640 33600 6.57206 68.3839 248.254 323.252 323.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1240 0.000256 2048 350 1376 60480 9.36512 7.03946 163.587 209.321 389.411 389.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1270 0.001024 2048 210 416 17040 1.37011 11.4893 52.4792 65.3811 65.4392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 850 0.000512 2048 70 480 35280 3.47059 27.0152 104.439 134.969 135.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1480 3.2e-05 4096 70 3232 606720 96.1063 116.07 6449.43 3450.85 10112.6 10112.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 530 0.001024 1024 70 608 14400 0.719872 0.692704 7.3049 26.2023 34.9903 35.0659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1580 3.2e-05 2048 190 1504 578880 85.7103 56.0627 1440.83 1669.44 3252.18 3252.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 960 6.4e-05 2048 120 4608 273600 44.0489 28.4221 2123.4 835.255 3031.27 3031.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1480 0.000512 4096 320 640 33480 6.58432 56.1377 247.334 310.102 310.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1240 0.000256 2048 350 1376 60480 9.41677 7.0544 134.755 209.656 360.984 361.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1270 0.001024 2048 210 416 16920 1.36813 9.21562 52.4825 63.1107 63.1665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 850 0.000512 2048 70 480 35280 3.48122 22.1716 104.774 130.469 130.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1480 3.2e-05 4096 70 3232 606240 96.2943 116.187 5424.1 3448.85 9085.59 9085.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 530 0.001024 1024 70 608 13680 0.713312 0.683872 6.06611 25.7228 33.2563 33.3338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1580 3.2e-05 2048 190 1504 581632 85.5044 56.075 2462.87 1676.97 4281.56 4281.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 960 6.4e-05 2048 120 4608 275456 43.8483 28.3953 3641.58 838.727 4552.68 4552.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1480 0.000512 4096 320 640 33792 6.60662 95.445 250.451 352.546 352.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1240 0.000256 2048 350 1376 60928 9.34038 7.0697 230.184 209.362 456.058 456.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1270 0.001024 2048 210 416 17152 1.37421 15.9209 52.5231 69.8592 69.9161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 850 0.000512 2048 70 480 35456 3.47341 37.8754 104.706 146.097 146.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1480 3.2e-05 4096 70 3232 607232 96.1552 115.852 9075.8 3447.97 12735.9 12736.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 530 0.001024 1024 70 608 14592 0.714752 0.69136 10.1471 26.0736 37.697 37.7733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1580 3.2e-05 2048 190 1504 581632 85.4575 56.1377 1666.09 1676.02 3483.84 3483.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 960 6.4e-05 2048 120 4608 274432 43.8131 28.2602 2457.94 835.702 3365.85 3365.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1480 0.000512 4096 320 640 33536 6.55795 64.4997 248.16 319.261 319.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1240 0.000256 2048 350 1376 60416 9.37344 7.03226 155.81 209.543 381.857 381.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1270 0.001024 2048 210 416 16896 1.3631 10.7622 52.1342 64.3018 64.3596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 850 0.000512 2048 70 480 35328 3.47091 25.6585 104.612 133.784 133.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1480 3.2e-05 4096 70 3232 607232 95.9905 115.899 6157.54 3450.04 9819.62 9819.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 530 0.001024 1024 70 608 14336 0.712448 0.68608 6.98368 25.8812 34.3348 34.4099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1580 3.2e-05 2048 190 1504 580608 85.5451 56.1198 1504.23 1673.76 3319.8 3319.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 960 6.4e-05 2048 120 4608 273408 43.8164 28.2916 2211.12 833.33 3116.7 3116.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1480 0.000512 4096 320 640 33408 6.56794 59.3821 248.849 314.842 314.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1240 0.000256 2048 350 1376 59904 9.24922 6.94749 140.718 207.156 364.173 364.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1270 0.001024 2048 210 416 16896 1.37398 10.0577 52.4859 63.9592 64.0158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 850 0.000512 2048 70 480 34944 3.4345 23.3881 103.946 130.811 130.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1480 3.2e-05 4096 70 3232 606720 96.0943 115.926 5654.5 3448.38 9315.06 9315.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 530 0.001024 1024 70 608 13824 0.701856 0.674272 6.44861 25.3713 33.2689 33.3471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1580 3.2e-05 2048 190 1520 581632 85.5557 56.0517 1927.04 1676.02 3744.81 3744.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 960 6.4e-05 2048 120 4640 276480 43.7585 28.3008 2846.33 837.762 3756.29 3756.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1480 0.000512 4096 320 640 33984 6.62493 138.172 250.914 395.756 395.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1240 0.000256 2048 350 1400 61056 9.33533 7.05504 179.849 209.621 405.964 406.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1270 0.001024 2048 210 440 17120 1.37254 12.7787 52.4844 66.6781 66.7381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 850 0.000512 2048 70 480 35648 3.49059 29.1382 104.879 137.55 137.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1480 3.2e-05 4096 70 3240 607552 96.0436 115.855 7085.3 3445.81 10743.2 10743.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 530 0.001024 1024 70 600 14976 0.719744 0.697344 8.01242 26.2785 35.7794 35.8584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1580 3.2e-05 2048 190 1520 581120 85.8497 56.107 1546.51 1676.66 3365.28 3365.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 960 6.4e-05 2048 120 4640 276480 43.7805 28.3668 1829.84 838.467 2740.6 2740.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1480 0.000512 4096 320 640 33920 6.6176 138.004 250.018 394.685 394.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1240 0.000256 2048 350 1400 60672 9.32822 7.02013 114.736 209.287 340.475 340.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1270 0.001024 2048 210 440 17088 1.37181 8.33363 52.522 62.2728 62.3325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 850 0.000512 2048 70 480 35584 3.47955 51.9944 104.859 160.377 160.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1480 3.2e-05 4096 70 3240 607488 96.2352 115.894 4563.24 3450.1 8225.63 8225.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 530 0.001024 1024 70 600 14976 0.722944 0.699104 5.30435 26.3359 33.1351 33.2104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1580 3.2e-05 2048 190 1520 581760 85.8175 56.2543 2183.72 1675.87 4001.82 4001.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 960 6.4e-05 2048 120 4640 276480 43.9403 28.377 3241.77 837.612 4151.84 4151.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1480 0.000512 4096 320 640 33960 6.61094 85.1886 250.7 342.544 342.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1240 0.000256 2048 350 1400 60960 9.4015 7.1209 206.017 209.593 432.233 432.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1270 0.001024 2048 210 440 17120 1.37626 14.8056 52.4925 68.7189 68.7727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 850 0.000512 2048 70 480 35640 3.49795 33.4022 104.848 141.793 141.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1480 3.2e-05 4096 70 3240 607520 96.4432 116.134 8098.87 3449.54 11761.1 11761.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 530 0.001024 1024 70 600 14960 0.720896 0.696 9.15251 26.2531 36.8927 36.9682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1580 3.2e-05 2048 190 1520 581120 85.6427 56.0658 1393.25 1677.08 3212.18 3212.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 960 6.4e-05 2048 120 4640 276480 43.7995 28.3021 2057.61 838.772 2968.62 2968.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1480 0.000512 4096 320 640 33920 6.60976 54.0244 250.925 311.602 311.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1240 0.000256 2048 350 1400 60480 9.32998 7.02874 129.033 209.211 354.704 354.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1270 0.001024 2048 210 440 17040 1.36906 9.41709 52.4474 63.2768 63.3345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 850 0.000512 2048 70 480 35600 3.48742 21.2214 104.97 129.721 129.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1480 3.2e-05 4096 70 3240 607360 96.1651 116.008 5113.73 3451.85 8777.9 8778.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 530 0.001024 1024 70 600 14880 0.72032 0.694592 5.97197 26.2301 33.6852 33.7618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1580 3.2e-05 2048 190 1520 580800 85.7982 56.105 1137.1 1673.84 2952.98 2953.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 960 6.4e-05 2048 120 4640 275520 43.9364 28.3875 1671.09 837.273 2580.82 2580.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1480 0.000512 4096 320 640 33840 6.61734 155.838 264.454 426.955 427.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1240 0.000256 2048 350 1400 60480 9.3593 7.03078 105.78 208.996 331.266 331.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1270 0.001024 2048 210 440 17040 1.36947 7.68528 52.5034 61.6023 61.6605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 850 0.000512 2048 70 480 35520 3.4791 17.5196 104.773 125.813 125.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1480 3.2e-05 4096 70 3240 607200 96.3903 116.149 4167.37 3446.12 7826.18 7826.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 530 0.001024 1024 70 600 14640 0.716896 0.690176 4.78995 26.0428 32.3094 32.3829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1580 3.2e-05 2048 190 1520 581376 85.7268 56.121 2017 1676.02 3835.02 3835.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 960 6.4e-05 2048 120 4640 276480 43.7973 28.3159 2981.93 837.577 3891.76 3891.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1480 0.000512 4096 320 640 33984 6.62733 77.5778 251.762 336.01 336.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1240 0.000256 2048 350 1400 60864 9.35322 7.09443 187.544 209.341 413.436 413.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1270 0.001024 2048 210 440 17088 1.37382 13.4756 52.4435 67.3343 67.3932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 850 0.000512 2048 70 480 35616 3.49184 30.2667 104.842 138.643 138.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1480 3.2e-05 4096 70 3240 607392 96.1065 115.956 7416.68 3450.49 11079.4 11079.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 530 0.001024 1024 70 600 14880 0.71856 0.694272 8.37494 26.2068 36.0695 36.1475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1580 3.2e-05 2048 190 1520 580608 85.5535 56.0335 1319.58 1674.82 3136.13 3136.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 960 6.4e-05 2048 120 4640 275712 43.7486 28.2855 1940.33 836.566 2849.07 2849.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1480 0.000512 4096 320 640 33888 6.61882 51.2333 250.073 307.969 308.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1240 0.000256 2048 350 1400 60672 9.34518 7.03123 123.116 209.577 349.175 349.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1270 0.001024 2048 210 440 16992 1.36269 8.87418 52.3144 62.5942 62.6508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 850 0.000512 2048 70 480 35520 3.48202 20.097 104.694 128.318 128.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1480 3.2e-05 4096 70 3240 607296 95.9745 115.877 4829.75 3445.98 8487.74 8487.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 530 0.001024 1024 70 600 14784 0.719488 0.695744 5.5641 26.2693 33.3202 33.3949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1580 3.2e-05 2048 190 1520 580608 85.6673 56.0531 1082.79 1674.96 2899.61 2899.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 960 6.4e-05 2048 120 4640 276480 43.7749 28.3816 1599.5 837.708 2509.5 2509.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1480 0.000512 4096 320 640 33840 6.6199 42.1478 250.53 299.341 299.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1240 0.000256 2048 350 1400 60480 9.35101 7.02285 100.335 209.058 325.867 325.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1270 0.001024 2048 210 440 16992 1.36678 7.51885 52.4401 61.3699 61.4288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 850 0.000512 2048 70 480 35424 3.47117 16.4284 104.569 124.51 124.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1480 3.2e-05 4096 70 3240 607104 96.1557 116.017 3976.59 3446.31 7635.24 7635.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 530 0.001024 1024 70 600 14688 0.71808 0.693408 4.64918 26.2027 32.3356 32.4091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1580 3.2e-05 2048 190 1520 581056 85.8354 56.1151 2879.87 1675.07 4697.03 4697.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 960 6.4e-05 2048 120 4640 276416 43.9176 28.4303 4256.14 837.797 5166.43 5166.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1480 0.000512 4096 320 640 33936 6.61542 110.927 250.236 367.821 367.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1240 0.000256 2048 350 1400 60928 9.36886 7.05379 268.844 209.496 494.866 494.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1270 0.001024 2048 210 440 17080 1.37002 19.3868 52.4401 73.2389 73.2979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 850 0.000512 2048 70 480 35616 3.484 44.0361 104.845 152.41 152.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1480 3.2e-05 4096 70 3240 607376 96.3009 116.08 10523.5 3445.81 14181.9 14182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 530 0.001024 1024 70 600 14896 0.718848 0.69184 12.0312 26.1956 39.7063 39.7824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1580 3.2e-05 2048 190 1520 580608 85.6933 56.1867 1813.08 1676.59 3631.71 3631.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 960 6.4e-05 2048 120 4640 275968 43.8431 28.3103 2670.87 837.304 3580.47 3580.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1480 0.000512 4096 320 640 33824 6.61466 70.4328 248.945 326.035 326.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1240 0.000256 2048 350 1400 60928 9.35539 7.17222 169.405 209.662 395.696 395.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1270 0.001024 2048 210 440 17024 1.37216 12.2341 52.4814 66.1298 66.1873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 850 0.000512 2048 70 480 35504 3.47136 27.4912 104.787 135.793 135.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1480 3.2e-05 4096 70 3240 607264 96.2741 116.06 6629.09 3452.19 10293.8 10293.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 530 0.001024 1024 70 600 14784 0.71552 0.690176 7.63171 26.1407 35.2493 35.3276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1580 3.2e-05 2048 190 1520 579264 85.915 56.0429 1471.98 1673.22 3287.3 3287.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 960 6.4e-05 2048 120 4640 275520 43.9655 28.3519 2165.17 836.881 3074.51 3074.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1480 0.000512 4096 320 640 33768 6.61757 57.223 249.934 313.819 313.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1240 0.000256 2048 350 1400 60480 9.4159 7.18346 137.373 209.672 363.741 363.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1270 0.001024 2048 210 440 16968 1.36733 10.0721 52.449 63.9321 63.9889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 850 0.000512 2048 70 480 35448 3.47862 22.6655 104.717 130.904 130.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1480 3.2e-05 4096 70 3240 607152 96.5268 116.179 5401.77 3446.32 9060.96 9061.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 530 0.001024 1024 70 600 14448 0.720192 0.69008 6.07862 26.0529 33.6129 33.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1580 3.2e-05 2048 190 1520 581120 85.5426 55.9944 2682.87 1676.64 4501.19 4501.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 960 6.4e-05 2048 120 4640 276480 43.7433 28.3013 3924.56 839.133 4835.88 4836.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1480 0.000512 4096 320 640 33920 6.61894 102.793 251.467 360.921 360.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1240 0.000256 2048 350 1400 60672 9.31562 7.01542 248.854 212.154 477.437 477.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1270 0.001024 2048 210 440 17088 1.37037 18.1191 52.521 72.0541 72.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 850 0.000512 2048 70 480 35584 3.48211 41.005 104.86 149.391 149.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1480 3.2e-05 4096 70 3240 607488 96.0861 115.871 9806.67 3450.75 13469.5 13469.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 530 0.001024 1024 70 600 14976 0.721728 0.696768 11.2871 26.333 39.1106 39.1847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1580 3.2e-05 2048 190 1520 580608 85.6302 56.0484 1715.2 1677.18 3534.2 3534.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 960 6.4e-05 2048 120 4640 276480 43.7507 28.2932 2414.42 838.804 3325.4 3325.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1480 0.000512 4096 320 640 33792 6.60403 66.1838 250.168 322.997 323.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1240 0.000256 2048 350 1400 60416 9.35546 7.02086 158.497 209.415 384.388 384.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1270 0.001024 2048 210 440 17024 1.37261 11.5344 52.5322 65.4817 65.5381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 850 0.000512 2048 70 480 35456 3.47546 26.2205 104.709 134.449 134.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1480 3.2e-05 4096 70 3240 607232 96.1928 115.85 6317.6 3467.15 9996.95 9997.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 530 0.001024 1024 70 600 14592 0.715264 0.693504 7.25923 26.0791 34.8158 34.8935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1580 3.2e-05 2048 190 1520 579072 85.6371 55.9655 1389.61 1674.41 3205.77 3205.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 960 6.4e-05 2048 120 4640 274944 43.8935 28.3423 1967.68 837.517 2877.58 2877.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1480 0.000512 4096 320 640 33792 6.61517 53.5235 249.276 309.461 309.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1240 0.000256 2048 350 1400 59904 9.32787 7.00595 127.149 208.855 352.44 352.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1270 0.001024 2048 210 440 16896 1.36192 9.52934 52.352 63.2857 63.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 850 0.000512 2048 70 480 35328 3.47347 21.2057 104.524 129.247 129.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1480 3.2e-05 4096 70 3240 607104 95.9939 115.995 5123.1 3450.74 8785.99 8786.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 530 0.001024 1024 70 600 14592 0.717056 0.694272 5.888 26.1604 33.5323 33.6081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1580 3.2e-05 2048 190 1520 581184 85.8205 56.3466 2746.31 1676.43 4565.06 4565.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 960 6.4e-05 2048 120 4640 276480 43.9201 28.3975 4063.46 838.946 4974.87 4975.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1480 0.000512 4096 320 640 33912 6.61514 106.171 249.334 362.165 362.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1240 0.000256 2048 350 1400 60768 9.39306 7.09117 255.924 209.832 482.347 482.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1270 0.001024 2048 210 440 17064 1.37206 18.5135 52.4996 72.4289 72.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 850 0.000512 2048 70 480 35568 3.48346 41.7692 104.859 150.157 150.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1480 3.2e-05 4096 70 3240 607392 96.3381 116.093 10046 3451.22 13709.8 13710
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 530 0.001024 1024 70 600 14976 0.721728 0.694528 11.5087 26.3297 39.3292 39.4056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1580 3.2e-05 2048 190 1520 580608 85.6444 56.0382 1787.8 1674.72 3604.35 3604.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 960 6.4e-05 2048 120 4640 276480 43.7559 28.3628 2632.98 837.607 3542.85 3542.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1480 0.000512 4096 320 640 33840 6.61914 68.9685 250.243 325.876 325.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1240 0.000256 2048 350 1400 60480 9.35066 7.02794 166.1 209.034 391.611 391.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1270 0.001024 2048 210 440 16992 1.36842 12.3082 52.4303 66.151 66.2098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 850 0.000512 2048 70 480 35424 3.46829 27.2165 104.564 135.294 135.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1480 3.2e-05 4096 70 3240 607104 96.1813 116.021 6510.16 3445.86 10168.4 10168.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 530 0.001024 1024 70 600 14688 0.718848 0.695168 7.47677 26.1984 35.1589 35.2336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1580 3.2e-05 2048 190 1520 580608 85.7974 56.1115 1574.77 1673.6 3390.42 3390.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 960 6.4e-05 2048 120 4640 274752 43.9399 28.3269 2305.77 834.824 3213 3213.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1480 0.000512 4096 320 640 33696 6.59802 60.6647 244.418 311.725 311.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1240 0.000256 2048 350 1400 60480 9.38947 7.03283 147.489 209.258 373.273 373.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1270 0.001024 2048 210 440 16848 1.36211 10.6885 52.2469 64.3429 64.3994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 850 0.000512 2048 70 480 35424 3.48288 23.8136 104.765 132.105 132.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1480 3.2e-05 4096 70 3240 606960 96.3088 116.159 5760.92 3458.76 9432.3 9432.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 530 0.001024 1024 70 600 14256 0.71536 0.685696 6.51018 25.9124 33.8966 33.9708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1580 3.2e-05 2048 190 1520 580608 85.5033 56.0501 1398.15 1676.52 3216.37 3216.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 960 6.4e-05 2048 120 4640 274176 43.7351 28.3386 2047.54 854.876 2974.62 2974.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1480 0.000512 4096 320 640 33696 6.61882 53.9856 250.01 310.658 310.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1240 0.000256 2048 350 1400 59904 9.2688 6.97754 128.989 208.051 353.393 353.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1270 0.001024 2048 210 440 16704 1.35587 9.6415 52.0889 63.1269 63.1869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 850 0.000512 2048 70 480 35136 3.45334 21.2378 104.255 128.99 129.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1480 3.2e-05 4096 70 3240 606528 95.9603 115.908 5146.77 3450.24 8809.02 8809.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 530 0.001024 1024 70 600 14400 0.71664 0.688128 6.17114 26.0282 33.6721 33.7449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1580 3.2e-05 2048 190 1520 581120 85.6274 56.1121 2581.44 1675.49 4398.81 4398.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 960 6.4e-05 2048 120 4640 276480 43.7672 28.3443 3800 837.953 4710.2 4710.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1480 0.000512 4096 320 640 33920 6.62048 99.0372 250.409 356.109 356.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1240 0.000256 2048 350 1400 60480 9.33453 7.03626 238.838 208.891 464.205 464.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1270 0.001024 2048 210 440 17040 1.36806 17.3027 52.4 71.1113 71.1697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 850 0.000512 2048 70 480 35600 3.49184 39.1103 104.87 147.514 147.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1480 3.2e-05 4096 70 3240 607360 96.1229 115.997 9431.66 3445.86 13089.8 13090
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 530 0.001024 1024 70 600 14880 0.717632 0.691968 10.9207 26.2042 38.6088 38.6851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1580 3.2e-05 2048 190 1520 581120 85.4208 56.0804 1752.15 1675.95 3569.74 3569.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 960 6.4e-05 2048 120 4640 276480 43.7063 28.3486 2582.91 838.228 3493.33 3493.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1480 0.000512 4096 320 640 33760 6.6048 67.297 250 323.945 324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1240 0.000256 2048 350 1400 60160 9.30224 6.98189 162.291 208.273 386.952 387.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1270 0.001024 2048 210 440 16960 1.37011 12.0627 52.4073 65.8829 65.9395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 850 0.000512 2048 70 480 35520 3.48448 26.8829 104.885 135.296 135.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1480 3.2e-05 4096 70 3240 607040 95.9203 115.882 6473.71 3447.04 10132.7 10132.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 530 0.001024 1024 70 600 14720 0.714848 0.690432 7.47309 26.0982 35.0473 35.1252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1580 3.2e-05 2048 190 1520 579840 85.7096 56.1255 1467.22 1675.64 3284.83 3284.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 960 6.4e-05 2048 120 4640 274560 43.7924 28.3852 2144.37 835.581 3052.27 3052.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1480 0.000512 4096 320 640 33600 6.57626 55.7631 249.203 311.587 311.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1240 0.000256 2048 350 1400 60480 9.3591 7.03923 136.38 210.575 363.454 363.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1270 0.001024 2048 210 440 16800 1.35987 10.0492 52.2236 63.6748 63.7317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 850 0.000512 2048 70 480 35280 3.46531 22.0564 104.529 130.093 130.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1480 3.2e-05 4096 70 3240 606720 96.0837 116.042 5418.21 3457.29 9087.77 9087.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 530 0.001024 1024 70 600 14400 0.718624 0.694272 6.36074 26.2238 34.0668 34.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1580 3.2e-05 2048 190 1520 581120 85.5606 56.0068 1452.59 1692.52 3286.81 3286.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 960 6.4e-05 2048 120 4640 273920 43.5469 28.1606 2104.37 839.823 3016.03 3016.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1480 0.000512 4096 320 640 33600 6.61206 56.7009 250.081 313.435 313.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1240 0.000256 2048 350 1400 58880 9.26768 6.95645 132.189 208.977 357.493 357.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1270 0.001024 2048 210 440 16640 1.35763 9.74579 52.4738 63.6183 63.6761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 850 0.000512 2048 70 480 35200 3.46717 21.9396 105.464 130.913 130.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1480 3.2e-05 4096 70 3240 606720 95.9565 115.977 5455.08 3483.72 9150.89 9151.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 530 0.001024 1024 70 600 14720 0.721344 0.696288 6.45066 26.5708 34.5103 34.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1580 3.2e-05 2048 190 1520 580608 85.5224 56.0552 2430.22 1676.22 4248.16 4248.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 960 6.4e-05 2048 120 4640 275712 43.7532 28.2727 3579.07 837.268 4488.51 4488.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1480 0.000512 4096 320 640 33888 6.61504 93.7346 250.249 350.642 350.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1240 0.000256 2048 350 1400 60672 9.33091 7.04941 225.983 209.621 452.091 452.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1270 0.001024 2048 210 440 16992 1.36576 16.1948 52.3573 69.9582 70.0159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 850 0.000512 2048 70 480 35520 3.4816 36.7063 104.791 145.022 145.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1480 3.2e-05 4096 70 3240 607296 95.9386 115.867 8994.32 3448.7 12655 12655.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 530 0.001024 1024 70 600 14784 0.719776 0.693856 10.1299 26.2943 37.9097 37.9843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1580 3.2e-05 2048 190 1520 579072 85.6606 56.0138 1728.24 1673.06 3543.12 3543.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 960 6.4e-05 2048 120 4640 274944 43.9194 28.2825 2535.71 836.799 3444.85 3444.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1480 0.000512 4096 320 640 33792 6.62122 67.1732 250.109 323.948 324.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1240 0.000256 2048 350 1400 59904 9.32934 7.07242 159.934 208.672 385.112 385.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1270 0.001024 2048 210 440 16896 1.36746 11.9974 52.3136 65.7217 65.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 850 0.000512 2048 70 480 35328 3.46672 26.4499 104.445 134.402 134.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1480 3.2e-05 4096 70 3240 607104 96.0098 115.953 6356.41 3459.04 10027.6 10027.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 530 0.001024 1024 70 600 14592 0.7168 0.691872 7.27053 26.1388 34.8912 34.9653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1580 3.2e-05 2048 190 1520 580608 85.5375 56.0379 1428.18 1675.34 3245.24 3245.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 960 6.4e-05 2048 120 4640 274176 43.7316 28.5555 2081.59 835.022 2989.04 2989.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1480 0.000512 4096 320 640 33696 6.62064 55.2744 250.021 311.96 312.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1240 0.000256 2048 350 1400 59904 9.2841 6.99392 132.032 207.905 356.319 356.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1270 0.001024 2048 210 440 16704 1.36006 9.82349 52.0593 63.2849 63.3405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 850 0.000512 2048 70 480 35136 3.45661 21.617 104.189 129.306 129.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1480 3.2e-05 4096 70 3240 606528 95.9835 115.946 5242.48 3447.89 8902.47 8902.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 530 0.001024 1024 70 600 14400 0.716736 0.689856 6.27885 26.0115 33.768 33.8433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1580 3.2e-05 2048 190 1520 577536 86.0482 55.9839 1334.51 1673.56 3150.24 3150.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 960 6.4e-05 2048 120 4640 273408 43.7902 28.201 1952.67 833.221 2858.02 2858.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1480 0.000512 4096 320 640 33408 6.5617 51.8492 247.496 305.952 306.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1240 0.000256 2048 350 1400 58368 9.29376 6.93658 120.876 207.144 344.352 344.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1270 0.001024 2048 210 440 16512 1.35171 8.65542 51.7966 61.8476 61.9049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 850 0.000512 2048 70 480 34944 3.44534 20.7448 103.926 128.16 128.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1480 3.2e-05 4096 70 3240 606720 96.0954 115.968 4882.92 3447.94 8543.07 8543.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 530 0.001024 1024 70 600 13824 0.703456 0.673152 5.468 25.3672 32.2829 32.3577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1580 3.2e-05 2048 190 1520 581600 85.9229 56.1594 2527.4 1675.56 4345.19 4345.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 960 6.4e-05 2048 120 4640 276000 43.996 28.5567 3721.96 836.893 4631.54 4631.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1480 0.000512 4096 320 640 33900 6.61507 97.1832 250.202 354.044 354.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1240 0.000256 2048 350 1400 60800 9.40938 7.05309 235.747 209.54 461.854 461.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1270 0.001024 2048 210 440 17000 1.36477 16.9854 52.3351 70.7284 70.7869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 850 0.000512 2048 70 480 35500 3.47958 38.2035 104.63 146.356 146.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1480 3.2e-05 4096 70 3240 607400 96.647 116.233 9240.18 3451.25 12904.5 12904.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 530 0.001024 1024 70 600 14800 0.722944 0.698304 10.6256 26.287 38.4086 38.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1580 3.2e-05 2048 190 1520 580800 85.8196 56.0824 1717.75 1674 3533.79 3533.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 960 6.4e-05 2048 120 4640 275200 44.0216 28.3461 2521.07 837.401 3430.97 3431.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1480 0.000512 4096 320 640 33800 6.612 65.9353 250.268 322.856 322.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1240 0.000256 2048 350 1400 60000 9.36102 7.02 158.516 208.772 383.77 383.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1270 0.001024 2048 210 440 16800 1.36118 11.5584 52.0751 65.036 65.0924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 850 0.000512 2048 70 480 35400 3.47376 26.3578 104.649 134.525 134.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1480 3.2e-05 4096 70 3240 607200 96.3559 116.181 6279.45 3447.66 9939.79 9939.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 530 0.001024 1024 70 600 14400 0.718848 0.692224 7.06064 26.149 34.6931 34.7692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1580 3.2e-05 2048 190 1520 580800 85.8866 56.2463 1491.58 1674.32 3308.17 3308.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 960 6.4e-05 2048 120 4640 276000 43.9613 28.3525 2199.78 837.618 3109.85 3109.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1480 0.000512 4096 320 640 33600 6.60192 57.8803 249.755 314.282 314.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1240 0.000256 2048 350 1400 58800 9.32352 6.95782 136.418 206.904 359.704 359.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1270 0.001024 2048 210 440 16800 1.36806 10.4898 52.3436 64.2425 64.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 850 0.000512 2048 70 480 35100 3.45123 22.5466 104.116 130.158 130.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1480 3.2e-05 4096 70 3240 607200 96.5352 116.248 5651.48 3465.61 9330.03 9330.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 530 0.001024 1024 70 600 14400 0.723648 0.69632 6.36349 26.2864 34.1452 34.2241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1580 3.2e-05 2048 190 1520 579200 85.8731 56.1316 1363.38 1675.86 3181.39 3181.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 960 6.4e-05 2048 120 4640 272000 43.9745 28.2674 1981.12 853.522 2907.02 2907.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1480 0.000512 4096 320 640 33600 6.61091 52.5967 248.835 308.085 308.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1240 0.000256 2048 350 1400 59200 9.2647 6.97338 125.819 207.33 349.488 349.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1270 0.001024 2048 210 440 16400 1.34554 9.2369 51.5748 62.1983 62.2551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 850 0.000512 2048 70 480 35200 3.47606 21.0286 104.735 129.284 129.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1480 3.2e-05 4096 70 3240 606400 96.2399 116.017 5002.68 3448.19 8663.27 8663.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 530 0.001024 1024 70 600 13600 0.702464 0.673472 5.88547 25.3665 32.6993 32.7723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1580 3.2e-05 2048 190 1536 582144 85.4508 56.0779 2096.37 1677.61 3915.65 3915.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 960 6.4e-05 2048 120 4608 275968 43.7693 28.3593 3041.37 838.551 3952.18 3952.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1480 0.000512 4096 320 672 33728 6.62467 166.619 250.319 423.608 423.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1240 0.000256 2048 350 1392 61056 9.33958 7.03981 194.583 211.037 422.102 422.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1270 0.001024 2048 210 432 17152 1.3727 13.5413 52.5071 67.4645 67.5226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 850 0.000512 2048 70 480 35648 3.49146 31.7427 104.966 140.244 140.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1480 3.2e-05 4096 70 3216 607488 95.9704 115.844 7600.03 3453.61 11265.6 11265.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 530 0.001024 1024 70 624 14720 0.720352 0.69488 8.84294 26.296 36.6249 36.7019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1580 3.2e-05 2048 190 1536 581632 85.6175 56.0128 1684.92 1677.04 3503.73 3503.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 960 6.4e-05 2048 120 4608 275968 43.8031 28.3398 1957.42 838.639 2868.33 2868.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1480 0.000512 4096 320 672 33664 6.61968 166.646 249.701 423.011 423.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1240 0.000256 2048 350 1392 60672 9.31968 7.01645 124.118 209.21 349.764 349.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1270 0.001024 2048 210 432 17088 1.36397 8.9392 52.4251 62.7716 62.8285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 850 0.000512 2048 70 480 35584 3.47424 58.1652 104.884 166.567 166.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1480 3.2e-05 4096 70 3216 607360 96.1267 115.897 4850.3 3449.7 8512.18 8512.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 530 0.001024 1024 70 624 14720 0.720896 0.697568 5.83859 26.3356 33.6618 33.7387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1580 3.2e-05 2048 190 1536 581376 85.4678 55.9881 1490.12 1676.23 3307.95 3308.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 960 6.4e-05 2048 120 4608 274944 43.8415 28.2667 1610.75 837.269 2520.26 2520.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1480 0.000512 4096 320 672 33600 6.60906 166.298 249.315 422.266 422.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1240 0.000256 2048 350 1392 60672 9.34304 7.03725 103.07 209.761 329.314 329.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1270 0.001024 2048 210 432 17088 1.37072 7.4145 52.4974 61.328 61.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 850 0.000512 2048 70 480 35520 3.47968 57.8621 104.786 166.172 166.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1480 3.2e-05 4096 70 3216 607296 95.9366 115.886 4012.66 3451.58 7676.22 7676.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 530 0.001024 1024 70 624 14592 0.720896 0.695808 14.9275 26.2903 42.7055 42.7827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1580 3.2e-05 2048 190 1536 582400 85.866 56.1889 2034.01 1676.22 3852.43 3852.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 960 6.4e-05 2048 120 4608 275840 44.0326 28.3668 2957.56 837.792 3867.89 3868.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1480 0.000512 4096 320 672 33720 6.62522 80.9854 249.025 336.679 336.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1240 0.000256 2048 350 1392 61120 9.39472 7.05722 187.927 209.641 414.123 414.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1270 0.001024 2048 210 432 17160 1.37738 13.2232 52.6008 67.2443 67.2996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 850 0.000512 2048 70 480 35640 3.49594 30.4669 104.869 138.877 138.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1480 3.2e-05 4096 70 3216 607520 96.4526 116.108 7362.29 3450.64 11025.6 11025.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 530 0.001024 1024 70 624 14720 0.721856 0.694432 8.58317 26.2575 36.3312 36.4072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1580 3.2e-05 2048 190 1536 581760 85.5924 56.1928 1332.05 1676.88 3150.86 3150.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 960 6.4e-05 2048 120 4608 275840 43.8637 28.3051 1930.36 838.595 2841.26 2841.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1480 0.000512 4096 320 672 33680 6.62538 53.1415 249.852 309.661 309.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1240 0.000256 2048 350 1392 60800 9.32051 7.06534 123.108 209.072 348.668 348.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1270 0.001024 2048 210 432 17120 1.37216 8.8617 52.5412 62.8202 62.8774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 850 0.000512 2048 70 480 35600 3.49184 20.1214 104.961 128.618 128.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1480 3.2e-05 4096 70 3216 607360 96.168 116.001 4797.59 3448.56 8458.48 8458.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 530 0.001024 1024 70 624 14560 0.718848 0.694272 5.69245 26.2228 33.3976 33.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1580 3.2e-05 2048 190 1536 580800 85.779 56.197 1082.36 1673.86 2898.34 2898.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 960 6.4e-05 2048 120 4608 275520 43.9709 28.4798 1574.1 837.547 2484.23 2484.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1480 0.000512 4096 320 672 33600 6.61197 137.522 249.344 393.523 393.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1240 0.000256 2048 350 1392 60480 9.3704 7.03293 99.5694 208.994 325.069 325.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1270 0.001024 2048 210 432 17040 1.36902 7.14138 52.3904 60.9436 61.0017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 850 0.000512 2048 70 480 35520 3.47949 16.4265 104.76 124.709 124.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1480 3.2e-05 4096 70 3216 607200 96.3809 116.133 3923.85 3446.09 7582.63 7582.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 530 0.001024 1024 70 624 14400 0.718848 0.688064 4.64502 26.0435 32.1667 32.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1580 3.2e-05 2048 190 1536 582144 85.465 56.1799 2825.91 1677.32 4645.03 4645.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 960 6.4e-05 2048 120 4608 275712 43.8247 28.3873 4110.7 838.253 5021.31 5021.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1480 0.000512 4096 320 672 33696 6.61504 111.576 249.703 367.939 367.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1240 0.000256 2048 350 1392 60864 9.35155 7.02906 260.622 209.518 486.623 486.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1270 0.001024 2048 210 432 17136 1.36826 18.5733 52.506 72.4893 72.5462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 850 0.000512 2048 70 480 35616 3.48954 42.6244 104.925 151.08 151.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1480 3.2e-05 4096 70 3216 607392 96.0126 115.976 10176 3459.89 13848 13848.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 530 0.001024 1024 70 624 14688 0.719936 0.693344 12.163 26.2263 39.8732 39.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1580 3.2e-05 2048 190 1536 581376 85.4151 56.0104 1777.96 1676.4 3595.93 3596.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 960 6.4e-05 2048 120 4608 274944 43.8535 28.3156 2573.09 837.363 3482.76 3482.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1480 0.000512 4096 320 672 33600 6.61696 71.1823 250.55 328.397 328.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1240 0.000256 2048 350 1392 60672 9.33546 7.03226 164.251 209.644 390.366 390.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1270 0.001024 2048 210 432 17088 1.36973 11.7305 52.5032 65.6458 65.7019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 850 0.000512 2048 70 480 35520 3.48058 26.8601 104.796 135.178 135.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1480 3.2e-05 4096 70 3216 607296 95.9404 115.897 6409.97 3451.14 10073.1 10073.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 530 0.001024 1024 70 624 14592 0.722272 0.694272 7.84141 26.2959 35.6218 35.6966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1580 3.2e-05 2048 190 1536 581760 85.5005 56.0599 1435.33 1675.22 3252.26 3252.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 960 6.4e-05 2048 120 4608 275328 43.8519 28.3197 2075.24 838.196 2985.75 2985.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1480 0.000512 4096 320 672 33552 6.6089 56.2693 248.354 311.278 311.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1240 0.000256 2048 350 1392 60480 9.34362 7.0249 132.142 209.091 357.703 357.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1270 0.001024 2048 210 432 16992 1.36426 9.38752 52.3346 63.129 63.1868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 850 0.000512 2048 70 480 35424 3.47178 21.7467 104.588 129.85 129.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1480 3.2e-05 4096 70 3216 607104 96.1485 116.033 5195.95 3446.9 8855.2 8855.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 530 0.001024 1024 70 624 14400 0.71984 0.692544 6.25821 26.2054 33.9508 34.0214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1580 3.2e-05 2048 190 1536 580608 85.5144 55.9759 1213.43 1674.2 3029.26 3029.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 960 6.4e-05 2048 120 4608 274944 43.8859 28.2829 1754.85 837.412 2664.57 2664.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1480 0.000512 4096 320 672 33408 6.59411 47.6447 247.798 302.081 302.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1240 0.000256 2048 350 1392 59904 9.32896 7.0247 110.403 208.822 335.679 335.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1270 0.001024 2048 210 432 16896 1.35862 7.9536 52.2304 61.5844 61.6428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 850 0.000512 2048 70 480 35328 3.46893 18.488 104.528 126.527 126.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1480 3.2e-05 4096 70 3216 607104 96.0128 115.943 4376.71 3450.33 8039.15 8039.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 530 0.001024 1024 70 624 14208 0.7168 0.693216 5.37654 26.156 33.0168 33.0915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1580 3.2e-05 2048 190 1536 581952 85.7459 56.1521 2619.57 1675.06 4436.67 4436.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 960 6.4e-05 2048 120 4608 275968 43.9504 28.3464 3798.3 837.795 4708.52 4708.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1480 0.000512 4096 320 672 33712 6.62816 103.032 250.688 360.393 360.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1240 0.000256 2048 350 1392 60928 9.36816 7.04483 240.422 209.336 466.271 466.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1270 0.001024 2048 210 432 17136 1.37222 17.109 52.4755 71.0021 71.0574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 850 0.000512 2048 70 480 35616 3.4816 39.3093 104.852 147.685 147.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1480 3.2e-05 4096 70 3216 607376 96.299 116.13 9388.33 3445.79 13046.7 13046.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 530 0.001024 1024 70 624 14672 0.720896 0.695648 11.2597 26.1921 38.9376 39.0144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1580 3.2e-05 2048 190 1536 581504 85.5535 56.2081 1653.64 1674.8 3470.35 3470.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 960 6.4e-05 2048 120 4608 275072 43.8842 28.4223 2394.96 836.404 3303.81 3303.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1480 0.000512 4096 320 672 33600 6.61171 65.9298 249.174 321.76 321.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1240 0.000256 2048 350 1392 60928 9.34912 7.10291 153.347 209.437 379.338 379.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1270 0.001024 2048 210 432 17024 1.36474 11.1411 52.31 64.8585 64.9142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 850 0.000512 2048 70 480 35504 3.48301 25.0757 104.675 133.277 133.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1480 3.2e-05 4096 70 3216 607264 96.2765 116.027 5954.46 3449.34 9616.26 9616.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 530 0.001024 1024 70 624 14560 0.7184 0.692192 7.03104 26.1106 34.6236 34.6972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1580 3.2e-05 2048 190 1536 580608 85.7099 56.0564 1358.01 1672.56 3172.48 3172.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 960 6.4e-05 2048 120 4608 275520 43.9495 28.395 1965.45 836.555 2874.48 2874.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1480 0.000512 4096 320 672 33600 6.62579 54.609 248.453 309.731 309.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1240 0.000256 2048 350 1392 60480 9.4121 7.05341 124.726 209.595 350.889 350.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1270 0.001024 2048 210 432 16968 1.36163 9.02963 52.3153 62.7479 62.8004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 850 0.000512 2048 70 480 35448 3.47888 20.8671 104.674 129.063 129.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1480 3.2e-05 4096 70 3216 607152 96.524 116.175 4899.5 3449.35 8561.71 8561.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 530 0.001024 1024 70 624 14448 0.71888 0.691648 5.97469 26.0379 33.4925 33.5671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1580 3.2e-05 2048 190 1536 580608 85.3936 55.9596 1226.37 1672.89 3040.75 3040.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 960 6.4e-05 2048 120 4608 274176 43.9564 28.3525 1764.58 836.784 2673.81 2673.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1480 0.000512 4096 320 672 33376 6.59488 48.8707 247.625 303.133 303.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1240 0.000256 2048 350 1392 60032 9.24762 6.94675 112.232 207.362 335.892 335.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1270 0.001024 2048 210 432 16800 1.35578 7.8657 52.0172 61.2787 61.3356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 850 0.000512 2048 70 480 35392 3.48122 18.9526 104.687 127.164 127.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1480 3.2e-05 4096 70 3216 607040 95.926 115.87 4429.49 3451.22 8092.66 8092.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 530 0.001024 1024 70 624 14336 0.718848 0.695264 5.56477 26.2684 33.3183 33.3882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1580 3.2e-05 2048 190 1536 581632 85.4825 56.0143 2544.1 1675.62 4361.35 4361.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 960 6.4e-05 2048 120 4608 275968 43.806 28.3139 3613.82 837.935 4524.01 4524.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1480 0.000512 4096 320 672 33664 6.61299 100.725 249.523 356.903 356.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1240 0.000256 2048 350 1392 60672 9.32163 7.01504 232.966 209.036 458.438 458.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1270 0.001024 2048 210 432 17088 1.36602 16.6678 52.3755 70.45 70.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 850 0.000512 2048 70 480 35584 3.48125 38.0803 104.794 146.397 146.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1480 3.2e-05 4096 70 3216 607360 96.1146 115.936 9171.44 3450.75 12834.4 12834.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 530 0.001024 1024 70 624 14720 0.724992 0.694016 10.8192 26.3196 38.6288 38.7014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1580 3.2e-05 2048 190 1536 581632 85.4707 56.0604 1651.78 1675.99 3469.45 3469.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 960 6.4e-05 2048 120 4608 275456 43.873 28.3172 2305.26 838.142 3215.73 3215.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1480 0.000512 4096 320 672 33536 6.608 65.2087 249.23 321.091 321.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1240 0.000256 2048 350 1392 60416 9.36381 7.03277 150.647 209.218 376.368 376.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1270 0.001024 2048 210 432 17024 1.36602 10.8574 52.3764 64.6447 64.7015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 850 0.000512 2048 70 480 35456 3.47136 24.8594 104.629 133.007 133.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1480 3.2e-05 4096 70 3216 606976 96.1757 115.911 5941.34 3449.07 9602.66 9602.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 530 0.001024 1024 70 624 14336 0.715648 0.691744 6.98378 26.0588 34.5227 34.5987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1580 3.2e-05 2048 190 1536 580608 85.5431 55.9455 1381.81 1672.98 3196.43 3196.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 960 6.4e-05 2048 120 4608 274944 43.906 28.2788 1883.77 836.797 2792.89 2793.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1480 0.000512 4096 320 672 33408 6.59379 54.8623 248.667 310.165 310.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1240 0.000256 2048 350 1392 59904 9.33712 7.00723 125.286 208.78 350.511 350.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1270 0.001024 2048 210 432 16896 1.35939 9.03344 52.194 62.6271 62.6831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 850 0.000512 2048 70 480 35328 3.46406 21.2452 104.44 129.191 129.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1480 3.2e-05 4096 70 3216 607104 95.9942 115.944 4994.23 3447.84 8654.16 8654.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 530 0.001024 1024 70 624 14208 0.714784 0.692384 6.14384 26.1402 33.7637 33.8365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1580 3.2e-05 2048 190 1536 581632 85.4634 56.0394 1219.29 1676.28 3037.21 3037.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 960 6.4e-05 2048 120 4608 274432 43.7853 28.2547 1654.71 835.732 2562.62 2562.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1480 0.000512 4096 320 672 33280 6.56275 47.9666 248.195 302.767 302.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1240 0.000256 2048 350 1392 60416 9.35997 7.05651 111.161 209.56 337.235 337.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1270 0.001024 2048 210 432 16896 1.36317 7.9529 52.3756 61.7339 61.7902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 850 0.000512 2048 70 480 35328 3.47379 18.717 104.625 126.86 126.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1480 3.2e-05 4096 70 3216 606720 95.9433 115.977 4402.47 3455.21 8069.75 8069.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 530 0.001024 1024 70 624 13824 0.712384 0.684192 5.3777 25.8857 32.7341 32.8069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1580 3.2e-05 2048 190 1536 581760 85.7425 56.1971 2482.51 1674.77 4299.36 4299.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 960 6.4e-05 2048 120 4608 275904 43.9359 28.3602 3620.81 837.524 4530.77 4530.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1480 0.000512 4096 320 672 33696 6.62938 98.9716 250.686 356.33 356.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1240 0.000256 2048 350 1392 61056 9.39402 7.05866 230.048 209.638 456.239 456.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1270 0.001024 2048 210 432 17064 1.36762 16.2974 52.3227 70.0296 70.0861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 850 0.000512 2048 70 480 35568 3.48349 37.4534 104.763 145.741 145.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1480 3.2e-05 4096 70 3216 607392 96.3123 116.101 9054.06 3445.54 12712.2 12712.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 530 0.001024 1024 70 624 14688 0.723296 0.694272 10.691 26.3 38.482 38.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1580 3.2e-05 2048 190 1536 581760 85.506 56.105 1725.74 1674.69 3542.19 3542.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 960 6.4e-05 2048 120 4608 275328 43.8789 28.33 2499.54 837.583 3409.47 3409.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1480 0.000512 4096 320 672 33552 6.60864 68.2435 249.307 324.203 324.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1240 0.000256 2048 350 1392 60480 9.35699 7.01926 159.287 209.031 384.797 384.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1270 0.001024 2048 210 432 16992 1.36611 11.374 52.3162 65.0993 65.1553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 850 0.000512 2048 70 480 35424 3.46723 26.1569 104.559 134.225 134.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1480 3.2e-05 4096 70 3216 607104 96.1876 116.051 6230.89 3453.22 9896.5 9896.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 530 0.001024 1024 70 624 14400 0.719616 0.692224 7.47658 26.1983 35.1575 35.2351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1580 3.2e-05 2048 190 1536 580608 85.768 56.1754 1456.89 1675.18 3274.16 3274.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 960 6.4e-05 2048 120 4608 274752 43.9558 28.4078 2109.15 835.601 3017.25 3017.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1480 0.000512 4096 320 672 33480 6.61219 57.722 248.021 312.399 312.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1240 0.000256 2048 350 1392 60480 9.3913 7.03888 134.528 209.451 360.508 360.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1270 0.001024 2048 210 432 16848 1.35987 9.86218 52.1788 63.4417 63.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 850 0.000512 2048 70 480 35424 3.47443 22.4727 104.863 130.853 130.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1480 3.2e-05 4096 70 3216 606960 96.297 116.184 5281.3 3451.08 8945.03 8945.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 530 0.001024 1024 70 624 14256 0.716864 0.687296 6.29878 25.9396 33.7144 33.7897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1580 3.2e-05 2048 190 1536 580608 85.5154 56.0103 1459.01 1675.35 3276.03 3276.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 960 6.4e-05 2048 120 4608 274176 43.7472 28.2747 2109.96 835.431 3017.55 3017.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1480 0.000512 4096 320 672 33408 6.61299 57.9234 248.936 313.514 313.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1240 0.000256 2048 350 1392 59904 9.27936 7.00064 134.623 207.9 358.903 359.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1270 0.001024 2048 210 432 16704 1.35338 9.6385 51.9393 62.9727 63.0265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 850 0.000512 2048 70 480 35136 3.45517 21.8736 104.186 129.558 129.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1480 3.2e-05 4096 70 3216 606528 95.9573 115.925 5283.91 3447.87 8943.81 8943.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 530 0.001024 1024 70 624 13824 0.714656 0.690176 6.41728 26.0072 33.8997 33.9731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1580 3.2e-05 2048 190 1536 581760 85.5431 56.0452 2459.34 1676.98 4278.06 4278.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 960 6.4e-05 2048 120 4608 275840 43.8715 28.3853 3573.39 838.745 4484.53 4484.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1480 0.000512 4096 320 672 33680 6.62528 98.0252 249.859 354.554 354.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1240 0.000256 2048 350 1392 60800 9.312 7.02394 227.019 209.084 452.544 452.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1270 0.001024 2048 210 432 17120 1.37674 16.2331 52.546 70.1998 70.2575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 850 0.000512 2048 70 480 35600 3.48365 37.0339 104.965 145.526 145.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1480 3.2e-05 4096 70 3216 607360 96.1092 116.019 8962.06 3448.77 12623.1 12623.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 530 0.001024 1024 70 624 14560 0.719296 0.692224 10.4656 26.2262 38.1765 38.2527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1580 3.2e-05 2048 190 1536 581120 85.3918 56.13 1759.57 1677.29 3578.52 3578.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 960 6.4e-05 2048 120 4608 275200 43.8827 28.3914 2547.36 838.988 3458.76 3458.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1480 0.000512 4096 320 672 33600 6.62118 70.6187 249.919 327.2 327.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1240 0.000256 2048 350 1392 60160 9.29136 7.06931 161.94 208.444 386.844 386.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1270 0.001024 2048 210 432 16960 1.36397 11.9771 52.3305 65.714 65.7685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 850 0.000512 2048 70 480 35520 3.48544 26.6772 104.972 135.178 135.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1480 3.2e-05 4096 70 3216 607040 95.902 115.871 6370.52 3449.75 10032.2 10032.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 530 0.001024 1024 70 624 14400 0.714752 0.690176 7.67987 26.1186 35.2757 35.3464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1580 3.2e-05 2048 190 1536 579840 85.701 56.0316 1448.13 1675.6 3265.6 3265.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 960 6.4e-05 2048 120 4608 274560 43.8147 28.2945 2090.72 835.592 2998.56 2998.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1480 0.000512 4096 320 672 33360 6.5943 57.4521 248.525 312.613 312.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1240 0.000256 2048 350 1392 60480 9.36448 7.03283 133.888 209.642 360.027 360.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1270 0.001024 2048 210 432 16800 1.3591 9.89834 52.1093 63.4088 63.4646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 850 0.000512 2048 70 480 35280 3.46771 21.92 104.525 129.954 130.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1480 3.2e-05 4096 70 3216 606720 96.0648 116.064 5265.51 3450.29 8928.08 8928.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 530 0.001024 1024 70 624 14400 0.719008 0.690944 6.43747 26.2254 34.145 34.2232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1580 3.2e-05 2048 190 1536 581120 85.5392 56.0297 1356.03 1676.11 3173.87 3173.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 960 6.4e-05 2048 120 4608 271360 43.8048 28.1907 1932.59 851.022 2855.75 2855.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1480 0.000512 4096 320 672 33280 6.59277 54.3159 246.844 307.797 307.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1240 0.000256 2048 350 1392 58880 9.2719 6.94272 122.437 206.964 345.72 345.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1270 0.001024 2048 210 432 16640 1.34906 8.72675 51.8513 61.9684 62.0238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 850 0.000512 2048 70 480 35200 3.4664 20.9943 104.439 128.941 129.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1480 3.2e-05 4096 70 3216 606720 95.9763 115.992 4865.17 3449.92 8527.21 8527.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 530 0.001024 1024 70 624 14080 0.722944 0.69632 6.11306 26.3127 33.9153 33.9927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1580 3.2e-05 2048 190 1550 580608 85.6825 56.2033 2211 1677.19 4030.21 4030.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 960 6.4e-05 2048 120 4650 276224 43.7242 28.4372 3224.83 838.522 4135.65 4135.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1480 0.000512 4096 320 650 33920 6.61747 155.605 251.263 413.53 413.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1240 0.000256 2048 350 1400 61056 9.34733 7.03722 201.923 209.763 428.174 428.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1270 0.001024 2048 210 450 17056 1.3729 14.9094 52.4925 68.8176 68.8752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 850 0.000512 2048 70 500 35488 3.48214 34.6849 106.374 144.587 144.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1480 3.2e-05 4096 70 3250 607616 95.9548 115.817 8013.51 3447.83 11673.3 11673.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 530 0.001024 1024 70 600 14848 0.718848 0.695136 9.04976 26.287 36.8233 36.8968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1580 3.2e-05 2048 190 1550 580096 85.9014 55.9885 1767.9 1676.8 3586.74 3586.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 960 6.4e-05 2048 120 4650 275968 43.8078 28.287 2049.7 838.546 2960.47 2960.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1480 0.000512 4096 320 650 33856 6.61792 154.788 250.847 412.297 412.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1240 0.000256 2048 350 1400 60672 9.3185 7.05907 128.435 209.192 354.102 354.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1270 0.001024 2048 210 450 17024 1.37216 9.66246 52.4975 63.5752 63.6322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 850 0.000512 2048 70 500 35456 3.4865 57.0327 104.908 165.47 165.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1480 3.2e-05 4096 70 3250 607488 96.0876 115.888 5074.49 3448.68 8735.3 8735.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 530 0.001024 1024 70 600 14848 0.720992 0.694432 5.90848 26.3317 33.7296 33.8063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1580 3.2e-05 2048 190 1550 579840 85.7029 56.0561 1556.85 1675.03 3373.78 3373.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 960 6.4e-05 2048 120 4650 275712 43.7343 28.5239 1674.71 836.644 2583.74 2583.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1480 0.000512 4096 320 650 33792 6.61254 154.36 250.244 411.261 411.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1240 0.000256 2048 350 1400 60672 9.33693 7.06765 105.806 209.479 331.793 331.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1270 0.001024 2048 210 450 16992 1.36986 7.91558 52.4623 61.79 61.8455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 850 0.000512 2048 70 500 35424 3.48637 56.1909 104.831 164.551 164.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1480 3.2e-05 4096 70 3250 607296 95.9588 115.883 4155.4 3465.16 7832.56 7832.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 530 0.001024 1024 70 600 14784 0.720128 0.696192 14.8016 26.2735 42.5613 42.6372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1580 3.2e-05 2048 190 1550 580800 86.0549 56.1537 2074.69 1677.82 3894.86 3894.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 960 6.4e-05 2048 120 4650 276160 43.9794 28.3765 3007.38 838.924 3918.8 3918.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1480 0.000512 4096 320 650 33880 6.61539 78.8542 252.319 337.832 337.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1240 0.000256 2048 350 1400 61120 9.39526 7.12294 188.751 209.839 415.207 415.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1270 0.001024 2048 210 450 17040 1.37411 13.8672 52.4914 67.7754 67.8329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 850 0.000512 2048 70 500 35480 3.48746 31.7338 104.917 140.182 140.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1480 3.2e-05 4096 70 3250 607600 96.4535 116.091 7430.18 3451.31 11094.2 11094.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 530 0.001024 1024 70 600 14880 0.7224 0.694272 8.42166 26.2843 36.1926 36.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1580 3.2e-05 2048 190 1550 580480 85.812 56.0927 1333.88 1675.72 3151.65 3151.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 960 6.4e-05 2048 120 4650 275840 43.8548 28.3801 1926.46 838.044 2836.87 2837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1480 0.000512 4096 320 650 33840 6.61523 51.0169 251.034 308.708 308.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1240 0.000256 2048 350 1400 60800 9.31574 7.01389 121.442 209.038 346.912 347.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1270 0.001024 2048 210 450 16960 1.36794 9.09392 52.3377 62.8431 62.9002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 850 0.000512 2048 70 500 35440 3.4857 20.6664 104.835 129.029 129.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1480 3.2e-05 4096 70 3250 607360 96.1396 115.979 4765.5 3446.16 8423.94 8424.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 530 0.001024 1024 70 600 14720 0.720352 0.694272 5.53981 26.2076 33.2328 33.3088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1580 3.2e-05 2048 190 1550 579840 85.9385 56.1132 1109.5 1674.11 2925.81 2925.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 960 6.4e-05 2048 120 4650 275520 43.9645 28.4426 1603.63 837.384 2513.56 2513.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1480 0.000512 4096 320 650 33720 6.60422 136.835 251.111 394.595 394.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1240 0.000256 2048 350 1400 60480 9.3679 7.03488 100.229 209.032 325.765 325.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1270 0.001024 2048 210 450 16920 1.36192 7.4793 52.3382 61.2236 61.2804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 850 0.000512 2048 70 500 35400 3.48022 17.2525 106.043 126.82 126.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1480 3.2e-05 4096 70 3250 607200 96.377 116.136 3970.17 3446.76 7629.59 7629.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 530 0.001024 1024 70 600 14640 0.715968 0.691936 4.64717 26.0453 32.1736 32.2458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1580 3.2e-05 2048 190 1550 579840 85.6563 56.0321 954.212 1675.59 2771.63 2771.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 960 6.4e-05 2048 120 4650 275200 43.8794 28.3017 1379.67 838.06 2290.05 2290.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1480 0.000512 4096 320 650 33760 6.61709 138.872 250.857 396.389 396.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1240 0.000256 2048 350 1400 60160 9.2935 6.97952 86.2899 208.23 310.894 310.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1270 0.001024 2048 210 450 16800 1.36138 6.39158 52.1093 59.9053 59.9638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 850 0.000512 2048 70 500 35360 3.4832 49.5829 104.812 157.921 157.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1480 3.2e-05 4096 70 3250 607040 95.9302 115.876 3429.5 3446.29 7087.75 7087.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 530 0.001024 1024 70 600 14400 0.716736 0.69072 3.99862 26.0972 31.5745 31.6498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1580 3.2e-05 2048 190 1550 580608 85.7374 56.197 2824.12 1675.62 4641.82 4641.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 960 6.4e-05 2048 120 4650 276096 43.7388 28.3455 4091.71 837.404 5001.34 5001.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1480 0.000512 4096 320 650 33888 6.6239 106.437 250.576 363.68 363.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1240 0.000256 2048 350 1400 60864 9.35098 7.03661 256.449 209.309 482.245 482.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1270 0.001024 2048 210 450 17040 1.3695 18.6618 52.4548 72.5272 72.5837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 850 0.000512 2048 70 500 35472 3.48365 43.3258 104.815 151.668 151.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1480 3.2e-05 4096 70 3250 607488 95.9938 115.941 10069.4 3463.36 13744.8 13745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 530 0.001024 1024 70 600 14784 0.717728 0.692224 11.6621 26.2023 39.3442 39.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1580 3.2e-05 2048 190 1550 579840 85.6296 56.0575 1756.29 1676.21 3574.33 3574.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 960 6.4e-05 2048 120 4650 275712 43.7701 28.283 2534.55 837.255 3443.99 3444.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1480 0.000512 4096 320 650 33792 6.61843 67.1669 250.393 324.222 324.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1240 0.000256 2048 350 1400 60672 9.33997 7.14912 159.956 210.432 386.98 387.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1270 0.001024 2048 210 450 16992 1.37421 11.8975 52.5025 65.8175 65.8744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 850 0.000512 2048 70 500 35424 3.48675 27.2413 104.907 135.676 135.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1480 3.2e-05 4096 70 3250 607296 95.936 115.869 6252.65 3452.68 9917.29 9917.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 530 0.001024 1024 70 600 14784 0.720992 0.694496 7.47581 26.2917 35.254 35.3276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1580 3.2e-05 2048 190 1550 579456 85.8532 56.3441 1432.19 1676.55 3251.08 3251.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 960 6.4e-05 2048 120 4650 275328 43.8728 28.358 2065.39 838.609 2976.37 2976.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1480 0.000512 4096 320 650 33696 6.60662 54.0867 249.345 310.083 310.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1240 0.000256 2048 350 1400 60480 9.348 7.11658 129.326 209.262 355.154 355.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1270 0.001024 2048 210 450 16848 1.3608 9.64915 52.2466 63.2999 63.3552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 850 0.000512 2048 70 500 35280 3.46736 22.3244 104.661 130.496 130.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1480 3.2e-05 4096 70 3250 607104 96.172 116.024 5122.47 3449.63 8784.46 8784.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 530 0.001024 1024 70 600 14688 0.721152 0.693888 5.84742 26.2286 33.5654 33.6429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1580 3.2e-05 2048 190 1550 579072 85.6664 56.082 1218.91 1673.29 3034.1 3034.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 960 6.4e-05 2048 120 4650 274944 43.872 28.3891 1755.59 836.943 2664.93 2665.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1480 0.000512 4096 320 650 33600 6.59248 46.2499 248.764 301.649 301.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1240 0.000256 2048 350 1400 59904 9.32794 7.00723 109.696 208.709 334.838 334.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1270 0.001024 2048 210 450 16896 1.36611 8.17766 52.4657 62.0529 62.1094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 850 0.000512 2048 70 500 35328 3.48272 19.0702 104.843 127.438 127.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1480 3.2e-05 4096 70 3250 607104 95.974 115.939 4360.6 3451.7 8024.36 8024.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 530 0.001024 1024 70 600 14592 0.718144 0.691392 5.20022 26.1409 32.8204 32.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1580 3.2e-05 2048 190 1550 580160 85.9629 56.099 2593.19 1691.47 4426.87 4426.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 960 6.4e-05 2048 120 4650 275968 43.9403 28.3673 3758.93 845.93 4677.3 4677.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1480 0.000512 4096 320 650 33880 6.61709 98.2871 252.63 357.577 357.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1240 0.000256 2048 350 1400 60928 9.36515 7.03811 235.027 211.392 462.931 463.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1270 0.001024 2048 210 450 17024 1.36877 17.4044 52.948 71.7664 71.8231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 850 0.000512 2048 70 500 35448 3.47126 40.2125 105.803 149.529 149.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1480 3.2e-05 4096 70 3250 607488 96.3052 116.089 9262.49 3478.98 12954 12954.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 530 0.001024 1024 70 600 14784 0.72128 0.692 10.636 26.4499 38.5706 38.6461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1580 3.2e-05 2048 190 1550 579712 85.8265 56.0573 1649.26 1675.28 3466.56 3466.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 960 6.4e-05 2048 120 4650 275072 43.9081 28.4109 2379.37 836.634 3288.46 3288.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1480 0.000512 4096 320 650 33824 6.62397 62.9442 250.489 320.101 320.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1240 0.000256 2048 350 1400 60928 9.35578 7.06765 150.267 209.496 376.288 376.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1270 0.001024 2048 210 450 16912 1.36762 10.8919 52.2854 64.5876 64.6449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 850 0.000512 2048 70 500 35392 3.47059 25.5983 104.776 133.888 133.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1480 3.2e-05 4096 70 3250 607264 96.2595 116.046 5877.47 3449 9538.93 9539.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 530 0.001024 1024 70 600 14560 0.7168 0.690688 6.65024 26.1173 34.2462 34.3191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1580 3.2e-05 2048 190 1550 579264 85.9232 56.0573 1349.99 1672.53 3164.65 3164.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 960 6.4e-05 2048 120 4650 275520 43.9933 28.3791 1946.03 836.539 2855.09 2855.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1480 0.000512 4096 320 650 33768 6.63104 52.2041 250.682 309.562 309.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1240 0.000256 2048 350 1400 60480 9.41446 7.052 122.532 209.702 348.804 348.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1270 0.001024 2048 210 450 16800 1.36106 9.24291 52.1177 62.7631 62.8215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 850 0.000512 2048 70 500 35280 3.47034 20.7641 104.6 128.876 128.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1480 3.2e-05 4096 70 3250 607152 96.5627 116.166 4820.12 3446.5 8479.5 8479.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 530 0.001024 1024 70 600 14448 0.7184 0.688448 5.75622 26.0447 33.279 33.3517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1580 3.2e-05 2048 190 1550 578816 85.6271 56.1294 1214.34 1673.11 3029.35 3029.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 960 6.4e-05 2048 120 4650 274176 43.941 28.2829 1743.92 836.913 2653.2 2653.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1480 0.000512 4096 320 650 33600 6.6007 46.5131 248.904 302.062 302.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1240 0.000256 2048 350 1400 60032 9.25274 6.95091 109.429 207.39 333.125 333.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1270 0.001024 2048 210 450 16800 1.36355 8.01952 52.2832 61.7066 61.7615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 850 0.000512 2048 70 500 35168 3.46336 19.2505 104.484 127.24 127.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1480 3.2e-05 4096 70 3250 607040 95.9809 115.894 4351.64 3445.8 8009.48 8009.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 530 0.001024 1024 70 600 14336 0.719488 0.69632 5.25306 26.2685 33.0068 33.0813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1580 3.2e-05 2048 190 1550 580096 85.7264 56.0558 2572.38 1677.04 4391.35 4391.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 960 6.4e-05 2048 120 4650 275968 43.7835 28.4148 3654.62 838.658 4565.62 4565.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1480 0.000512 4096 320 650 33856 6.61626 98.331 250.782 355.772 355.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1240 0.000256 2048 350 1400 60672 9.31322 7.01021 232.544 209.22 458.19 458.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1270 0.001024 2048 210 450 17024 1.37024 17.3618 52.5085 71.2839 71.3386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 850 0.000512 2048 70 500 35456 3.4793 39.5676 104.919 148.009 148.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1480 3.2e-05 4096 70 3250 607488 96.0962 115.893 9183.21 3453.95 12849.3 12849.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 530 0.001024 1024 70 600 14848 0.720672 0.694272 10.4649 26.337 38.2856 38.3588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1580 3.2e-05 2048 190 1550 579584 85.8271 56.2135 1668.44 1675.63 3486.25 3486.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 960 6.4e-05 2048 120 4650 275456 43.8672 28.4025 2354.18 838.034 3264.62 3264.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1480 0.000512 4096 320 650 33792 6.61757 63.9933 251.671 322.326 322.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1240 0.000256 2048 350 1400 60416 9.34595 7.0209 150.394 209.193 376.057 376.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1270 0.001024 2048 210 450 16896 1.3623 11.3042 52.2834 64.9927 65.0488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 850 0.000512 2048 70 500 35328 3.46848 25.8703 104.651 134.031 134.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1480 3.2e-05 4096 70 3250 607232 96.1686 115.861 5979.21 3447.25 9638.64 9638.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 530 0.001024 1024 70 600 14592 0.7168 0.693888 6.98659 26.0524 34.52 34.5948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1580 3.2e-05 2048 190 1550 579072 85.6448 56.0271 1414.14 1673.09 3229.04 3229.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 960 6.4e-05 2048 120 4650 274944 43.8947 28.3138 1955.21 836.817 2864.38 2864.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1480 0.000512 4096 320 650 33600 6.58282 54.1779 248.764 309.569 309.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1240 0.000256 2048 350 1400 59904 9.3376 7.0025 126.84 208.677 351.96 352.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1270 0.001024 2048 210 450 16896 1.36646 9.58922 52.4534 63.4549 63.5112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 850 0.000512 2048 70 500 35328 3.48365 22.3751 104.819 130.72 130.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1480 3.2e-05 4096 70 3250 607104 96.001 115.914 5057.45 3447.86 8717.39 8717.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 530 0.001024 1024 70 600 14592 0.718304 0.692224 6.09453 26.139 33.713 33.7864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1580 3.2e-05 2048 190 1550 579584 85.8226 56.0071 1256.32 1677.35 3075.64 3075.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 960 6.4e-05 2048 120 4650 274432 43.8014 28.4383 1705.92 836.314 2614.6 2614.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1480 0.000512 4096 320 650 33536 6.59027 48.5988 248.723 303.954 304.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1240 0.000256 2048 350 1400 60416 9.36595 7.03283 113.857 209.71 340.065 340.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1270 0.001024 2048 210 450 16640 1.35373 8.41574 51.9842 61.7962 61.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 850 0.000512 2048 70 500 35072 3.45587 19.7917 104.391 127.681 127.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1480 3.2e-05 4096 70 3250 607232 96.0392 115.871 4541.63 3452.37 8206.07 8206.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 530 0.001024 1024 70 600 14336 0.717888 0.688128 5.20493 25.9072 32.5859 32.6615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1580 3.2e-05 2048 190 1550 580032 85.995 56.219 2627.05 1676.18 4445.59 4445.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 960 6.4e-05 2048 120 4650 275904 43.942 28.3646 3798.1 838.232 4708.77 4708.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1480 0.000512 4096 320 650 33840 6.62486 99.901 250.626 357.195 357.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1240 0.000256 2048 350 1400 61056 9.37878 7.05584 239.131 209.821 465.487 465.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1270 0.001024 2048 210 450 16992 1.37011 17.6399 52.4388 71.4931 71.5478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 850 0.000512 2048 70 500 35424 3.47546 40.3295 104.842 148.689 148.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1480 3.2e-05 4096 70 3250 607392 96.3588 116.086 9447.08 3453.02 13112.7 13112.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 530 0.001024 1024 70 600 14832 0.722464 0.69632 10.8643 26.3238 38.6758 38.7523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1580 3.2e-05 2048 190 1550 579456 85.828 56.0574 1867.16 1676.38 3685.56 3685.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 960 6.4e-05 2048 120 4650 275328 43.8748 28.5375 2698.48 838.426 3609.46 3609.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1480 0.000512 4096 320 650 33696 6.61091 70.8211 250.327 327.802 327.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1240 0.000256 2048 350 1400 60480 9.35232 7.02374 169.302 209.241 395.022 395.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1270 0.001024 2048 210 450 16848 1.36554 12.6853 52.244 66.3383 66.3955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 850 0.000512 2048 70 500 35280 3.46298 29.0713 104.654 137.231 137.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1480 3.2e-05 4096 70 3250 607104 96.1693 116.024 6707.02 3449.22 10368.6 10368.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 530 0.001024 1024 70 600 14688 0.72192 0.694336 7.61734 26.2241 35.3298 35.4021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1580 3.2e-05 2048 190 1550 578880 86.086 56.326 1534 1675.19 3351.75 3351.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 960 6.4e-05 2048 120 4650 274752 43.9464 28.3914 2212.28 836.112 3120.86 3120.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1480 0.000512 4096 320 650 33696 6.61837 58.2928 249.225 314.18 314.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1240 0.000256 2048 350 1400 60480 9.38032 7.05664 139.521 209.592 365.652 365.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1270 0.001024 2048 210 450 16848 1.3648 10.5896 52.4431 64.4401 64.4956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 850 0.000512 2048 70 500 35208 3.46733 23.408 104.664 131.582 131.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1480 3.2e-05 4096 70 3250 606960 96.2679 116.183 5528.99 3451.17 9192.77 9192.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 530 0.001024 1024 70 600 14256 0.7168 0.684224 6.32778 25.9388 33.7384 33.8147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1580 3.2e-05 2048 190 1550 578304 85.9066 56.0151 1459.76 1675.15 3276.98 3277.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 960 6.4e-05 2048 120 4650 274176 43.7347 28.3293 2095.74 834.923 3002.86 3002.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1480 0.000512 4096 320 650 33408 6.5577 56.6834 248.289 311.575 311.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1240 0.000256 2048 350 1400 59904 9.2841 6.96963 131.86 207.877 356.092 356.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1270 0.001024 2048 210 450 16704 1.35696 9.89203 52.1928 63.4828 63.5444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 850 0.000512 2048 70 500 35136 3.46976 22.2488 104.549 130.311 130.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1480 3.2e-05 4096 70 3250 606528 95.9843 115.941 5199.91 3452.93 8864.92 8865.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 530 0.001024 1024 70 600 14400 0.716416 0.690272 6.07347 26.0094 33.5605 33.6366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1580 3.2e-05 2048 190 1550 576000 86.0617 56.079 1328.38 1669.63 3140.29 3140.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 960 6.4e-05 2048 120 4650 273600 44.0558 28.3485 1918.78 835.624 2826.95 2827.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1480 0.000512 4096 320 650 33480 6.60486 50.9709 248.745 306.364 306.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1240 0.000256 2048 350 1400 60480 9.40374 7.09331 122.599 209.679 348.877 348.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1270 0.001024 2048 210 450 16560 1.35594 9.97837 52.0124 63.3887 63.4451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 850 0.000512 2048 70 500 34920 3.44976 21.2574 104.197 128.947 129.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1480 3.2e-05 4096 70 3250 606240 96.2911 116.167 4760.34 3449.17 8422.13 8422.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 530 0.001024 1024 70 600 13680 0.712672 0.682272 5.60493 25.7259 32.7996 32.8745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1580 3.2e-05 2048 190 1550 580480 85.774 56.1606 2556 1675.51 4373.59 4373.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 960 6.4e-05 2048 120 4650 275840 43.8423 28.3243 3687.8 837.917 4598.02 4598.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1480 0.000512 4096 320 650 33840 6.61558 96.8411 251.636 355.135 355.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1240 0.000256 2048 350 1400 60800 9.30406 7.01869 232.187 208.9 457.509 457.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1270 0.001024 2048 210 450 16960 1.36806 17.3076 52.3313 71.0508 71.1051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 850 0.000512 2048 70 500 35440 3.48419 39.4158 104.82 147.763 147.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1480 3.2e-05 4096 70 3250 607360 96.1188 115.983 9132.06 3448.23 12792.5 12792.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 530 0.001024 1024 70 600 14720 0.720832 0.692224 10.5126 26.2018 38.1957 38.2726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1580 3.2e-05 2048 190 1550 579840 85.6684 56.0025 1755.31 1675.26 3572.38 3572.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 960 6.4e-05 2048 120 4650 275200 43.8798 28.3598 2526.08 837.883 3436.34 3436.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1480 0.000512 4096 320 650 33760 6.61094 67.4093 250.567 324.631 324.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1240 0.000256 2048 350 1400 60160 9.30422 6.97958 158.112 208.193 382.689 382.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1270 0.001024 2048 210 450 16800 1.36262 11.5421 52.1015 65.049 65.1072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 850 0.000512 2048 70 500 35360 3.48579 27.1585 104.794 135.48 135.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1480 3.2e-05 4096 70 3250 607040 95.8983 115.882 6246.33 3451.04 9909.32 9909.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 530 0.001024 1024 70 600 14400 0.71728 0.693536 7.03357 26.0906 34.6049 34.6795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1580 3.2e-05 2048 190 1550 579840 85.7028 56.2732 1488.26 1675.57 3305.94 3306.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 960 6.4e-05 2048 120 4650 274560 43.8143 28.5962 2133.02 835.598 3041.17 3041.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1480 0.000512 4096 320 650 33600 6.61014 56.6886 249.835 313.179 313.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1240 0.000256 2048 350 1400 60480 9.35939 7.05283 135.65 209.495 361.663 361.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1270 0.001024 2048 210 450 16800 1.36669 10.4897 52.3714 64.2705 64.3275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 850 0.000512 2048 70 500 35280 3.48096 23.1547 104.908 131.588 131.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1480 3.2e-05 4096 70 3250 606720 96.0814 116.067 5426.65 3450.26 9089.22 9089.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 530 0.001024 1024 70 600 14400 0.718432 0.690176 6.2129 26.2275 33.9222 33.9988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1580 3.2e-05 2048 190 1550 578560 85.9933 56.2268 1372.67 1676.09 3191.12 3191.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 960 6.4e-05 2048 120 4650 271360 43.828 28.1927 1947.72 831.662 2851.54 2851.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1480 0.000512 4096 320 650 33600 6.61328 53.5818 248.594 308.833 308.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1240 0.000256 2048 350 1400 58880 9.27386 6.9463 121.233 206.958 344.513 344.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1270 0.001024 2048 210 450 16640 1.35965 9.0983 52.1091 62.6099 62.6682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 850 0.000512 2048 70 500 35200 3.48915 21.7848 104.819 130.137 130.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1480 3.2e-05 4096 70 3250 606720 95.9928 115.966 4920.63 3449.94 8582.69 8582.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 530 0.001024 1024 70 600 14080 0.724992 0.697408 5.72797 26.313 33.5324 33.6081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1580 3.2e-05 2048 190 1550 579200 85.8644 56.3934 1320.01 1674.28 3136.68 3136.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 960 6.4e-05 2048 120 4650 272000 43.9682 28.3008 1868.91 833.338 2774.65 2774.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1480 0.000512 4096 320 650 33200 6.53926 49.3926 247.148 303.124 303.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1240 0.000256 2048 350 1400 59200 9.28029 6.94886 118.474 207.369 342.176 342.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1270 0.001024 2048 210 450 16400 1.34912 9.22755 51.669 62.2863 62.3452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 850 0.000512 2048 70 500 34800 3.43859 20.1935 103.931 127.606 127.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1480 3.2e-05 4096 70 3250 606400 96.1989 116.033 4765.5 3450.08 8427.96 8428.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 530 0.001024 1024 70 600 13600 0.704128 0.672576 5.37731 25.3399 32.1648 32.2396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1580 3.2e-05 2048 190 1560 580352 85.7353 56.009 2058.81 1677.66 3878.36 3878.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 960 6.4e-05 2048 120 4620 276224 43.7366 28.4672 2954.41 838.593 3865.35 3865.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1480 0.000512 4096 320 660 33824 6.6248 139.947 250.697 397.315 397.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1240 0.000256 2048 350 1380 61184 9.32045 7.14429 186.895 209.826 413.289 413.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1270 0.001024 2048 210 420 17216 1.37494 12.9348 52.503 66.8543 66.9123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 850 0.000512 2048 70 480 35648 3.4897 30.6572 104.973 139.162 139.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1480 3.2e-05 4096 70 3240 607680 95.9601 115.808 7346.32 3451.07 11009.3 11009.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 530 0.001024 1024 70 600 14720 0.718848 0.698368 8.3248 26.2958 36.109 36.1854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1580 3.2e-05 2048 190 1560 580096 85.7906 56.0268 1347.09 1676.62 3165.67 3165.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 960 6.4e-05 2048 120 4620 275968 43.8336 28.3136 1927.47 838.443 2838.19 2838.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1480 0.000512 4096 320 660 33792 6.62733 135.482 250.428 392.579 392.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1240 0.000256 2048 350 1380 60928 9.3192 7.01645 122.102 209.173 347.715 347.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1270 0.001024 2048 210 420 17152 1.36531 8.51424 52.4023 62.3238 62.3788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 850 0.000512 2048 70 480 35584 3.48058 20.2715 104.858 128.654 128.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1480 3.2e-05 4096 70 3240 607616 96.0227 115.864 4783.5 3449.02 8444.57 8444.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 530 0.001024 1024 70 600 14720 0.722592 0.696448 5.56771 26.3332 33.3922 33.4671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1580 3.2e-05 2048 190 1560 579840 85.7933 56.0143 1434.89 1676.22 3253.06 3253.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 960 6.4e-05 2048 120 4620 275712 43.7638 28.3833 1559.7 837.27 2469.26 2469.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1480 0.000512 4096 320 660 33696 6.61254 138.862 249.59 395.112 395.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1240 0.000256 2048 350 1380 61056 9.316 7.03034 100.255 209.621 326.325 326.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1270 0.001024 2048 210 420 17088 1.36499 7.10333 52.3427 60.8537 60.9096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 850 0.000512 2048 70 480 35520 3.46858 52.3323 104.785 160.629 160.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1480 3.2e-05 4096 70 3240 607488 95.9116 115.86 3881.79 3447.64 7541.36 7541.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 530 0.001024 1024 70 600 14592 0.720768 0.695872 12.781 26.2912 40.5598 40.6303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1580 3.2e-05 2048 190 1560 579584 85.986 55.9616 1302.33 1677.01 3121.43 3121.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 960 6.4e-05 2048 120 4620 275456 43.8745 28.4572 1352.68 838.721 2263.87 2264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1480 0.000512 4096 320 660 33664 6.61094 138.587 250.127 395.371 395.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1240 0.000256 2048 350 1380 60928 9.32989 7.05021 86.2622 210.365 313.107 313.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1270 0.001024 2048 210 420 17024 1.36352 6.02931 52.2383 59.674 59.7299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 850 0.000512 2048 70 480 35456 3.47315 51.1427 104.701 159.36 159.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1480 3.2e-05 4096 70 3240 607232 96.2388 115.884 3371.78 3452.05 7036.1 7036.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 530 0.001024 1024 70 600 14336 0.714752 0.691936 12.8514 26.0754 40.4074 40.4797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1580 3.2e-05 2048 190 1560 580480 85.9337 56.1575 2826.89 1677.43 4646.55 4646.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 960 6.4e-05 2048 120 4620 276160 43.9418 28.3581 4067.55 839.036 4979.02 4979.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1480 0.000512 4096 320 660 33800 6.61709 108.405 250.108 365.173 365.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1240 0.000256 2048 350 1380 61120 9.39478 7.09795 257.859 209.793 484.246 484.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1270 0.001024 2048 210 420 17200 1.36838 17.8996 52.4672 71.7788 71.8356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 850 0.000512 2048 70 480 35640 3.49005 41.7964 104.947 150.277 150.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1480 3.2e-05 4096 70 3240 607680 96.2998 116.076 10040.5 3449.61 13702.7 13702.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 530 0.001024 1024 70 600 14720 0.72112 0.694272 11.6841 26.2755 39.4461 39.5185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1580 3.2e-05 2048 190 1560 579840 85.8249 56.057 1758.48 1676.62 3577.12 3577.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 960 6.4e-05 2048 120 4620 275840 43.8779 28.3402 2518.18 838.451 3428.99 3429.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1480 0.000512 4096 320 660 33760 6.6089 68.187 250.145 324.985 325.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1240 0.000256 2048 350 1380 60800 9.31827 7.06131 160.053 209.035 385.569 385.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1270 0.001024 2048 210 420 17120 1.3679 11.4128 52.3573 65.1793 65.2356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 850 0.000512 2048 70 480 35600 3.48736 26.2352 104.94 134.705 134.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1480 3.2e-05 4096 70 3240 607520 96.0372 115.966 6237.38 3447.14 9896.69 9896.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 530 0.001024 1024 70 600 14560 0.719264 0.692448 7.24592 26.2186 34.9487 35.0228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1580 3.2e-05 2048 190 1560 578880 86.0549 56.1589 1432.64 1673.89 3248.89 3249.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 960 6.4e-05 2048 120 4620 275520 43.9763 28.4017 2053.14 837.158 2962.81 2962.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1480 0.000512 4096 320 660 33720 6.60896 55.4137 248.744 310.809 310.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1240 0.000256 2048 350 1380 60480 9.37165 7.02464 129.812 209.732 356.039 356.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1270 0.001024 2048 210 420 17040 1.35894 9.04573 52.2153 62.6589 62.7199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 850 0.000512 2048 70 480 35520 3.47562 21.1758 104.76 129.455 129.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1480 3.2e-05 4096 70 3240 607440 96.3072 116.052 5110.13 3450.31 8772.95 8773.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 530 0.001024 1024 70 600 14400 0.719232 0.688192 5.8153 26.042 33.3358 33.4111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1580 3.2e-05 2048 190 1560 579840 85.6855 56.0219 1215.66 1675.24 3032.76 3032.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 960 6.4e-05 2048 120 4620 275200 43.8507 28.3445 1736.95 838.052 2647.33 2647.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1480 0.000512 4096 320 660 33600 6.60448 201.873 248.413 456.937 456.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1240 0.000256 2048 350 1380 60160 9.29434 6.98336 109.527 208.194 334.1 334.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1270 0.001024 2048 210 420 16960 1.35578 7.49568 52.0971 60.9905 61.0501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 850 0.000512 2048 70 480 35520 3.4857 18.3992 104.843 126.77 126.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1480 3.2e-05 4096 70 3240 607360 95.7998 115.811 4327.28 3443.89 7982.93 7983.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 530 0.001024 1024 70 600 14400 0.715488 0.691872 5.19101 26.0879 32.7596 32.8356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1580 3.2e-05 2048 190 1560 580224 85.7317 56.0882 2595.11 1675.77 4412.83 4412.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 960 6.4e-05 2048 120 4620 276096 43.7538 28.4088 3742.6 837.485 4652.38 4652.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1480 0.000512 4096 320 660 33792 6.61616 99.0246 250.831 356.512 356.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1240 0.000256 2048 350 1380 61056 9.32899 7.03693 236.542 209.322 462.332 462.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1270 0.001024 2048 210 420 17184 1.36813 16.1772 52.4086 69.9971 70.0538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 850 0.000512 2048 70 480 35616 3.48733 38.5401 104.828 146.898 146.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1480 3.2e-05 4096 70 3240 607584 95.9776 115.954 9238.2 3451.07 12901.4 12901.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 530 0.001024 1024 70 600 14688 0.7168 0.696256 10.6656 26.206 38.3555 38.4287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1580 3.2e-05 2048 190 1560 579840 85.5967 55.9733 1629.86 1674.58 3446.15 3446.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 960 6.4e-05 2048 120 4620 275712 43.7677 28.2824 2338.1 836.447 3246.74 3246.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1480 0.000512 4096 320 660 33696 6.61459 62.505 249.384 318.549 318.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1240 0.000256 2048 350 1380 61056 9.31597 7.03856 149.311 209.416 375.181 375.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1270 0.001024 2048 210 420 17088 1.36426 10.4785 52.2734 64.1597 64.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 850 0.000512 2048 70 480 35520 3.4775 24.236 104.682 132.44 132.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1480 3.2e-05 4096 70 3240 607488 95.8591 115.832 5785.83 3444.27 9441.95 9442.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 530 0.001024 1024 70 600 14592 0.718848 0.6928 6.9769 26.2687 34.7277 34.8036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1580 3.2e-05 2048 190 1560 579456 85.8477 56.1869 1337.68 1675.23 3155.09 3155.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 960 6.4e-05 2048 120 4620 275328 43.8643 28.3224 1912.75 837.861 2822.94 2823.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1480 0.000512 4096 320 660 33696 6.61709 51.4404 250.181 308.282 308.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1240 0.000256 2048 350 1380 60480 9.3575 7.02454 120.783 209.212 346.479 346.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1270 0.001024 2048 210 420 16992 1.35974 8.75901 52.1585 62.3194 62.3742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 850 0.000512 2048 70 480 35424 3.47194 19.5283 104.588 127.631 127.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1480 3.2e-05 4096 70 3240 607392 96.1012 115.971 4763.78 3451.01 8427.02 8427.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 530 0.001024 1024 70 600 14400 0.720672 0.692224 5.48659 26.2103 33.1808 33.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1580 3.2e-05 2048 190 1560 579072 85.6698 55.9462 1206.69 1673.25 3021.7 3021.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 960 6.4e-05 2048 120 4620 274944 43.8963 28.4621 1724.87 836.925 2634.29 2634.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1480 0.000512 4096 320 660 33600 6.61504 47.0372 249.519 303.215 303.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1240 0.000256 2048 350 1380 60672 9.31286 7.03488 109.822 208.698 334.967 335.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1270 0.001024 2048 210 420 16896 1.35702 8.12691 52.0274 61.5528 61.6087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 850 0.000512 2048 70 480 35328 3.46842 17.8913 104.466 125.867 125.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1480 3.2e-05 4096 70 3240 607488 96.0433 115.873 4298.67 3465.21 7975.96 7976.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 530 0.001024 1024 70 600 14208 0.71952 0.690784 4.94547 26.1411 32.5693 32.6451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1580 3.2e-05 2048 190 1560 577920 86.0749 56.0245 1043.44 1675.58 2861.26 2861.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 960 6.4e-05 2048 120 4620 274560 43.8205 28.4262 1493.03 835.586 2401 2401.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1480 0.000512 4096 320 660 33600 6.61242 40.1889 248.531 295.375 295.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1240 0.000256 2048 350 1380 60480 9.36381 7.03488 94.8657 209.488 320.856 320.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1270 0.001024 2048 210 420 16800 1.35373 6.95661 51.9381 60.2922 60.3495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 850 0.000512 2048 70 480 35280 3.47203 15.7325 104.53 123.778 123.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1480 3.2e-05 4096 70 3240 607200 96.1782 116.003 3726.89 3453.69 7392.92 7393.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 530 0.001024 1024 70 600 14400 0.722944 0.694272 4.38842 26.2268 32.1036 32.1823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1580 3.2e-05 2048 190 1560 579712 86.1071 56.2624 2480.85 1674.62 4297.99 4298.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 960 6.4e-05 2048 120 4620 275968 43.9613 28.3412 3560.72 837.45 4470.61 4470.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1480 0.000512 4096 320 660 33768 6.61578 95.7243 249.68 352.064 352.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1240 0.000256 2048 350 1380 60928 9.37168 7.04938 224.66 209.287 450.471 450.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1270 0.001024 2048 210 420 17192 1.36806 15.6404 52.4368 69.4868 69.5435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 850 0.000512 2048 70 480 35616 3.49184 36.7477 104.823 145.106 145.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1480 3.2e-05 4096 70 3240 607600 96.2603 116.053 8816.53 3454.6 12483.6 12483.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 530 0.001024 1024 70 600 14672 0.719904 0.693888 10.1114 26.185 37.783 37.8555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1580 3.2e-05 2048 190 1560 579712 85.793 56.1341 1575.74 1676.81 3394.63 3394.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 960 6.4e-05 2048 120 4620 275072 43.9195 28.3398 2247.73 837.396 3157.52 3157.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1480 0.000512 4096 320 660 33712 6.62323 61.002 249.789 317.456 317.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1240 0.000256 2048 350 1380 60928 9.36253 7.04342 142.93 209.684 369.122 369.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1270 0.001024 2048 210 420 17136 1.36816 9.94266 52.5012 63.8548 63.9099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 850 0.000512 2048 70 480 35504 3.47773 23.7035 104.802 132.027 132.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1480 3.2e-05 4096 70 3240 607488 96.2333 115.989 5579.48 3451.18 9243.03 9243.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 530 0.001024 1024 70 600 14560 0.718624 0.69232 6.60483 26.1393 34.2264 34.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1580 3.2e-05 2048 190 1560 577920 86.1673 56.1614 1318.72 1673.23 3134.41 3134.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 960 6.4e-05 2048 120 4620 275520 43.9607 28.4039 1887.46 836.879 2796.83 2796.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1480 0.000512 4096 320 660 33600 6.60445 51.714 248.35 306.714 306.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1240 0.000256 2048 350 1380 60480 9.40432 7.04915 119.184 209.674 345.413 345.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1270 0.001024 2048 210 420 16968 1.35962 8.55178 52.1599 62.1126 62.1688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 850 0.000512 2048 70 480 35448 3.48422 19.6806 104.722 127.929 127.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1480 3.2e-05 4096 70 3240 607152 96.5617 116.168 4705.91 3446.34 8365.14 8365.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 530 0.001024 1024 70 600 14448 0.7184 0.688768 5.57757 26.0471 33.1039 33.1817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1580 3.2e-05 2048 190 1560 578816 85.6422 55.9596 1160.52 1673.34 2975.6 2975.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 960 6.4e-05 2048 120 4620 274176 43.954 28.2858 1652.49 837.006 2561.88 2562.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1480 0.000512 4096 320 660 33600 6.62528 45.783 248.647 301.099 301.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1240 0.000256 2048 350 1380 60032 9.2545 6.94886 103.627 207.413 327.344 327.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1270 0.001024 2048 210 420 17024 1.36755 7.23802 52.4554 61.1033 61.1574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 850 0.000512 2048 70 480 35392 3.47658 17.4574 104.713 125.689 125.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1480 3.2e-05 4096 70 3240 607040 95.957 115.875 4131.89 3446.24 7790.12 7790.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 530 0.001024 1024 70 600 14336 0.721024 0.6952 5.04118 28.2072 34.7372 34.8099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1580 3.2e-05 2048 190 1560 577920 85.9752 56.134 1027.56 1670.47 2840.28 2840.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 960 6.4e-05 2048 120 4620 273280 44.1427 28.4037 1460.01 835.662 2368.36 2368.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1480 0.000512 4096 320 660 33320 6.5536 40.8593 247.458 294.913 294.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1240 0.000256 2048 350 1380 59360 9.36531 6.98736 91.8116 208.097 316.362 316.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1270 0.001024 2048 210 420 16800 1.35722 6.97187 51.9908 60.3627 60.4208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 850 0.000512 2048 70 480 35280 3.47546 15.4675 104.524 123.509 123.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1480 3.2e-05 4096 70 3240 607040 96.3967 116.136 3650.29 3444.4 7307.38 7307.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 530 0.001024 1024 70 600 14000 0.7208 0.686528 4.61379 26.0445 32.1338 32.2115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1580 3.2e-05 2048 190 1560 580096 85.759 56.064 2366.26 1675.02 4183.24 4183.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 960 6.4e-05 2048 120 4620 275968 43.8108 28.3214 3299.36 837.73 4209.36 4209.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1480 0.000512 4096 320 660 33792 6.62621 91.1935 249.905 347.768 347.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1240 0.000256 2048 350 1380 60928 9.30902 7.02464 213.543 208.965 438.943 439.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1270 0.001024 2048 210 420 17152 1.36291 14.8301 52.3535 68.5894 68.6449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 850 0.000512 2048 70 480 35584 3.4775 35.207 104.761 143.488 143.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1480 3.2e-05 4096 70 3240 607616 96.0266 115.861 8397.46 3448.64 12058.1 12058.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 530 0.001024 1024 70 600 14720 0.722336 0.695584 9.72771 26.3044 37.5213 37.5972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1580 3.2e-05 2048 190 1560 579584 85.7801 56.2567 1609.22 1675.69 3427.08 3427.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 960 6.4e-05 2048 120 4620 275456 43.8865 28.3771 2193.71 837.972 3104.07 3104.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1480 0.000512 4096 320 660 33664 6.6111 62.5746 249.651 318.881 318.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1240 0.000256 2048 350 1380 60928 9.33002 7.02054 145.956 209.281 371.69 371.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1270 0.001024 2048 210 420 17024 1.36096 10.0826 52.191 63.6768 63.7317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 850 0.000512 2048 70 480 35456 3.47478 23.9695 104.608 132.094 132.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1480 3.2e-05 4096 70 3240 607232 96.1863 115.865 5753.58 3447.42 9413.21 9413.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 530 0.001024 1024 70 600 14336 0.715584 0.689024 6.63523 26.0529 34.1645 34.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1580 3.2e-05 2048 190 1560 579072 85.6412 55.9436 1335.69 1674.61 3152.02 3152.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 960 6.4e-05 2048 120 4620 274944 43.8849 28.2795 1811.58 837.597 2721.48 2721.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1480 0.000512 4096 320 660 33600 6.61238 52.6142 249.646 308.918 308.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1240 0.000256 2048 350 1380 60672 9.30243 7.00413 121.491 209.582 347.48 347.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1270 0.001024 2048 210 420 16896 1.35578 8.8888 52.0688 62.3562 62.4136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 850 0.000512 2048 70 480 35328 3.46282 19.882 104.533 127.921 127.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1480 3.2e-05 4096 70 3240 607488 96.0548 115.903 4781.91 3452.7 8446.73 8446.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 530 0.001024 1024 70 600 14208 0.718848 0.692224 5.5239 26.1649 33.1718 33.2493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1580 3.2e-05 2048 190 1560 579584 85.7967 56.0655 1239.46 1676.17 3057.64 3057.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 960 6.4e-05 2048 120 4620 274432 43.7972 28.2747 1626.82 835.812 2534.84 2534.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1480 0.000512 4096 320 660 33536 6.61309 48.8885 247.229 302.774 302.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1240 0.000256 2048 350 1380 60416 9.37293 7.05898 111.563 209.561 337.661 337.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1270 0.001024 2048 210 420 16896 1.36118 7.73549 52.1996 61.3389 61.3958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 850 0.000512 2048 70 480 35328 3.47427 19.0683 104.635 127.219 127.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1480 3.2e-05 4096 70 3240 607232 95.9866 115.883 4421.84 3446.97 8080.85 8080.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 530 0.001024 1024 70 600 13824 0.718848 0.68608 5.02829 25.8872 32.3937 32.4727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1580 3.2e-05 2048 190 1560 578560 85.9497 56.0067 1129.51 1676.08 2947.69 2947.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 960 6.4e-05 2048 120 4620 271360 43.7979 28.2849 1475.92 831.652 2379.79 2379.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1480 0.000512 4096 320 660 33280 6.55642 43.3112 247.647 297.56 297.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1240 0.000256 2048 350 1380 58880 9.28486 6.95062 100.432 206.955 323.721 323.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1270 0.001024 2048 210 420 16640 1.34349 7.55379 51.675 60.6152 60.6722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 850 0.000512 2048 70 480 35200 3.45933 16.6575 104.44 124.6 124.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1480 3.2e-05 4096 70 3240 607360 95.9383 115.874 4038.63 3446.46 7697.06 7697.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 530 0.001024 1024 70 600 14080 0.72608 0.694656 5.09683 26.3138 32.9011 32.9748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1580 3.2e-05 2048 190 1536 581888 85.5438 56.0193 1995.53 1677.43 3814.68 3814.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 960 6.4e-05 2048 120 4608 275712 43.8 28.3279 2899.06 838.48 3809.81 3809.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1480 0.000512 4096 320 640 33984 6.6209 135.328 250.327 392.321 392.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1240 0.000256 2048 350 1408 60928 9.3463 7.03693 185.537 209.795 411.814 411.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1270 0.001024 2048 210 448 17056 1.37155 13.3819 52.4795 67.276 67.3331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 850 0.000512 2048 70 512 35424 3.4857 31.9643 104.965 140.456 140.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1480 3.2e-05 4096 70 3264 607424 96.006 115.866 7291.49 3452.82 10956.3 10956.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 530 0.001024 1024 70 640 14464 0.718848 0.695808 8.67734 26.2917 36.4538 36.5286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1580 3.2e-05 2048 190 1536 581632 85.5786 56.0084 1282.05 1674.97 3098.76 3098.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 960 6.4e-05 2048 120 4608 275456 43.8845 28.2876 1853.59 837.609 2763.51 2763.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1480 0.000512 4096 320 640 33920 6.62509 135.109 248.787 390.566 390.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1240 0.000256 2048 350 1408 60672 9.31754 7.07667 119.07 208.965 344.534 344.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1270 0.001024 2048 210 448 17024 1.36957 8.8023 52.4138 62.6291 62.6894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 850 0.000512 2048 70 512 35392 3.48822 21.0739 104.846 129.454 129.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1480 3.2e-05 4096 70 3264 607360 96.1068 115.935 4675.97 3449.03 8337.2 8337.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 530 0.001024 1024 70 640 14464 0.72256 0.698336 5.74995 26.3046 33.5483 33.6239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1580 3.2e-05 2048 190 1536 581376 85.5696 55.9854 1367.22 1675.05 3183.98 3184.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 960 6.4e-05 2048 120 4608 274944 43.8468 28.3358 1524.68 836.674 2433.68 2433.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1480 0.000512 4096 320 640 33888 6.61709 133.593 249.347 389.601 389.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1240 0.000256 2048 350 1408 60672 9.33888 7.0544 98.1002 209.473 324.066 324.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1270 0.001024 2048 210 448 16992 1.36486 7.36845 52.4352 61.2119 61.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 850 0.000512 2048 70 512 35328 3.48058 52.3935 104.805 160.722 160.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1480 3.2e-05 4096 70 3264 607104 95.9422 115.915 3861.2 3450.26 7523.47 7523.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 530 0.001024 1024 70 640 14400 0.720448 0.694496 5.00733 26.2709 32.7633 32.8388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1580 3.2e-05 2048 190 1536 581632 85.6449 56.0308 1242.85 1675.46 3060.14 3060.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 960 6.4e-05 2048 120 4608 275456 43.8716 28.4434 1323.57 837.831 2233.86 2234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1480 0.000512 4096 320 640 33792 6.60352 134.492 247.343 388.484 388.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1240 0.000256 2048 350 1408 60416 9.352 7.0185 85.1396 209.213 310.826 310.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1270 0.001024 2048 210 448 16896 1.36355 6.3352 52.2404 59.9831 60.0392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 850 0.000512 2048 70 512 35328 3.48979 52.6579 104.851 161.043 161.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1480 3.2e-05 4096 70 3264 606976 96.1505 115.905 3342.23 3451.52 7005.97 7006.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 530 0.001024 1024 70 640 14080 0.714816 0.692 13.1038 26.0509 40.6323 40.7081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1580 3.2e-05 2048 190 1536 581760 85.7226 56.148 2682.44 1676.2 4500.66 4500.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 960 6.4e-05 2048 120 4608 275840 43.9711 28.418 3896.36 837.774 4806.67 4806.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1480 0.000512 4096 320 640 33960 6.61914 101.992 249.61 358.267 358.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1240 0.000256 2048 350 1408 60960 9.40096 7.04954 250.187 209.635 476.379 476.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1270 0.001024 2048 210 448 17040 1.36774 17.981 52.4056 71.7983 71.8577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 850 0.000512 2048 70 512 35400 3.49376 42.9504 104.832 151.321 151.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1480 3.2e-05 4096 70 3264 607440 96.4014 116.129 9771.79 3446.46 13430.9 13431.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 530 0.001024 1024 70 640 14400 0.722496 0.696128 11.5518 26.2612 39.301 39.3775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1580 3.2e-05 2048 190 1536 581120 85.5513 56.0939 1636.15 1677.07 3455.01 3455.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 960 6.4e-05 2048 120 4608 275840 43.8637 28.3616 2372.18 838.688 3283.23 3283.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1480 0.000512 4096 320 640 33920 6.61418 62.4707 249.801 318.927 318.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1240 0.000256 2048 350 1408 60480 9.33075 7.02829 152.062 209.09 377.611 377.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1270 0.001024 2048 210 448 16960 1.36448 10.9783 52.3552 64.7417 64.7987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 850 0.000512 2048 70 512 35360 3.49232 25.934 104.936 134.404 134.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1480 3.2e-05 4096 70 3264 607200 96.1411 116.069 5924.48 3460.58 9597.42 9597.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 530 0.001024 1024 70 640 14240 0.7168 0.692416 7.33056 26.2291 35.0405 35.1129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1580 3.2e-05 2048 190 1536 580800 85.7849 56.1134 1351.53 1674.11 3167.69 3167.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 960 6.4e-05 2048 120 4608 275520 43.9466 28.3534 1958.53 837.396 2868.36 2868.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1480 0.000512 4096 320 640 33840 6.61094 51.7171 248.303 306.675 306.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1240 0.000256 2048 350 1408 60480 9.36925 7.0337 125.909 209.033 351.447 351.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1270 0.001024 2048 210 448 16920 1.35648 9.24877 52.3035 62.9514 63.0074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 850 0.000512 2048 70 512 35280 3.47626 21.5713 104.742 129.832 129.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1480 3.2e-05 4096 70 3264 607200 96.402 116.135 4916.8 3446.77 8576.27 8576.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 530 0.001024 1024 70 640 14160 0.717312 0.689952 5.92493 26.0493 33.4543 33.5299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1580 3.2e-05 2048 190 1536 581120 85.4467 56.1541 1161.44 1675.61 2978.79 2978.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 960 6.4e-05 2048 120 4608 275200 43.8557 28.3228 1679.29 838.068 2589.67 2589.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1480 0.000512 4096 320 640 33760 6.60733 182.541 247.169 436.362 436.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1240 0.000256 2048 350 1408 60160 9.29133 6.99363 107.524 208.233 332.141 332.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1270 0.001024 2048 210 448 16800 1.36054 7.77309 52.0769 61.2543 61.3128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 850 0.000512 2048 70 512 35200 3.47347 18.4718 104.615 126.603 126.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1480 3.2e-05 4096 70 3264 607040 95.9165 115.9 4219.69 3446.4 7878.06 7878.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 530 0.001024 1024 70 640 14080 0.717376 0.690176 5.03232 26.0969 32.608 32.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1580 3.2e-05 2048 190 1536 580800 85.8161 56.1623 1059.59 1673.97 2875.68 2875.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 960 6.4e-05 2048 120 4608 275200 43.9783 28.3432 1532.82 837.293 2442.58 2442.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1480 0.000512 4096 320 640 33800 6.61402 179.271 249.516 435.448 435.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1240 0.000256 2048 350 1408 60000 9.3695 7.03283 98.0723 208.766 323.346 323.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1270 0.001024 2048 210 448 16800 1.36077 7.2456 52.1869 60.8371 60.8911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 850 0.000512 2048 70 512 35200 3.47763 67.9465 104.72 176.19 176.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1480 3.2e-05 4096 70 3264 607200 96.3289 116.165 3868.32 3447.58 7528.55 7528.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 530 0.001024 1024 70 640 14000 0.72032 0.692224 4.90019 26.1488 32.5308 32.6083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1580 3.2e-05 2048 190 1536 581760 85.514 56.2033 2471.96 1677.12 4290.95 4291.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 960 6.4e-05 2048 120 4608 275712 43.8095 28.4015 3597.01 838.162 4507.52 4507.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1480 0.000512 4096 320 640 33984 6.61914 94.1947 248.818 349.675 349.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1240 0.000256 2048 350 1408 60864 9.33949 7.03898 230.038 209.492 456.011 456.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1270 0.001024 2048 210 448 17040 1.36925 16.7203 52.4739 70.6055 70.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 850 0.000512 2048 70 512 35376 3.48563 39.3291 104.88 147.737 147.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1480 3.2e-05 4096 70 3264 607296 96.1122 115.976 8997.6 3451.56 12661.4 12661.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 530 0.001024 1024 70 640 14400 0.72 0.692512 10.9779 26.2259 38.6882 38.7629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1580 3.2e-05 2048 190 1536 581376 85.4166 55.999 1547.2 1674.8 3363.55 3363.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 960 6.4e-05 2048 120 4608 274944 43.8582 28.3121 2242.36 836.553 3151.21 3151.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1480 0.000512 4096 320 640 33888 6.61523 58.5073 249.328 314.498 314.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1240 0.000256 2048 350 1408 60672 9.34925 7.03622 143.822 209.441 369.753 369.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1270 0.001024 2048 210 448 16992 1.36912 10.7709 52.4263 64.6082 64.6668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 850 0.000512 2048 70 512 35328 3.48134 24.908 104.786 133.219 133.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1480 3.2e-05 4096 70 3264 607104 95.9435 115.9 5631.46 3446.78 9290.25 9290.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 530 0.001024 1024 70 640 14400 0.72288 0.695296 7.15088 26.2697 34.9131 34.9878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1580 3.2e-05 2048 190 1536 580608 85.6619 56.3265 1268.97 1676.2 3087.3 3087.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 960 6.4e-05 2048 120 4608 275328 43.8788 28.3322 1838.91 838.331 2749.59 2749.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1480 0.000512 4096 320 640 33840 6.62022 48.2983 248.665 303.625 303.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1240 0.000256 2048 350 1408 60480 9.34624 7.05331 117.655 209.207 343.363 343.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1270 0.001024 2048 210 448 16848 1.35776 8.99277 52.2057 62.5982 62.6525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 850 0.000512 2048 70 512 35280 3.47946 20.0895 104.864 128.476 128.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1480 3.2e-05 4096 70 3264 607104 96.1367 116.021 4638.71 3454.58 8305.6 8305.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 530 0.001024 1024 70 640 14112 0.718944 0.692608 5.63443 26.2227 33.3418 33.4152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1580 3.2e-05 2048 190 1536 580608 85.5008 56.064 1127.6 1672.72 2942.02 2942.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 960 6.4e-05 2048 120 4608 274944 43.8757 28.3097 1630 836.662 2538.98 2539.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1480 0.000512 4096 320 640 33792 6.62157 42.8093 248.331 297.807 297.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1240 0.000256 2048 350 1408 59904 9.32762 6.99962 103.872 208.63 328.931 329.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1270 0.001024 2048 210 448 16896 1.36384 8.25043 52.4151 62.0735 62.1299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 850 0.000512 2048 70 512 35136 3.46931 18.1473 104.514 126.172 126.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1480 3.2e-05 4096 70 3264 607104 96.0014 115.952 4097.47 3452.8 7762.38 7762.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 530 0.001024 1024 70 640 14208 0.719424 0.694272 4.98544 26.1329 32.6047 32.6779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1580 3.2e-05 2048 190 1536 579840 85.7287 56.0605 991.403 1674.43 2807.76 2807.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 960 6.4e-05 2048 120 4608 274560 43.8039 28.3298 1433.49 835.013 2340.77 2340.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1480 0.000512 4096 320 640 33600 6.58022 37.5706 248.326 292.52 292.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1240 0.000256 2048 350 1408 60480 9.36822 7.03219 92.0026 209.351 317.859 317.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1270 0.001024 2048 210 448 16800 1.35782 7.14147 52.3063 60.8486 60.9066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 850 0.000512 2048 70 512 35040 3.46746 16.128 104.415 124.052 124.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1480 3.2e-05 4096 70 3264 606720 96.0997 116.075 3619.83 3448.1 7280.26 7280.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 530 0.001024 1024 70 640 13920 0.720736 0.69248 4.51094 26.2103 32.2049 32.2785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1580 3.2e-05 2048 190 1536 581504 85.7586 56.1252 2323.89 1676.27 4142.19 4142.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 960 6.4e-05 2048 120 4608 275520 44.0064 28.3789 3367.29 838.381 4278.2 4278.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1480 0.000512 4096 320 640 33936 6.61859 89.0085 249.642 345.312 345.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1240 0.000256 2048 350 1408 60704 9.39936 7.04998 215.593 209.488 441.63 441.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1270 0.001024 2048 210 448 17024 1.36944 15.878 52.4429 69.7314 69.7896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 850 0.000512 2048 70 512 35392 3.49178 37.1653 104.931 145.63 145.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1480 3.2e-05 4096 70 3264 607264 96.3469 116.136 8440.56 3462.13 12115.3 12115.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 530 0.001024 1024 70 640 14336 0.720416 0.692448 10.0004 26.2179 37.6996 37.7715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1580 3.2e-05 2048 190 1536 581504 85.5431 56.1504 1478 1675.24 3295.09 3295.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 960 6.4e-05 2048 120 4608 275072 43.9038 28.2972 2137.86 836.628 3046.83 3046.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1480 0.000512 4096 320 640 33824 6.61373 56.961 249.091 312.71 312.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1240 0.000256 2048 350 1408 60480 9.3711 7.15219 136.523 209.575 362.722 362.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1270 0.001024 2048 210 448 16912 1.3591 10.0297 52.2543 63.6862 63.7423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 850 0.000512 2048 70 512 35280 3.48122 23.9759 104.705 132.206 132.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1480 3.2e-05 4096 70 3264 607040 96.2328 116.058 5377.97 3447.06 9037.48 9037.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 530 0.001024 1024 70 640 14112 0.716224 0.690976 6.40781 26.119 34.0035 34.0774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1580 3.2e-05 2048 190 1536 580608 85.7515 56.0549 1247.35 1674.38 3063.68 3063.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 960 6.4e-05 2048 120 4608 274176 44.1851 28.3441 1797.82 837.456 2707.94 2708.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1480 0.000512 4096 320 640 33768 6.61504 48.3533 250.301 305.314 305.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1240 0.000256 2048 350 1408 60480 9.40899 7.05347 115.809 209.923 342.295 342.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1270 0.001024 2048 210 448 16800 1.35818 8.71424 52.1554 62.2699 62.3275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 850 0.000512 2048 70 512 35280 3.48906 20.0554 104.941 128.526 128.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1480 3.2e-05 4096 70 3264 606816 96.471 116.204 4553.95 3450.5 8217.28 8217.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 530 0.001024 1024 70 640 14112 0.716928 0.689472 5.69043 26.0648 33.2305 33.3056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1580 3.2e-05 2048 190 1536 580608 85.422 56.0455 1096.93 1674.33 2912.86 2912.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 960 6.4e-05 2048 120 4608 274176 43.9414 28.2835 1578.5 837.509 2488.36 2488.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1480 0.000512 4096 320 640 33600 6.57293 43.1224 249.444 299.182 299.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1240 0.000256 2048 350 1408 59136 9.27667 7.04307 99.6893 207.538 323.647 323.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1270 0.001024 2048 210 448 16800 1.36365 7.41795 52.2913 61.1154 61.1718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 850 0.000512 2048 70 512 35168 3.4816 17.8401 104.782 126.149 126.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1480 3.2e-05 4096 70 3264 606592 95.8649 115.942 3991.18 3454.14 7657.28 7657.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 530 0.001024 1024 70 640 13888 0.72048 0.693984 5.16118 26.2921 32.9386 33.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1580 3.2e-05 2048 190 1536 577920 85.925 56.0407 969.086 1671.95 2783.14 2783.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 960 6.4e-05 2048 120 4608 273280 44.1357 28.3269 1396.13 836.382 2305.11 2305.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1480 0.000512 4096 320 640 33600 6.59334 37.6934 247.79 292.119 292.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1240 0.000256 2048 350 1408 59360 9.36163 7.00006 89.7471 208.328 314.547 314.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1270 0.001024 2048 210 448 16800 1.36397 7.0944 52.4406 60.9411 60.9994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 850 0.000512 2048 70 512 35000 3.46931 15.8003 104.47 123.781 123.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1480 3.2e-05 4096 70 3264 606480 96.3914 116.177 3537.89 3465.98 7216.58 7216.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 530 0.001024 1024 70 640 14000 0.718848 0.692 4.70979 26.0598 32.2496 32.3275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1580 3.2e-05 2048 190 1536 581632 85.5056 56.0891 2305.13 1676.62 4123.49 4123.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 960 6.4e-05 2048 120 4608 275456 43.8593 28.2859 3253.81 838.885 4164.98 4165.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1480 0.000512 4096 320 640 33920 6.6113 88.335 249.668 344.659 344.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1240 0.000256 2048 350 1408 60672 9.31696 7.01421 213.388 209.164 438.981 439.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1270 0.001024 2048 210 448 17024 1.37139 15.6692 52.4638 69.5476 69.6054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 850 0.000512 2048 70 512 35392 3.49389 37.2244 104.955 145.715 145.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1480 3.2e-05 4096 70 3264 607360 96.109 115.916 8414.07 3448.95 12075.2 12075.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 530 0.001024 1024 70 640 14464 0.720768 0.694816 10.2532 26.3279 38.0707 38.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1580 3.2e-05 2048 190 1536 581632 85.4833 55.9815 1554.55 1676.84 3372.99 3373.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 960 6.4e-05 2048 120 4608 275456 43.8682 28.298 2129.85 838.631 3040.78 3040.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1480 0.000512 4096 320 640 33792 6.60221 59.1655 249.383 315.195 315.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1240 0.000256 2048 350 1408 60416 9.36314 7.02669 144.046 209.342 369.884 369.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1270 0.001024 2048 210 448 16896 1.36397 10.5778 52.2927 64.2779 64.3344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 850 0.000512 2048 70 512 35328 3.48592 25.1679 104.948 133.646 133.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1480 3.2e-05 4096 70 3264 606976 96.1779 115.926 5670.36 3454.4 9337.02 9337.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 530 0.001024 1024 70 640 14080 0.715392 0.690176 6.89363 26.0725 34.4426 34.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1580 3.2e-05 2048 190 1536 580608 85.4919 55.9452 1285.65 1673.01 3100.25 3100.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 960 6.4e-05 2048 120 4608 274944 43.8907 28.2671 1755.87 836.819 2664.98 2665.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1480 0.000512 4096 320 640 33792 6.61728 49.2052 249.362 305.227 305.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1240 0.000256 2048 350 1408 59904 9.33837 7.00544 117.906 208.779 343.131 343.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1270 0.001024 2048 210 448 16896 1.36333 9.22624 52.4251 63.0598 63.1194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 850 0.000512 2048 70 512 35136 3.47546 20.7404 104.53 128.789 128.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1480 3.2e-05 4096 70 3264 607104 96.0041 115.976 4717.77 3447.87 8377.78 8377.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 530 0.001024 1024 70 640 14208 0.720896 0.692224 5.75606 26.1388 33.3778 33.4541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1580 3.2e-05 2048 190 1536 581632 85.473 56.0578 1187.12 1677.34 3006.13 3006.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 960 6.4e-05 2048 120 4608 274432 43.7812 28.2565 1585.05 836.313 2493.53 2493.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1480 0.000512 4096 320 640 33536 6.56384 45.8724 248.365 300.844 300.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1240 0.000256 2048 350 1408 60416 9.37382 7.03056 109.701 209.706 335.91 336.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1270 0.001024 2048 210 448 16640 1.35392 7.98502 51.9603 61.3426 61.4011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 850 0.000512 2048 70 512 35072 3.47136 19.5721 104.622 127.707 127.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1480 3.2e-05 4096 70 3264 606720 95.9602 115.933 4334.03 3452.09 7998.17 7998.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 530 0.001024 1024 70 640 13824 0.7152 0.687872 5.17667 25.9117 32.5628 32.6367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1580 3.2e-05 2048 190 1536 581120 85.5968 56.1203 1094.47 1677.68 2914.02 2914.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 960 6.4e-05 2048 120 4608 271360 43.8275 28.1477 1432.19 832.455 2336.76 2336.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1480 0.000512 4096 320 640 33600 6.6064 42.5801 247.393 296.624 296.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1240 0.000256 2048 350 1408 58880 9.2769 6.94118 99.8135 207.156 323.292 323.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1270 0.001024 2048 210 448 16640 1.36192 7.88806 52.134 61.4273 61.4851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 850 0.000512 2048 70 512 34880 3.45181 17.4116 104.286 125.194 125.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1480 3.2e-05 4096 70 3264 606720 95.9929 115.968 4009.2 3453.53 7674.86 7675.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 530 0.001024 1024 70 640 14080 0.726976 0.697696 5.32218 28.7027 35.5241 35.5963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1580 3.2e-05 2048 190 1536 580608 85.5433 55.9665 1036.2 1675.12 2852.97 2853.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 960 6.4e-05 2048 120 4608 273408 43.8131 28.2139 1344.78 834.011 2250.96 2251.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1480 0.000512 4096 320 640 33408 6.56048 39.4715 246.959 293.036 293.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1240 0.000256 2048 350 1408 58368 9.29536 6.93827 93.8375 207.333 317.503 317.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1270 0.001024 2048 210 448 16512 1.34995 7.45037 51.9644 60.8072 60.8665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 850 0.000512 2048 70 512 34944 3.47322 16.7571 105.359 125.632 125.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1480 3.2e-05 4096 70 3264 606720 96.1219 115.936 3798.56 3451.1 7461.88 7462.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 530 0.001024 1024 70 640 13056 0.706752 0.669792 4.52483 25.3903 31.362 31.4378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1580 3.2e-05 2048 190 1536 581888 86.5145 56.0915 3637.8 1677.36 5457.92 5458.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 960 6.4e-05 2048 120 4608 274688 44.0277 28.3136 2885.06 839.626 3797.17 3797.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1480 0.000512 4096 320 640 34016 6.62528 150.387 249.297 406.354 406.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1240 0.000256 2048 350 1408 59200 9.45539 7.0615 308.477 209.753 534.854 534.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1270 0.001024 2048 210 512 16752 1.37587 23.6728 52.541 77.6338 77.6913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 850 0.000512 2048 70 512 35440 3.48522 52.0745 104.96 160.566 160.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1480 3.2e-05 4096 70 3328 606624 96.4549 116.129 13832.1 3460.39 17505.2 17505.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 530 0.001024 1024 70 640 13664 0.722944 0.694304 13.3652 26.3144 41.1712 41.2467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1580 3.2e-05 2048 190 1536 581888 85.369 56.191 2227.03 1677.63 4046.36 4046.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 960 6.4e-05 2048 120 4608 274432 43.9207 28.4095 3235.29 838.557 4146.32 4146.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1480 0.000512 4096 320 640 33984 6.62118 142.498 249.902 399.065 399.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1240 0.000256 2048 350 1408 59136 9.40656 7.04234 206.854 209.82 433.224 433.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1270 0.001024 2048 210 512 16736 1.37216 16.8262 52.5429 70.7853 70.8426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 850 0.000512 2048 70 512 35424 3.48774 36.149 104.982 144.661 144.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1480 3.2e-05 4096 70 3328 606592 95.8408 116.002 8303.45 3458.56 11974 11974.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 530 0.001024 1024 70 640 13632 0.720256 0.695904 9.89878 26.2948 37.6818 37.7587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1580 3.2e-05 2048 190 1536 581632 85.4672 56.0232 1439.5 1675.37 3256.5 3256.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 960 6.4e-05 2048 120 4608 274432 43.9792 28.3218 2096.07 837.829 3006.33 3006.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1480 0.000512 4096 320 640 33920 6.624 142.099 250.563 399.33 399.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1240 0.000256 2048 350 1408 58880 9.3784 7.08086 133.604 209.009 359.172 359.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1270 0.001024 2048 210 512 16704 1.37152 11.2539 52.4904 65.1567 65.2172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 850 0.000512 2048 70 512 35392 3.49091 23.3923 104.87 131.795 131.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1480 3.2e-05 4096 70 3328 606464 95.984 116.038 5361.13 3451.26 9024.56 9024.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 530 0.001024 1024 70 640 13568 0.722944 0.695168 6.44694 26.3099 34.2472 34.3224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1580 3.2e-05 2048 190 1536 581376 85.4473 56.06 1173.24 1675.06 2989.95 2990.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 960 6.4e-05 2048 120 4608 273408 44.0059 28.2837 1692.27 836.67 2601.36 2601.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1480 0.000512 4096 320 640 33888 6.61165 138.156 234.935 379.749 379.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1240 0.000256 2048 350 1408 58752 9.41082 7.02669 108.208 209.476 334.219 334.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1270 0.001024 2048 210 512 16608 1.36397 9.36179 52.3284 63.0967 63.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 850 0.000512 2048 70 512 35328 3.48042 19.0732 104.808 127.405 127.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1480 3.2e-05 4096 70 3328 606336 95.9095 116.013 4390.05 3455.77 8057.89 8058.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 530 0.001024 1024 70 640 13440 0.719296 0.694112 5.69091 26.2719 33.4507 33.5241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1580 3.2e-05 2048 190 1536 581632 85.4821 56.0251 1050.4 1675.71 2867.77 2867.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 960 6.4e-05 2048 120 4608 274432 44.0127 28.2864 1520.67 838.082 2431.2 2431.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1480 0.000512 4096 320 640 33792 6.60426 140.588 248.237 395.473 395.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1240 0.000256 2048 350 1408 58880 9.40656 7.02915 97.3007 209.203 323.045 323.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1270 0.001024 2048 210 512 16640 1.36806 8.11008 52.4955 62.0162 62.0753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 850 0.000512 2048 70 512 35328 3.48979 17.6538 104.88 126.066 126.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1480 3.2e-05 4096 70 3328 606208 96.1063 116.011 3922.9 3452.98 7588.16 7588.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 530 0.001024 1024 70 640 13312 0.719136 0.690176 4.68902 26.0557 32.2254 32.3006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1580 3.2e-05 2048 190 1536 581120 85.5041 56.0074 1311.99 1675.7 3129.35 3129.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 960 6.4e-05 2048 120 4608 273920 43.9584 28.2993 1391.89 838.184 2302.47 2302.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1480 0.000512 4096 320 640 33760 6.6056 140.652 248.216 395.517 395.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1240 0.000256 2048 350 1408 58240 9.35677 6.99802 88.4999 208.25 313.205 313.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1270 0.001024 2048 210 512 16480 1.35782 8.14474 52.1487 61.6928 61.7492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 850 0.000512 2048 70 512 35200 3.47341 55.3982 104.619 163.535 163.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1480 3.2e-05 4096 70 3328 606080 95.8348 116.023 3588.27 3457.17 7257.46 7257.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 530 0.001024 1024 70 640 13120 0.718848 0.692128 4.78096 26.0979 32.3596 32.4321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1580 3.2e-05 2048 190 1536 580608 85.5972 56.2237 1238.29 1674.45 3054.71 3054.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 960 6.4e-05 2048 120 4608 273408 44.0791 28.3166 1282.7 837.534 2192.76 2192.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1480 0.000512 4096 320 640 33792 6.61533 140.413 248.531 395.603 395.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1240 0.000256 2048 350 1408 58368 9.38566 7.00198 83.6512 208.855 308.996 309.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1270 0.001024 2048 210 512 16512 1.36269 7.72682 52.366 61.4985 61.5543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 850 0.000512 2048 70 512 35136 3.46931 55.0008 104.622 163.136 163.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1480 3.2e-05 4096 70 3328 606336 96.0305 116.04 3320.91 3460.42 6993.55 6993.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 530 0.001024 1024 70 640 13056 0.718944 0.693728 3.99901 26.1627 31.6447 31.7194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1580 3.2e-05 2048 190 1536 580608 85.4605 56.0804 1201.21 1673.15 3016.05 3016.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 960 6.4e-05 2048 120 4608 272384 44.1428 28.3832 1201.39 836.914 2110.97 2111.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1480 0.000512 4096 320 640 33600 6.57408 139.558 246.462 392.639 392.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1240 0.000256 2048 350 1408 57344 9.34502 6.95501 76.4374 207.391 300.233 300.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1270 0.001024 2048 210 512 16352 1.3568 7.05824 51.9787 60.4367 60.4951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 850 0.000512 2048 70 512 35168 3.48147 55.3738 104.704 163.604 163.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1480 3.2e-05 4096 70 3328 606144 95.8817 115.991 3116.34 3456.19 6784.56 6784.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 530 0.001024 1024 70 640 13440 0.719168 0.6944 13.5688 26.2681 41.3224 41.3956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1580 3.2e-05 2048 190 1536 581632 85.588 56.157 1158.22 1676.11 2976.22 2976.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 960 6.4e-05 2048 120 4608 272384 44.026 28.2436 1142.22 835.706 2050.33 2050.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1480 0.000512 4096 320 640 33536 6.56067 139.62 246.115 392.342 392.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1240 0.000256 2048 350 1408 58368 9.43725 7.03507 73.7359 209.555 299.865 299.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1270 0.001024 2048 210 512 16384 1.35472 6.08384 52.1494 59.6324 59.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 850 0.000512 2048 70 512 35072 3.46899 54.8476 104.541 162.902 162.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1480 3.2e-05 4096 70 3328 606208 95.8922 116.03 2965.06 3452.32 6629.46 6629.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 530 0.001024 1024 70 640 12800 0.712704 0.686592 12.861 25.8868 40.2175 40.2904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1580 3.2e-05 2048 190 1560 578816 86.2867 55.9446 3498.92 1673.12 5314.41 5314.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 960 6.4e-05 2048 120 4620 274176 43.9571 28.2942 1117.79 837.075 2027.25 2027.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1480 0.000512 4096 320 660 33600 6.61376 138.396 250.672 395.727 395.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1240 0.000256 2048 350 1380 60032 9.2871 6.99946 308.293 207.385 532.064 532.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1270 0.001024 2048 210 420 17024 1.37459 20.9836 52.4539 74.8556 74.9131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 850 0.000512 2048 70 480 35392 3.47498 52.1159 104.706 160.339 160.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1480 3.2e-05 4096 70 3240 607040 96.445 115.88 12392.8 3449.42 16054.7 16054.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 530 0.001024 1024 70 600 14336 0.720128 0.6952 12.8665 26.268 40.6222 40.6948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1580 3.2e-05 2048 190 1536 580608 85.6411 55.9739 1343.97 1673.11 3158.83 3159.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 960 6.4e-05 2048 120 4608 274176 43.9461 28.3228 1090.45 836.9 1999.76 1999.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1480 0.000512 4096 320 640 33600 6.57613 133.346 247.684 387.649 387.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1240 0.000256 2048 350 1408 59136 9.32256 6.95382 298.189 207.381 521.969 522.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1270 0.001024 2048 210 448 16800 1.36358 20.6236 52.2588 74.289 74.3455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 850 0.000512 2048 70 512 35168 3.50208 52.777 104.708 161.029 161.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1480 3.2e-05 4096 70 3264 606592 96.5076 115.947 12326.2 3453.87 15992.7 15992.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 530 0.001024 1024 70 640 13888 0.718848 0.69568 12.9488 26.2695 40.7022 40.7778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1580 3.2e-05 2048 190 1550 577920 86.7923 56.0891 3587.6 1672.42 5403.04 5403.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 960 6.4e-05 2048 120 4650 273280 44.1221 28.3246 1130.64 836.743 2039.97 2040.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1480 0.000512 4096 320 650 33600 6.60694 138.265 250.218 395.138 395.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1240 0.000256 2048 350 1400 59360 9.40067 7.06419 311.851 208.327 536.748 536.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1270 0.001024 2048 210 450 16800 1.37315 21.5982 52.49 75.5039 75.5612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 850 0.000512 2048 70 500 35000 3.44826 51.6753 104.272 159.439 159.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1480 3.2e-05 4096 70 3250 607040 97.0194 116.126 12687.2 3453.69 16354.2 16354.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 530 0.001024 1024 70 600 14000 0.71696 0.688192 13.026 26.0667 40.5721 40.6439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1580 3.2e-05 2048 190 1536 580160 86.5198 56.0128 3554.31 1672.24 5369.23 5369.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 960 6.4e-05 2048 120 4608 273280 44.1525 28.3379 1116.57 836.748 2025.95 2026.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1480 0.000512 4096 320 672 33320 6.60234 139.487 248.68 394.813 394.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1240 0.000256 2048 350 1392 59360 9.4063 7.08877 310.745 208.31 535.653 535.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1270 0.001024 2048 210 432 16800 1.35987 20.3717 52.2236 73.9972 74.0516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 850 0.000512 2048 70 480 35280 3.47546 51.1835 104.636 159.337 159.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1480 3.2e-05 4096 70 3216 606480 96.7811 116.21 12430.7 3454.43 16098.3 16098.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 530 0.001024 1024 70 624 14000 0.717248 0.688512 13.5228 26.0637 41.0632 41.1354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1580 3.2e-05 2048 190 1504 581632 86.6687 56.119 3351.22 1677.19 5171.35 5171.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 960 6.4e-05 2048 120 4608 275456 43.8935 28.3489 1294.4 839.65 2206.43 2206.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1480 0.000512 4096 320 640 33792 6.60528 133.235 249.86 389.744 389.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1240 0.000256 2048 350 1376 60928 9.36954 7.08691 309.286 209.386 535.231 535.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1270 0.001024 2048 210 416 17152 1.37421 19.9432 52.5299 73.8887 73.9469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 850 0.000512 2048 70 480 35456 3.47408 50.2058 104.723 158.444 158.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1480 3.2e-05 4096 70 3232 607232 96.8409 115.851 12262 3448.66 15923.5 15923.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 530 0.001024 1024 70 608 14592 0.713152 0.692224 12.9409 26.0845 40.5022 40.5757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1580 3.2e-05 2048 190 1504 579840 85.2277 55.8654 2086.85 1671.27 3899.36 3899.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 960 6.4e-05 2048 120 4608 272640 43.948 28.3274 1926.73 836.508 2835.65 2835.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1480 0.000512 4096 320 640 33120 6.53187 186.618 247.297 440.491 440.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1240 0.000256 2048 350 1376 59520 9.26141 7.08016 381.44 207.586 605.491 605.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1270 0.001024 2048 210 416 16800 1.37421 30.55 52.6153 84.5806 84.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 850 0.000512 2048 70 480 35040 3.49229 72.6979 104.542 180.777 180.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1480 3.2e-05 4096 70 3232 605760 95.8869 115.951 4844.66 3453.2 8509.85 8510
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 530 0.001024 1024 70 608 13440 0.697984 0.669888 16.5192 25.26 43.2188 43.2914
