{
    "name": null, 
    "sim_quantum": 0, 
    "system": {
        "kernel": "", 
        "mmap_using_noreserve": false, 
        "kernel_addr_check": true, 
        "membus": {
            "slave": {
                "peer": [
                    "system.system_port", 
                    "system.cpu00.icache.mem_side", 
                    "system.cpu00.dcache.mem_side", 
                    "system.cpu00.itb.walker.port", 
                    "system.cpu00.dtb.walker.port", 
                    "system.cpu01.icache.mem_side", 
                    "system.cpu01.dcache.mem_side", 
                    "system.cpu01.itb.walker.port", 
                    "system.cpu01.dtb.walker.port", 
                    "system.cpu02.icache.mem_side", 
                    "system.cpu02.dcache.mem_side", 
                    "system.cpu02.itb.walker.port", 
                    "system.cpu02.dtb.walker.port", 
                    "system.cpu03.icache.mem_side", 
                    "system.cpu03.dcache.mem_side", 
                    "system.cpu03.itb.walker.port", 
                    "system.cpu03.dtb.walker.port", 
                    "system.cpu04.icache.mem_side", 
                    "system.cpu04.dcache.mem_side", 
                    "system.cpu04.itb.walker.port", 
                    "system.cpu04.dtb.walker.port", 
                    "system.cpu05.icache.mem_side", 
                    "system.cpu05.dcache.mem_side", 
                    "system.cpu05.itb.walker.port", 
                    "system.cpu05.dtb.walker.port", 
                    "system.cpu06.icache.mem_side", 
                    "system.cpu06.dcache.mem_side", 
                    "system.cpu06.itb.walker.port", 
                    "system.cpu06.dtb.walker.port", 
                    "system.cpu07.icache.mem_side", 
                    "system.cpu07.dcache.mem_side", 
                    "system.cpu07.itb.walker.port", 
                    "system.cpu07.dtb.walker.port", 
                    "system.cpu08.icache.mem_side", 
                    "system.cpu08.dcache.mem_side", 
                    "system.cpu08.itb.walker.port", 
                    "system.cpu08.dtb.walker.port", 
                    "system.cpu09.icache.mem_side", 
                    "system.cpu09.dcache.mem_side", 
                    "system.cpu09.itb.walker.port", 
                    "system.cpu09.dtb.walker.port", 
                    "system.cpu10.icache.mem_side", 
                    "system.cpu10.dcache.mem_side", 
                    "system.cpu10.itb.walker.port", 
                    "system.cpu10.dtb.walker.port", 
                    "system.cpu11.icache.mem_side", 
                    "system.cpu11.dcache.mem_side", 
                    "system.cpu11.itb.walker.port", 
                    "system.cpu11.dtb.walker.port", 
                    "system.cpu12.icache.mem_side", 
                    "system.cpu12.dcache.mem_side", 
                    "system.cpu12.itb.walker.port", 
                    "system.cpu12.dtb.walker.port", 
                    "system.cpu13.icache.mem_side", 
                    "system.cpu13.dcache.mem_side", 
                    "system.cpu13.itb.walker.port", 
                    "system.cpu13.dtb.walker.port", 
                    "system.cpu14.icache.mem_side", 
                    "system.cpu14.dcache.mem_side", 
                    "system.cpu14.itb.walker.port", 
                    "system.cpu14.dtb.walker.port", 
                    "system.cpu15.icache.mem_side", 
                    "system.cpu15.dcache.mem_side", 
                    "system.cpu15.itb.walker.port", 
                    "system.cpu15.dtb.walker.port", 
                    "system.cpu16.icache.mem_side", 
                    "system.cpu16.dcache.mem_side", 
                    "system.cpu16.itb.walker.port", 
                    "system.cpu16.dtb.walker.port", 
                    "system.cpu17.icache.mem_side", 
                    "system.cpu17.dcache.mem_side", 
                    "system.cpu17.itb.walker.port", 
                    "system.cpu17.dtb.walker.port", 
                    "system.cpu18.icache.mem_side", 
                    "system.cpu18.dcache.mem_side", 
                    "system.cpu18.itb.walker.port", 
                    "system.cpu18.dtb.walker.port", 
                    "system.cpu19.icache.mem_side", 
                    "system.cpu19.dcache.mem_side", 
                    "system.cpu19.itb.walker.port", 
                    "system.cpu19.dtb.walker.port", 
                    "system.cpu20.icache.mem_side", 
                    "system.cpu20.dcache.mem_side", 
                    "system.cpu20.itb.walker.port", 
                    "system.cpu20.dtb.walker.port", 
                    "system.cpu21.icache.mem_side", 
                    "system.cpu21.dcache.mem_side", 
                    "system.cpu21.itb.walker.port", 
                    "system.cpu21.dtb.walker.port", 
                    "system.cpu22.icache.mem_side", 
                    "system.cpu22.dcache.mem_side", 
                    "system.cpu22.itb.walker.port", 
                    "system.cpu22.dtb.walker.port", 
                    "system.cpu23.icache.mem_side", 
                    "system.cpu23.dcache.mem_side", 
                    "system.cpu23.itb.walker.port", 
                    "system.cpu23.dtb.walker.port", 
                    "system.cpu24.icache.mem_side", 
                    "system.cpu24.dcache.mem_side", 
                    "system.cpu24.itb.walker.port", 
                    "system.cpu24.dtb.walker.port", 
                    "system.cpu25.icache.mem_side", 
                    "system.cpu25.dcache.mem_side", 
                    "system.cpu25.itb.walker.port", 
                    "system.cpu25.dtb.walker.port", 
                    "system.cpu26.icache.mem_side", 
                    "system.cpu26.dcache.mem_side", 
                    "system.cpu26.itb.walker.port", 
                    "system.cpu26.dtb.walker.port", 
                    "system.cpu27.icache.mem_side", 
                    "system.cpu27.dcache.mem_side", 
                    "system.cpu27.itb.walker.port", 
                    "system.cpu27.dtb.walker.port", 
                    "system.cpu28.icache.mem_side", 
                    "system.cpu28.dcache.mem_side", 
                    "system.cpu28.itb.walker.port", 
                    "system.cpu28.dtb.walker.port", 
                    "system.cpu29.icache.mem_side", 
                    "system.cpu29.dcache.mem_side", 
                    "system.cpu29.itb.walker.port", 
                    "system.cpu29.dtb.walker.port", 
                    "system.cpu30.icache.mem_side", 
                    "system.cpu30.dcache.mem_side", 
                    "system.cpu30.itb.walker.port", 
                    "system.cpu30.dtb.walker.port", 
                    "system.cpu31.icache.mem_side", 
                    "system.cpu31.dcache.mem_side", 
                    "system.cpu31.itb.walker.port", 
                    "system.cpu31.dtb.walker.port"
                ], 
                "role": "SLAVE"
            }, 
            "name": "membus", 
            "snoop_filter": null, 
            "forward_latency": 4, 
            "clk_domain": "system.clk_domain", 
            "system": "system", 
            "width": 16, 
            "eventq_index": 0, 
            "master": {
                "peer": [
                    "system.mem_ctrls.port"
                ], 
                "role": "MASTER"
            }, 
            "response_latency": 2, 
            "cxx_class": "CoherentXBar", 
            "path": "system.membus", 
            "snoop_response_latency": 4, 
            "type": "CoherentXBar", 
            "use_default_range": false, 
            "frontend_latency": 3
        }, 
        "symbolfile": "", 
        "readfile": "", 
        "cxx_class": "System", 
        "load_offset": 0, 
        "work_end_ckpt_count": 0, 
        "memories": [
            "system.mem_ctrls"
        ], 
        "work_begin_ckpt_count": 0, 
        "clk_domain": {
            "name": "clk_domain", 
            "clock": [
                1000
            ], 
            "init_perf_level": 0, 
            "voltage_domain": "system.voltage_domain", 
            "eventq_index": 0, 
            "cxx_class": "SrcClockDomain", 
            "path": "system.clk_domain", 
            "type": "SrcClockDomain", 
            "domain_id": -1
        }, 
        "mem_ranges": [
            "0:536870911"
        ], 
        "eventq_index": 0, 
        "dvfs_handler": {
            "enable": false, 
            "name": "dvfs_handler", 
            "sys_clk_domain": "system.clk_domain", 
            "transition_latency": 100000000, 
            "eventq_index": 0, 
            "cxx_class": "DVFSHandler", 
            "domains": [], 
            "path": "system.dvfs_handler", 
            "type": "DVFSHandler"
        }, 
        "work_end_exit_count": 0, 
        "type": "System", 
        "voltage_domain": {
            "name": "voltage_domain", 
            "eventq_index": 0, 
            "voltage": [
                "1.0"
            ], 
            "cxx_class": "VoltageDomain", 
            "path": "system.voltage_domain", 
            "type": "VoltageDomain"
        }, 
        "cache_line_size": 64, 
        "boot_osflags": "a", 
        "work_cpus_ckpt_count": 0, 
        "work_begin_exit_count": 0, 
        "path": "system", 
        "cpu_clk_domain": {
            "name": "cpu_clk_domain", 
            "clock": [
                500
            ], 
            "init_perf_level": 0, 
            "voltage_domain": "system.cpu_voltage_domain", 
            "eventq_index": 0, 
            "cxx_class": "SrcClockDomain", 
            "path": "system.cpu_clk_domain", 
            "type": "SrcClockDomain", 
            "domain_id": -1
        }, 
        "mem_mode": "timing", 
        "name": "system", 
        "init_param": 0, 
        "system_port": {
            "peer": "system.membus.slave[0]", 
            "role": "MASTER"
        }, 
        "load_addr_mask": 1099511627775, 
        "cpu": [
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu00.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[3]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu00.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 0, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    {
                        "uid": 100, 
                        "pid": 100, 
                        "kvmInSE": false, 
                        "cxx_class": "LiveProcess", 
                        "executable": "test_omp", 
                        "drivers": [], 
                        "system": "system", 
                        "gid": 100, 
                        "eventq_index": 0, 
                        "env": [], 
                        "input": "cin", 
                        "ppid": 99, 
                        "type": "LiveProcess", 
                        "cwd": "/auto/c/cathebras/ES201/TPs/TP5", 
                        "simpoint": 0, 
                        "euid": 100, 
                        "path": "system.cpu00.workload", 
                        "max_stack_size": 67108864, 
                        "name": "workload", 
                        "cmd": [
                            "test_omp", 
                            "32", 
                            "40"
                        ], 
                        "errout": "cerr", 
                        "useArchPT": false, 
                        "egid": 100, 
                        "output": "/home/c/cathebras/ES201/TPs/TP5/simu/log/gem5_log_A15_M40_W8_C32"
                    }
                ], 
                "name": "cpu00", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu00.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu00.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu00.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu00.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu00.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu00.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu00.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu00.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu00.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu00.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu00.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu00.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu00.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu00.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu00.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu00.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu00.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu00.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu00.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu00.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu00.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu00.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu00.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu00.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu00.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu00.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu00.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu00.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu00.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu00.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu00.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu00.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu00.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu00.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu00.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu00.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu00.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu00.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu00.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu00.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu00.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu00.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu00.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu00.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu00.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu00.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu00.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu00.icache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "path": "system.cpu00", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.cpu00.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu00.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu00.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[2]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu00.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu00.dcache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "cachePorts": 200, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu00.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu00.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu00.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu00.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu00.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu00.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[4]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu00.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu00.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu00.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu00.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu00.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu00.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu00.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu01.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[7]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu01.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 1, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu00.workload"
                ], 
                "name": "cpu01", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu01.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu01.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu01.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu01.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu01.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu01.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu01.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu01.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu01.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu01.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu01.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu01.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu01.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu01.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu01.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu01.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu01.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu01.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu01.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu01.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu01.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu01.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu01.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu01.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu01.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu01.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu01.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu01.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu01.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu01.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu01.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu01.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu01.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu01.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu01.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu01.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu01.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu01.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu01.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu01.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu01.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu01.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu01.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu01.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu01.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu01.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[5]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu01.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu01.icache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "path": "system.cpu01", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.cpu01.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu01.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu01.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[6]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu01.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu01.dcache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "cachePorts": 200, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu01.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu01.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu01.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu01.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu01.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu01.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[8]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu01.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu01.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu01.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu01.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu01.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu01.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu01.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu02.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[11]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu02.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 2, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu00.workload"
                ], 
                "name": "cpu02", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu02.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu02.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu02.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu02.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu02.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu02.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu02.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu02.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu02.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu02.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu02.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu02.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu02.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu02.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu02.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu02.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu02.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu02.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu02.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu02.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu02.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu02.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu02.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu02.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu02.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu02.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu02.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu02.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu02.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu02.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu02.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu02.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu02.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu02.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu02.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu02.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu02.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu02.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu02.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu02.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu02.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu02.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu02.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu02.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu02.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu02.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[9]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu02.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu02.icache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "path": "system.cpu02", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.cpu02.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu02.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu02.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[10]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu02.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu02.dcache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "cachePorts": 200, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu02.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu02.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu02.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu02.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu02.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu02.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[12]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu02.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu02.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu02.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu02.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu02.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu02.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu02.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu03.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[15]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu03.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 3, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu00.workload"
                ], 
                "name": "cpu03", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu03.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu03.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu03.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu03.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu03.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu03.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu03.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu03.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu03.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu03.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu03.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu03.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu03.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu03.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu03.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu03.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu03.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu03.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu03.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu03.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu03.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu03.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu03.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu03.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu03.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu03.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu03.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu03.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu03.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu03.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu03.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu03.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu03.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu03.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu03.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu03.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu03.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu03.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu03.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu03.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu03.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu03.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu03.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu03.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu03.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu03.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[13]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu03.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu03.icache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "path": "system.cpu03", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.cpu03.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu03.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu03.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[14]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu03.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu03.dcache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "cachePorts": 200, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu03.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu03.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu03.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu03.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu03.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu03.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[16]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu03.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu03.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu03.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu03.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu03.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu03.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu03.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu04.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[19]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu04.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 4, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu00.workload"
                ], 
                "name": "cpu04", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu04.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu04.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu04.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu04.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu04.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu04.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu04.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu04.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu04.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu04.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu04.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu04.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu04.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu04.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu04.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu04.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu04.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu04.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu04.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu04.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu04.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu04.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu04.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu04.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu04.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu04.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu04.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu04.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu04.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu04.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu04.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu04.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu04.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu04.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu04.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu04.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu04.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu04.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu04.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu04.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu04.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu04.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu04.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu04.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu04.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu04.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[17]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu04.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu04.icache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "path": "system.cpu04", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.cpu04.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu04.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu04.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[18]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu04.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu04.dcache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "cachePorts": 200, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu04.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu04.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu04.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu04.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu04.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu04.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[20]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu04.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu04.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu04.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu04.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu04.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu04.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu04.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu05.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[23]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu05.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 5, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu00.workload"
                ], 
                "name": "cpu05", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu05.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu05.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu05.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu05.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu05.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu05.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu05.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu05.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu05.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu05.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu05.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu05.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu05.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu05.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu05.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu05.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu05.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu05.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu05.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu05.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu05.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu05.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu05.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu05.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu05.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu05.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu05.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu05.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu05.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu05.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu05.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu05.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu05.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu05.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu05.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu05.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu05.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu05.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu05.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu05.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu05.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu05.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu05.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu05.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu05.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu05.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[21]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu05.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu05.icache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "path": "system.cpu05", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.cpu05.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu05.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu05.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[22]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu05.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu05.dcache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "cachePorts": 200, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu05.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu05.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu05.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu05.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu05.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu05.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[24]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu05.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu05.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu05.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu05.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu05.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu05.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu05.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu06.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[27]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu06.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 6, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu00.workload"
                ], 
                "name": "cpu06", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu06.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu06.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu06.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu06.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu06.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu06.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu06.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu06.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu06.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu06.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu06.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu06.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu06.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu06.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu06.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu06.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu06.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu06.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu06.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu06.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu06.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu06.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu06.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu06.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu06.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu06.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu06.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu06.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu06.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu06.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu06.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu06.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu06.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu06.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu06.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu06.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu06.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu06.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu06.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu06.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu06.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu06.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu06.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu06.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu06.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu06.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[25]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu06.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu06.icache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "path": "system.cpu06", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.cpu06.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu06.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu06.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[26]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu06.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu06.dcache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "cachePorts": 200, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu06.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu06.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu06.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu06.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu06.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu06.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[28]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu06.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu06.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu06.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu06.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu06.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu06.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu06.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu07.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[31]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu07.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 7, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu00.workload"
                ], 
                "name": "cpu07", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu07.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu07.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu07.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu07.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu07.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu07.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu07.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu07.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu07.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu07.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu07.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu07.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu07.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu07.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu07.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu07.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu07.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu07.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu07.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu07.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu07.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu07.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu07.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu07.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu07.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu07.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu07.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu07.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu07.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu07.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu07.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu07.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu07.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu07.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu07.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu07.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu07.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu07.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu07.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu07.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu07.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu07.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu07.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu07.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu07.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu07.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[29]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu07.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu07.icache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "path": "system.cpu07", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.cpu07.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu07.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu07.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[30]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu07.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu07.dcache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "cachePorts": 200, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu07.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu07.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu07.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu07.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu07.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu07.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[32]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu07.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu07.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu07.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu07.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu07.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu07.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu07.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu08.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[35]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu08.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 8, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu00.workload"
                ], 
                "name": "cpu08", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu08.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu08.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu08.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu08.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu08.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu08.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu08.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu08.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu08.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu08.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu08.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu08.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu08.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu08.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu08.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu08.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu08.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu08.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu08.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu08.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu08.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu08.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu08.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu08.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu08.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu08.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu08.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu08.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu08.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu08.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu08.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu08.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu08.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu08.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu08.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu08.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu08.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu08.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu08.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu08.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu08.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu08.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu08.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu08.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu08.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu08.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[33]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu08.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu08.icache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "path": "system.cpu08", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.cpu08.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu08.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu08.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[34]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu08.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu08.dcache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "cachePorts": 200, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu08.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu08.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu08.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu08.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu08.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu08.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[36]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu08.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu08.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu08.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu08.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu08.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu08.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu08.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu09.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[39]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu09.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 9, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu00.workload"
                ], 
                "name": "cpu09", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu09.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu09.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu09.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu09.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu09.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu09.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu09.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu09.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu09.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu09.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu09.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu09.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu09.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu09.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu09.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu09.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu09.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu09.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu09.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu09.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu09.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu09.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu09.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu09.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu09.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu09.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu09.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu09.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu09.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu09.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu09.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu09.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu09.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu09.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu09.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu09.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu09.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu09.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu09.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu09.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu09.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu09.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu09.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu09.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu09.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu09.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[37]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu09.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu09.icache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "path": "system.cpu09", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.cpu09.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu09.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu09.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[38]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu09.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu09.dcache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "cachePorts": 200, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu09.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu09.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu09.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu09.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu09.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu09.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[40]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu09.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu09.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu09.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu09.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu09.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu09.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu09.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu10.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[43]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu10.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 10, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu00.workload"
                ], 
                "name": "cpu10", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu10.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu10.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu10.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu10.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu10.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu10.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu10.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu10.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu10.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu10.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu10.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu10.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu10.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu10.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu10.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu10.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu10.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu10.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu10.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu10.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu10.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu10.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu10.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu10.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu10.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu10.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu10.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu10.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu10.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu10.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu10.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu10.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu10.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu10.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu10.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu10.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu10.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu10.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu10.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu10.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu10.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu10.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu10.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu10.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu10.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu10.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[41]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu10.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu10.icache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "path": "system.cpu10", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.cpu10.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu10.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu10.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[42]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu10.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu10.dcache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "cachePorts": 200, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu10.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu10.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu10.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu10.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu10.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu10.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[44]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu10.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu10.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu10.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu10.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu10.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu10.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu10.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu11.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[47]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu11.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 11, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu00.workload"
                ], 
                "name": "cpu11", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu11.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu11.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu11.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu11.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu11.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu11.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu11.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu11.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu11.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu11.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu11.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu11.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu11.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu11.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu11.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu11.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu11.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu11.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu11.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu11.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu11.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu11.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu11.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu11.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu11.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu11.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu11.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu11.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu11.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu11.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu11.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu11.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu11.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu11.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu11.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu11.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu11.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu11.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu11.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu11.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu11.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu11.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu11.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu11.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu11.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu11.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[45]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu11.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu11.icache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "path": "system.cpu11", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.cpu11.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu11.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu11.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[46]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu11.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu11.dcache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "cachePorts": 200, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu11.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu11.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu11.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu11.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu11.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu11.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[48]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu11.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu11.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu11.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu11.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu11.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu11.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu11.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu12.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[51]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu12.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 12, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu00.workload"
                ], 
                "name": "cpu12", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu12.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu12.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu12.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu12.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu12.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu12.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu12.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu12.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu12.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu12.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu12.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu12.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu12.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu12.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu12.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu12.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu12.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu12.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu12.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu12.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu12.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu12.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu12.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu12.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu12.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu12.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu12.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu12.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu12.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu12.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu12.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu12.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu12.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu12.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu12.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu12.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu12.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu12.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu12.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu12.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu12.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu12.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu12.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu12.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu12.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu12.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[49]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu12.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu12.icache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "path": "system.cpu12", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.cpu12.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu12.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu12.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[50]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu12.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu12.dcache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "cachePorts": 200, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu12.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu12.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu12.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu12.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu12.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu12.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[52]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu12.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu12.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu12.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu12.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu12.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu12.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu12.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu13.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[55]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu13.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 13, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu00.workload"
                ], 
                "name": "cpu13", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu13.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu13.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu13.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu13.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu13.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu13.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu13.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu13.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu13.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu13.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu13.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu13.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu13.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu13.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu13.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu13.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu13.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu13.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu13.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu13.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu13.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu13.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu13.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu13.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu13.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu13.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu13.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu13.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu13.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu13.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu13.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu13.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu13.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu13.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu13.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu13.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu13.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu13.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu13.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu13.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu13.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu13.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu13.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu13.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu13.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu13.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[53]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu13.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu13.icache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "path": "system.cpu13", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.cpu13.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu13.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu13.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[54]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu13.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu13.dcache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "cachePorts": 200, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu13.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu13.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu13.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu13.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu13.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu13.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[56]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu13.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu13.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu13.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu13.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu13.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu13.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu13.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu14.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[59]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu14.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 14, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu00.workload"
                ], 
                "name": "cpu14", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu14.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu14.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu14.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu14.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu14.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu14.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu14.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu14.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu14.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu14.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu14.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu14.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu14.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu14.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu14.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu14.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu14.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu14.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu14.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu14.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu14.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu14.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu14.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu14.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu14.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu14.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu14.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu14.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu14.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu14.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu14.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu14.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu14.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu14.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu14.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu14.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu14.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu14.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu14.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu14.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu14.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu14.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu14.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu14.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu14.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu14.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[57]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu14.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu14.icache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "path": "system.cpu14", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.cpu14.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu14.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu14.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[58]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu14.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu14.dcache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "cachePorts": 200, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu14.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu14.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu14.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu14.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu14.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu14.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[60]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu14.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu14.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu14.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu14.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu14.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu14.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu14.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu15.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[63]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu15.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 15, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu00.workload"
                ], 
                "name": "cpu15", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu15.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu15.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu15.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu15.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu15.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu15.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu15.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu15.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu15.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu15.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu15.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu15.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu15.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu15.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu15.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu15.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu15.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu15.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu15.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu15.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu15.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu15.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu15.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu15.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu15.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu15.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu15.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu15.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu15.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu15.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu15.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu15.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu15.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu15.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu15.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu15.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu15.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu15.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu15.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu15.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu15.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu15.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu15.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu15.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu15.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu15.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[61]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu15.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu15.icache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "path": "system.cpu15", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.cpu15.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu15.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu15.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[62]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu15.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu15.dcache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "cachePorts": 200, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu15.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu15.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu15.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu15.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu15.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu15.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[64]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu15.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu15.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu15.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu15.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu15.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu15.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu15.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu16.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[67]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu16.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 16, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu00.workload"
                ], 
                "name": "cpu16", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu16.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu16.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu16.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu16.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu16.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu16.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu16.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu16.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu16.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu16.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu16.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu16.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu16.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu16.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu16.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu16.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu16.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu16.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu16.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu16.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu16.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu16.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu16.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu16.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu16.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu16.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu16.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu16.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu16.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu16.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu16.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu16.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu16.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu16.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu16.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu16.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu16.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu16.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu16.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu16.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu16.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu16.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu16.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu16.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu16.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu16.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[65]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu16.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu16.icache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "path": "system.cpu16", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.cpu16.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu16.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu16.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[66]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu16.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu16.dcache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "cachePorts": 200, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu16.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu16.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu16.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu16.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu16.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu16.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[68]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu16.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu16.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu16.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu16.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu16.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu16.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu16.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu17.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[71]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu17.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 17, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu00.workload"
                ], 
                "name": "cpu17", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu17.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu17.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu17.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu17.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu17.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu17.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu17.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu17.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu17.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu17.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu17.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu17.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu17.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu17.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu17.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu17.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu17.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu17.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu17.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu17.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu17.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu17.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu17.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu17.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu17.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu17.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu17.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu17.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu17.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu17.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu17.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu17.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu17.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu17.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu17.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu17.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu17.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu17.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu17.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu17.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu17.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu17.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu17.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu17.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu17.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu17.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[69]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu17.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu17.icache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "path": "system.cpu17", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.cpu17.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu17.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu17.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[70]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu17.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu17.dcache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "cachePorts": 200, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu17.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu17.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu17.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu17.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu17.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu17.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[72]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu17.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu17.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu17.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu17.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu17.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu17.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu17.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu18.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[75]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu18.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 18, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu00.workload"
                ], 
                "name": "cpu18", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu18.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu18.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu18.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu18.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu18.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu18.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu18.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu18.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu18.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu18.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu18.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu18.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu18.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu18.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu18.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu18.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu18.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu18.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu18.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu18.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu18.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu18.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu18.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu18.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu18.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu18.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu18.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu18.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu18.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu18.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu18.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu18.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu18.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu18.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu18.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu18.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu18.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu18.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu18.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu18.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu18.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu18.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu18.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu18.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu18.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu18.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[73]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu18.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu18.icache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "path": "system.cpu18", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.cpu18.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu18.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu18.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[74]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu18.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu18.dcache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "cachePorts": 200, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu18.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu18.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu18.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu18.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu18.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu18.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[76]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu18.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu18.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu18.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu18.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu18.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu18.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu18.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu19.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[79]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu19.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 19, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu00.workload"
                ], 
                "name": "cpu19", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu19.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu19.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu19.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu19.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu19.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu19.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu19.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu19.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu19.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu19.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu19.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu19.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu19.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu19.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu19.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu19.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu19.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu19.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu19.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu19.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu19.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu19.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu19.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu19.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu19.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu19.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu19.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu19.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu19.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu19.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu19.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu19.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu19.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu19.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu19.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu19.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu19.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu19.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu19.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu19.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu19.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu19.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu19.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu19.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu19.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu19.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[77]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu19.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu19.icache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "path": "system.cpu19", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.cpu19.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu19.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu19.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[78]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu19.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu19.dcache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "cachePorts": 200, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu19.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu19.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu19.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu19.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu19.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu19.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[80]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu19.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu19.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu19.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu19.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu19.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu19.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu19.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu20.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[83]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu20.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 20, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu00.workload"
                ], 
                "name": "cpu20", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu20.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu20.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu20.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu20.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu20.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu20.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu20.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu20.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu20.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu20.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu20.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu20.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu20.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu20.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu20.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu20.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu20.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu20.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu20.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu20.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu20.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu20.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu20.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu20.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu20.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu20.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu20.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu20.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu20.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu20.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu20.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu20.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu20.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu20.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu20.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu20.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu20.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu20.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu20.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu20.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu20.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu20.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu20.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu20.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu20.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu20.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[81]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu20.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu20.icache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "path": "system.cpu20", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.cpu20.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu20.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu20.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[82]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu20.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu20.dcache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "cachePorts": 200, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu20.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu20.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu20.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu20.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu20.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu20.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[84]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu20.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu20.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu20.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu20.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu20.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu20.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu20.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu21.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[87]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu21.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 21, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu00.workload"
                ], 
                "name": "cpu21", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu21.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu21.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu21.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu21.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu21.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu21.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu21.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu21.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu21.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu21.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu21.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu21.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu21.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu21.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu21.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu21.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu21.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu21.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu21.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu21.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu21.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu21.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu21.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu21.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu21.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu21.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu21.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu21.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu21.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu21.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu21.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu21.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu21.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu21.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu21.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu21.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu21.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu21.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu21.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu21.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu21.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu21.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu21.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu21.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu21.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu21.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[85]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu21.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu21.icache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "path": "system.cpu21", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.cpu21.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu21.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu21.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[86]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu21.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu21.dcache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "cachePorts": 200, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu21.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu21.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu21.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu21.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu21.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu21.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[88]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu21.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu21.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu21.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu21.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu21.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu21.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu21.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu22.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[91]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu22.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 22, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu00.workload"
                ], 
                "name": "cpu22", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu22.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu22.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu22.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu22.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu22.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu22.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu22.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu22.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu22.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu22.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu22.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu22.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu22.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu22.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu22.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu22.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu22.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu22.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu22.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu22.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu22.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu22.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu22.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu22.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu22.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu22.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu22.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu22.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu22.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu22.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu22.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu22.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu22.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu22.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu22.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu22.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu22.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu22.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu22.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu22.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu22.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu22.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu22.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu22.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu22.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu22.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[89]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu22.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu22.icache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "path": "system.cpu22", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.cpu22.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu22.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu22.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[90]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu22.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu22.dcache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "cachePorts": 200, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu22.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu22.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu22.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu22.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu22.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu22.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[92]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu22.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu22.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu22.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu22.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu22.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu22.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu22.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu23.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[95]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu23.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 23, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu00.workload"
                ], 
                "name": "cpu23", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu23.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu23.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu23.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu23.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu23.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu23.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu23.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu23.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu23.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu23.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu23.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu23.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu23.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu23.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu23.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu23.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu23.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu23.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu23.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu23.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu23.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu23.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu23.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu23.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu23.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu23.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu23.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu23.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu23.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu23.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu23.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu23.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu23.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu23.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu23.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu23.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu23.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu23.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu23.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu23.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu23.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu23.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu23.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu23.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu23.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu23.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[93]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu23.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu23.icache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "path": "system.cpu23", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.cpu23.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu23.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu23.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[94]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu23.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu23.dcache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "cachePorts": 200, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu23.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu23.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu23.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu23.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu23.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu23.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[96]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu23.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu23.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu23.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu23.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu23.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu23.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu23.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu24.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[99]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu24.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 24, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu00.workload"
                ], 
                "name": "cpu24", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu24.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu24.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu24.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu24.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu24.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu24.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu24.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu24.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu24.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu24.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu24.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu24.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu24.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu24.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu24.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu24.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu24.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu24.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu24.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu24.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu24.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu24.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu24.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu24.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu24.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu24.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu24.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu24.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu24.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu24.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu24.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu24.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu24.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu24.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu24.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu24.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu24.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu24.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu24.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu24.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu24.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu24.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu24.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu24.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu24.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu24.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[97]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu24.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu24.icache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "path": "system.cpu24", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.cpu24.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu24.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu24.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[98]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu24.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu24.dcache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "cachePorts": 200, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu24.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu24.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu24.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu24.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu24.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu24.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[100]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu24.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu24.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu24.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu24.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu24.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu24.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu24.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu25.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[103]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu25.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 25, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu00.workload"
                ], 
                "name": "cpu25", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu25.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu25.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu25.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu25.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu25.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu25.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu25.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu25.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu25.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu25.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu25.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu25.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu25.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu25.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu25.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu25.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu25.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu25.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu25.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu25.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu25.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu25.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu25.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu25.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu25.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu25.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu25.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu25.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu25.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu25.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu25.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu25.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu25.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu25.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu25.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu25.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu25.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu25.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu25.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu25.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu25.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu25.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu25.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu25.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu25.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu25.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[101]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu25.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu25.icache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "path": "system.cpu25", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.cpu25.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu25.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu25.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[102]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu25.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu25.dcache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "cachePorts": 200, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu25.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu25.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu25.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu25.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu25.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu25.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[104]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu25.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu25.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu25.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu25.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu25.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu25.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu25.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu26.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[107]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu26.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 26, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu00.workload"
                ], 
                "name": "cpu26", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu26.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu26.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu26.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu26.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu26.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu26.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu26.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu26.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu26.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu26.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu26.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu26.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu26.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu26.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu26.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu26.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu26.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu26.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu26.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu26.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu26.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu26.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu26.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu26.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu26.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu26.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu26.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu26.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu26.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu26.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu26.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu26.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu26.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu26.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu26.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu26.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu26.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu26.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu26.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu26.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu26.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu26.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu26.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu26.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu26.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu26.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[105]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu26.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu26.icache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "path": "system.cpu26", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.cpu26.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu26.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu26.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[106]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu26.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu26.dcache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "cachePorts": 200, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu26.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu26.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu26.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu26.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu26.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu26.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[108]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu26.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu26.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu26.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu26.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu26.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu26.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu26.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu27.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[111]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu27.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 27, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu00.workload"
                ], 
                "name": "cpu27", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu27.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu27.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu27.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu27.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu27.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu27.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu27.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu27.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu27.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu27.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu27.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu27.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu27.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu27.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu27.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu27.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu27.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu27.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu27.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu27.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu27.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu27.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu27.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu27.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu27.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu27.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu27.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu27.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu27.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu27.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu27.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu27.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu27.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu27.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu27.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu27.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu27.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu27.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu27.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu27.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu27.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu27.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu27.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu27.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu27.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu27.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[109]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu27.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu27.icache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "path": "system.cpu27", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.cpu27.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu27.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu27.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[110]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu27.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu27.dcache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "cachePorts": 200, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu27.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu27.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu27.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu27.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu27.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu27.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[112]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu27.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu27.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu27.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu27.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu27.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu27.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu27.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu28.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[115]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu28.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 28, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu00.workload"
                ], 
                "name": "cpu28", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu28.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu28.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu28.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu28.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu28.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu28.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu28.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu28.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu28.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu28.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu28.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu28.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu28.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu28.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu28.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu28.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu28.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu28.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu28.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu28.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu28.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu28.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu28.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu28.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu28.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu28.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu28.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu28.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu28.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu28.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu28.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu28.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu28.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu28.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu28.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu28.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu28.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu28.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu28.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu28.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu28.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu28.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu28.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu28.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu28.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu28.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[113]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu28.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu28.icache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "path": "system.cpu28", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.cpu28.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu28.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu28.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[114]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu28.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu28.dcache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "cachePorts": 200, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu28.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu28.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu28.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu28.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu28.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu28.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[116]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu28.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu28.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu28.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu28.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu28.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu28.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu28.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu29.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[119]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu29.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 29, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu00.workload"
                ], 
                "name": "cpu29", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu29.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu29.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu29.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu29.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu29.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu29.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu29.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu29.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu29.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu29.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu29.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu29.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu29.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu29.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu29.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu29.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu29.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu29.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu29.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu29.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu29.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu29.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu29.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu29.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu29.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu29.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu29.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu29.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu29.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu29.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu29.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu29.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu29.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu29.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu29.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu29.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu29.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu29.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu29.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu29.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu29.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu29.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu29.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu29.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu29.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu29.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[117]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu29.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu29.icache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "path": "system.cpu29", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.cpu29.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu29.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu29.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[118]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu29.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu29.dcache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "cachePorts": 200, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu29.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu29.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu29.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu29.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu29.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu29.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[120]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu29.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu29.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu29.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu29.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu29.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu29.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu29.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu30.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[123]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu30.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 30, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu00.workload"
                ], 
                "name": "cpu30", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu30.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu30.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu30.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu30.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu30.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu30.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu30.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu30.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu30.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu30.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu30.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu30.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu30.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu30.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu30.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu30.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu30.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu30.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu30.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu30.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu30.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu30.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu30.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu30.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu30.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu30.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu30.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu30.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu30.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu30.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu30.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu30.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu30.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu30.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu30.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu30.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu30.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu30.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu30.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu30.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu30.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu30.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu30.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu30.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu30.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu30.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[121]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu30.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu30.icache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "path": "system.cpu30", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.cpu30.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu30.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu30.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[122]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu30.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu30.dcache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "cachePorts": 200, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu30.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu30.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu30.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu30.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu30.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu30.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[124]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu30.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu30.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu30.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu30.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu30.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu30.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu30.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu31.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[127]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu31.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 31, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [
                    "system.cpu00.workload"
                ], 
                "name": "cpu31", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu31.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu31.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu31.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu31.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu31.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu31.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu31.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu31.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu31.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu31.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu31.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu31.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu31.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu31.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu31.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu31.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu31.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu31.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu31.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu31.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu31.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu31.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu31.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu31.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu31.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu31.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu31.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu31.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu31.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu31.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu31.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu31.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu31.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu31.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu31.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu31.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu31.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu31.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu31.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu31.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu31.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu31.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu31.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu31.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu31.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu31.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[125]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu31.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu31.icache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "path": "system.cpu31", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.cpu31.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu31.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu31.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.membus.slave[126]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu31.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu31.dcache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "cachePorts": 200, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu31.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu31.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu31.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu31.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu31.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu31.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[128]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu31.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu31.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu31.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu31.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu31.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu31.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu31.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "progress_interval": 0, 
                "LQEntries": 32
            }
        ], 
        "cpu_voltage_domain": {
            "name": "cpu_voltage_domain", 
            "eventq_index": 0, 
            "voltage": [
                "1.0"
            ], 
            "cxx_class": "VoltageDomain", 
            "path": "system.cpu_voltage_domain", 
            "type": "VoltageDomain"
        }, 
        "mem_ctrls": [
            {
                "static_frontend_latency": 10000, 
                "tRFC": 260000, 
                "activation_limit": 4, 
                "in_addr_map": true, 
                "IDD3N2": "0.0", 
                "tWTR": 7500, 
                "IDD52": "0.0", 
                "clk_domain": "system.clk_domain", 
                "channels": 1, 
                "write_buffer_size": 64, 
                "device_bus_width": 8, 
                "VDD": "1.5", 
                "write_high_thresh_perc": 85, 
                "cxx_class": "DRAMCtrl", 
                "bank_groups_per_rank": 0, 
                "IDD2N2": "0.0", 
                "port": {
                    "peer": "system.membus.master[0]", 
                    "role": "SLAVE"
                }, 
                "tCCD_L": 0, 
                "IDD2N": "0.05", 
                "null": false, 
                "IDD2P1": "0.0", 
                "eventq_index": 0, 
                "tRRD": 6000, 
                "tRTW": 2500, 
                "IDD4R": "0.187", 
                "burst_length": 8, 
                "tRTP": 7500, 
                "IDD4W": "0.165", 
                "tWR": 15000, 
                "banks_per_rank": 8, 
                "devices_per_rank": 8, 
                "IDD2P02": "0.0", 
                "IDD6": "0.0", 
                "IDD5": "0.22", 
                "tRCD": 13750, 
                "type": "DRAMCtrl", 
                "IDD3P02": "0.0", 
                "IDD0": "0.075", 
                "IDD62": "0.0", 
                "min_writes_per_switch": 16, 
                "mem_sched_policy": "frfcfs", 
                "IDD02": "0.0", 
                "IDD2P0": "0.0", 
                "ranks_per_channel": 2, 
                "page_policy": "open_adaptive", 
                "IDD4W2": "0.0", 
                "tCS": 2500, 
                "tCL": 13750, 
                "read_buffer_size": 32, 
                "conf_table_reported": true, 
                "tCK": 1250, 
                "tRAS": 35000, 
                "tRP": 13750, 
                "tBURST": 5000, 
                "path": "system.mem_ctrls", 
                "tXP": 0, 
                "tXS": 0, 
                "addr_mapping": "RoRaBaCoCh", 
                "IDD3P0": "0.0", 
                "IDD3P1": "0.0", 
                "IDD3N": "0.057", 
                "name": "mem_ctrls", 
                "tXSDLL": 0, 
                "device_size": 536870912, 
                "dll": true, 
                "tXAW": 30000, 
                "write_low_thresh_perc": 50, 
                "range": "0:536870911", 
                "VDD2": "0.0", 
                "IDD2P12": "0.0", 
                "tRRD_L": 0, 
                "tXPDLL": 0, 
                "IDD4R2": "0.0", 
                "device_rowbuffer_size": 1024, 
                "static_backend_latency": 10000, 
                "max_accesses_per_row": 16, 
                "IDD3P12": "0.0", 
                "tREFI": 7800000
            }
        ], 
        "num_work_ids": 16, 
        "work_item_id": -1, 
        "work_begin_cpu_id_exit": -1
    }, 
    "time_sync_period": 100000000000, 
    "eventq_index": 0, 
    "time_sync_spin_threshold": 100000000, 
    "cxx_class": "Root", 
    "path": "root", 
    "time_sync_enable": false, 
    "type": "Root", 
    "full_system": false
}