;redcode
;assert 1
	SPL 0, <-702
	CMP -207, <-126
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD #270, <1
	ADD #270, <1
	SUB 207, <120
	MOV -1, <-20
	SUB 207, <120
	SUB @-27, 0
	ADD #270, <1
	SLT 20, @12
	SUB @0, @2
	SUB @121, 103
	SLT 20, @12
	SUB @11, -2
	SUB @121, 106
	MOV @-127, 100
	ADD #270, <1
	ADD 101, @20
	SUB @-29, 609
	SUB 300, 96
	SUB #0, -70
	SUB 207, <120
	MOV -301, <-20
	ADD -130, 9
	ADD 101, @20
	ADD 240, 60
	MOV -4, <-20
	SUB 300, 96
	SPL <121, 103
	DAT <270, #1
	SUB 130, 9
	DAT <270, #1
	DAT <270, #1
	SUB -207, <-126
	MOV -1, -902
	MOV #0, -0
	ADD -130, 9
	SPL @300, 90
	ADD 101, @20
	SPL 0, <-702
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <-702
	CMP -207, <-126
	MOV -1, <-20
	SPL 0, <-702
	SUB @-27, 0
	ADD #270, <1
	MOV -1, <-20
	SUB @-27, 0
