#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Dec  1 14:58:36 2017
# Process ID: 10220
# Current directory: C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13568 C:\Users\oousterm\Documents\GitHub\RAT_MCU\CPE233_Fall_2017\CPE233_Fall_2017.xpr
# Log file: C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/vivado.log
# Journal file: C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/oousterm/Documents/GitHub/RAT_MCU/Downloads/RatSim v0.61/RatSimulator/prog_rom.vhd'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/oousterm/Documents/GitHub/RAT_MCU/prog_rom.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/HardwareDebounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HardwareDebounce
INFO: [VRFC 10-307] analyzing entity DBounce
INFO: [VRFC 10-307] analyzing entity one_shot_bdir
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture arch of entity xil_defaultlib.DBounce [dbounce_default]
Compiling architecture arch of entity xil_defaultlib.one_shot_bdir [one_shot_bdir_default]
Compiling architecture behavioral of entity xil_defaultlib.HardwareDebounce [hardwaredebounce_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_1Bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec  1 15:04:14 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Dec  1 15:04:14 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RAT_wrapper_behav -key {Behavioral:sim_1:Functional:tb_RAT_wrapper} -tclbatch {tb_RAT_wrapper.tcl} -view {C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/RAT_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/RAT_wrapper_behav.wcfg
WARNING: Simulation object /RAT_wrapper/LEDS was not found in the design.
WARNING: Simulation object /RAT_wrapper/SEGMENTS was not found in the design.
WARNING: Simulation object /RAT_wrapper/DISP_EN was not found in the design.
WARNING: Simulation object /RAT_wrapper/SWITCHES was not found in the design.
WARNING: Simulation object /RAT_wrapper/BUTTONS was not found in the design.
WARNING: Simulation object /RAT_wrapper/RESET was not found in the design.
WARNING: Simulation object /RAT_wrapper/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_clk was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_input_port was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_output_port was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_port_id was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_load was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_LEDS_LO was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_LEDS_HI was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_SEGMENTS was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_DISP_EN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/RST was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/LD was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/INCR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/DECR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/DATA was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/POINT_OUT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/t_cnt was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/RST was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_INC was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_LD was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/D_IN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_COUNT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/s_cnt was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/DATA_IN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/ADDR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/WE was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/DATA_OUT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/MY_RAM was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/MY_RAM[255] was not found in the design.
source tb_RAT_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RAT_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 812.246 ; gain = 0.000
remove_files  C:/Users/oousterm/Documents/GitHub/RAT_MCU/prog_rom.vhd
add_files -norecurse C:/Users/oousterm/Documents/GitHub/RAT_MCU/prog_rom.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/HardwareDebounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HardwareDebounce
INFO: [VRFC 10-307] analyzing entity DBounce
INFO: [VRFC 10-307] analyzing entity one_shot_bdir
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture arch of entity xil_defaultlib.DBounce [dbounce_default]
Compiling architecture arch of entity xil_defaultlib.one_shot_bdir [one_shot_bdir_default]
Compiling architecture behavioral of entity xil_defaultlib.HardwareDebounce [hardwaredebounce_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_1Bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec  1 15:06:23 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Dec  1 15:06:23 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RAT_wrapper_behav -key {Behavioral:sim_1:Functional:tb_RAT_wrapper} -tclbatch {tb_RAT_wrapper.tcl} -view {C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/RAT_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/RAT_wrapper_behav.wcfg
WARNING: Simulation object /RAT_wrapper/LEDS was not found in the design.
WARNING: Simulation object /RAT_wrapper/SEGMENTS was not found in the design.
WARNING: Simulation object /RAT_wrapper/DISP_EN was not found in the design.
WARNING: Simulation object /RAT_wrapper/SWITCHES was not found in the design.
WARNING: Simulation object /RAT_wrapper/BUTTONS was not found in the design.
WARNING: Simulation object /RAT_wrapper/RESET was not found in the design.
WARNING: Simulation object /RAT_wrapper/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_clk was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_input_port was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_output_port was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_port_id was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_load was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_LEDS_LO was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_LEDS_HI was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_SEGMENTS was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_DISP_EN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/RST was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/LD was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/INCR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/DECR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/DATA was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/POINT_OUT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/t_cnt was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/RST was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_INC was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_LD was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/D_IN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_COUNT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/s_cnt was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/DATA_IN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/ADDR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/WE was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/DATA_OUT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/MY_RAM was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/MY_RAM[255] was not found in the design.
source tb_RAT_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RAT_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 825.676 ; gain = 0.000
update_files -from_files C:/Users/oousterm/Documents/GitHub/RAT_MCU/prog_rom.vhd -to_files {{C:/Users/oousterm/Documents/GitHub/RAT_MCU/Downloads/RatSim v0.61/RatSimulator/prog_rom.vhd}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/oousterm/Documents/GitHub/RAT_MCU/Downloads/RatSim v0.61/RatSimulator/prog_rom.vhd' with file 'C:/Users/oousterm/Documents/GitHub/RAT_MCU/prog_rom.vhd'.
update_compile_order -fileset sources_1
remove_files  C:/Users/oousterm/Documents/GitHub/RAT_MCU/prog_rom.vhd
add_files -norecurse C:/Users/oousterm/Documents/GitHub/RAT_MCU/prog_rom.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/HardwareDebounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HardwareDebounce
INFO: [VRFC 10-307] analyzing entity DBounce
INFO: [VRFC 10-307] analyzing entity one_shot_bdir
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture arch of entity xil_defaultlib.DBounce [dbounce_default]
Compiling architecture arch of entity xil_defaultlib.one_shot_bdir [one_shot_bdir_default]
Compiling architecture behavioral of entity xil_defaultlib.HardwareDebounce [hardwaredebounce_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_1Bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec  1 15:08:42 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Dec  1 15:08:42 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RAT_wrapper_behav -key {Behavioral:sim_1:Functional:tb_RAT_wrapper} -tclbatch {tb_RAT_wrapper.tcl} -view {C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/RAT_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/Users/oousterm/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/RAT_wrapper_behav.wcfg
WARNING: Simulation object /RAT_wrapper/LEDS was not found in the design.
WARNING: Simulation object /RAT_wrapper/SEGMENTS was not found in the design.
WARNING: Simulation object /RAT_wrapper/DISP_EN was not found in the design.
WARNING: Simulation object /RAT_wrapper/SWITCHES was not found in the design.
WARNING: Simulation object /RAT_wrapper/BUTTONS was not found in the design.
WARNING: Simulation object /RAT_wrapper/RESET was not found in the design.
WARNING: Simulation object /RAT_wrapper/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_clk was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_input_port was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_output_port was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_port_id was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_load was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_LEDS_LO was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_LEDS_HI was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_SEGMENTS was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_DISP_EN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/RST was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/LD was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/INCR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/DECR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/DATA was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/POINT_OUT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/t_cnt was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/RST was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_INC was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_LD was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/D_IN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_COUNT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/s_cnt was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/DATA_IN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/ADDR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/WE was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/DATA_OUT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/MY_RAM was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/MY_RAM[255] was not found in the design.
source tb_RAT_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RAT_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 825.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  1 15:15:34 2017...
