{
  "design": {
    "parameter": {
      "xLen": 32,
      "vLen": 1024,
      "datapathWidth": 32,
      "laneNumber": 8,
      "physicalAddressWidth": 32,
      "chainingSize": 4,
      "vrfWriteQueueSize": 4,
      "vfuInstantiateParameter": {
        "slotCount": 4,
        "logicModuleParameters": [
          [
            {
              "parameter": {
                "datapathWidth": 32
              },
              "generator": "v.MaskedLogic"
            },
            [
              0,
              1,
              2,
              3
            ]
          ]
        ],
        "aluModuleParameters": [
          [
            {
              "parameter": {
                "datapathWidth": 32
              },
              "generator": "v.LaneAdder"
            },
            [
              0
            ]
          ],
          [
            {
              "parameter": {
                "datapathWidth": 32
              },
              "generator": "v.LaneAdder"
            },
            [
              1
            ]
          ],
          [
            {
              "parameter": {
                "datapathWidth": 32
              },
              "generator": "v.LaneAdder"
            },
            [
              2
            ]
          ],
          [
            {
              "parameter": {
                "datapathWidth": 32
              },
              "generator": "v.LaneAdder"
            },
            [
              3
            ]
          ]
        ],
        "shifterModuleParameters": [
          [
            {
              "parameter": {
                "dataWidth": 32
              },
              "generator": "v.LaneShifter"
            },
            [
              0,
              1,
              2,
              3
            ]
          ]
        ],
        "mulModuleParameters": [
          [
            {
              "parameter": {
                "datapathWidth": 32
              },
              "generator": "v.LaneMul"
            },
            [
              0,
              1,
              2,
              3
            ]
          ]
        ],
        "divModuleParameters": [
          [
            {
              "parameter": {
                "datapathWidth": 32
              },
              "generator": "v.LaneDiv"
            },
            [
              0,
              1,
              2,
              3
            ]
          ]
        ],
        "otherModuleParameters": [
          [
            {
              "parameter": {
                "datapathWidth": 32,
                "vlMaxBits": 11,
                "groupNumberBits": 6,
                "laneNumberBits": 3,
                "dataPathByteWidth": 4
              },
              "generator": "v.OtherUnit"
            },
            [
              0,
              1,
              2,
              3
            ]
          ]
        ]
      }
    },
    "generator": "v.V"
  },
  "mfcArgs": [
    "-dedup",
    "-O=release",
    "--disable-all-randomization",
    "--split-verilog",
    "--strip-debug-info",
    "--preserve-values=none",
    "--preserve-aggregate=all",
    "--output-annotation-file=mfc.anno.json",
    "--repl-seq-mem",
    "--repl-seq-mem-file=repl-seq-mem.txt"
  ],
  "testbench": false
}
