

mcr M2 <
mov reg1, val
endmcr

mcr M2 M3
mov reg1, val
add reg2, reg1
endmcr
