a.out
*log*
rw*
sighand1
rvlab?
xwin89
phase1
proj
