<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/ic/rt2661reg.h</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">dev/ic</a> - rt2661reg.h<span style="font-size: 80%;"> (source / <a href="rt2661reg.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">19</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">5</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*      $OpenBSD: rt2661reg.h,v 1.13 2013/11/26 20:33:16 deraadt Exp $  */</a>
<span class="lineNum">       2 </span>            : 
<span class="lineNum">       3 </span>            : /*-
<span class="lineNum">       4 </span>            :  * Copyright (c) 2006
<span class="lineNum">       5 </span>            :  *      Damien Bergamini &lt;damien.bergamini@free.fr&gt;
<span class="lineNum">       6 </span>            :  *
<span class="lineNum">       7 </span>            :  * Permission to use, copy, modify, and distribute this software for any
<span class="lineNum">       8 </span>            :  * purpose with or without fee is hereby granted, provided that the above
<span class="lineNum">       9 </span>            :  * copyright notice and this permission notice appear in all copies.
<span class="lineNum">      10 </span>            :  *
<span class="lineNum">      11 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot; AND THE AUTHOR DISCLAIMS ALL WARRANTIES
<span class="lineNum">      12 </span>            :  * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
<span class="lineNum">      13 </span>            :  * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
<span class="lineNum">      14 </span>            :  * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
<span class="lineNum">      15 </span>            :  * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
<span class="lineNum">      16 </span>            :  * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
<span class="lineNum">      17 </span>            :  * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
<span class="lineNum">      18 </span>            :  */
<span class="lineNum">      19 </span>            : 
<span class="lineNum">      20 </span>            : #define RT2661_TX_RING_COUNT    32
<span class="lineNum">      21 </span>            : #define RT2661_MGT_RING_COUNT   32
<span class="lineNum">      22 </span>            : #define RT2661_RX_RING_COUNT    64
<span class="lineNum">      23 </span>            : 
<span class="lineNum">      24 </span>            : #define RT2661_TX_DESC_SIZE     (sizeof (struct rt2661_tx_desc))
<span class="lineNum">      25 </span>            : #define RT2661_TX_DESC_WSIZE    (RT2661_TX_DESC_SIZE / 4)
<span class="lineNum">      26 </span>            : #define RT2661_RX_DESC_SIZE     (sizeof (struct rt2661_rx_desc))
<span class="lineNum">      27 </span>            : #define RT2661_RX_DESC_WSIZE    (RT2661_RX_DESC_SIZE / 4)
<span class="lineNum">      28 </span>            : 
<span class="lineNum">      29 </span>            : #define RT2661_MAX_SCATTER      5
<span class="lineNum">      30 </span>            : 
<span class="lineNum">      31 </span>            : /*
<span class="lineNum">      32 </span>            :  * Control and status registers.
<span class="lineNum">      33 </span>            :  */
<span class="lineNum">      34 </span>            : #define RT2661_HOST_CMD_CSR             0x0008
<span class="lineNum">      35 </span>            : #define RT2661_MCU_CNTL_CSR             0x000c
<span class="lineNum">      36 </span>            : #define RT2661_SOFT_RESET_CSR           0x0010
<span class="lineNum">      37 </span>            : #define RT2661_MCU_INT_SOURCE_CSR       0x0014
<span class="lineNum">      38 </span>            : #define RT2661_MCU_INT_MASK_CSR         0x0018
<span class="lineNum">      39 </span>            : #define RT2661_PCI_USEC_CSR             0x001c
<span class="lineNum">      40 </span>            : #define RT2661_H2M_MAILBOX_CSR          0x2100
<span class="lineNum">      41 </span>            : #define RT2661_M2H_CMD_DONE_CSR         0x2104
<span class="lineNum">      42 </span>            : #define RT2661_HW_BEACON_BASE0          0x2c00
<span class="lineNum">      43 </span>            : #define RT2661_HW_BEACON_BASE1          0x2d00
<span class="lineNum">      44 </span>            : #define RT2661_HW_BEACON_BASE2          0x2e00
<span class="lineNum">      45 </span>            : #define RT2661_HW_BEACON_BASE3          0x2f00
<span class="lineNum">      46 </span>            : #define RT2661_MAC_CSR0                 0x3000
<span class="lineNum">      47 </span>            : #define RT2661_MAC_CSR1                 0x3004
<span class="lineNum">      48 </span>            : #define RT2661_MAC_CSR2                 0x3008
<span class="lineNum">      49 </span>            : #define RT2661_MAC_CSR3                 0x300c
<span class="lineNum">      50 </span>            : #define RT2661_MAC_CSR4                 0x3010
<span class="lineNum">      51 </span>            : #define RT2661_MAC_CSR5                 0x3014
<span class="lineNum">      52 </span>            : #define RT2661_MAC_CSR6                 0x3018
<span class="lineNum">      53 </span>            : #define RT2661_MAC_CSR7                 0x301c
<span class="lineNum">      54 </span>            : #define RT2661_MAC_CSR8                 0x3020
<span class="lineNum">      55 </span>            : #define RT2661_MAC_CSR9                 0x3024
<span class="lineNum">      56 </span>            : #define RT2661_MAC_CSR10                0x3028
<span class="lineNum">      57 </span>            : #define RT2661_MAC_CSR11                0x302c
<span class="lineNum">      58 </span>            : #define RT2661_MAC_CSR12                0x3030
<span class="lineNum">      59 </span>            : #define RT2661_MAC_CSR13                0x3034
<span class="lineNum">      60 </span>            : #define RT2661_MAC_CSR14                0x3038
<span class="lineNum">      61 </span>            : #define RT2661_MAC_CSR15                0x303c
<span class="lineNum">      62 </span>            : #define RT2661_TXRX_CSR0                0x3040
<span class="lineNum">      63 </span>            : #define RT2661_TXRX_CSR1                0x3044
<span class="lineNum">      64 </span>            : #define RT2661_TXRX_CSR2                0x3048
<span class="lineNum">      65 </span>            : #define RT2661_TXRX_CSR3                0x304c
<span class="lineNum">      66 </span>            : #define RT2661_TXRX_CSR4                0x3050
<span class="lineNum">      67 </span>            : #define RT2661_TXRX_CSR5                0x3054
<span class="lineNum">      68 </span>            : #define RT2661_TXRX_CSR6                0x3058
<span class="lineNum">      69 </span>            : #define RT2661_TXRX_CSR7                0x305c
<span class="lineNum">      70 </span>            : #define RT2661_TXRX_CSR8                0x3060
<span class="lineNum">      71 </span>            : #define RT2661_TXRX_CSR9                0x3064
<span class="lineNum">      72 </span>            : #define RT2661_TXRX_CSR10               0x3068
<span class="lineNum">      73 </span>            : #define RT2661_TXRX_CSR11               0x306c
<span class="lineNum">      74 </span>            : #define RT2661_TXRX_CSR12               0x3070
<span class="lineNum">      75 </span>            : #define RT2661_TXRX_CSR13               0x3074
<span class="lineNum">      76 </span>            : #define RT2661_TXRX_CSR14               0x3078
<span class="lineNum">      77 </span>            : #define RT2661_TXRX_CSR15               0x307c
<span class="lineNum">      78 </span>            : #define RT2661_PHY_CSR0                 0x3080
<span class="lineNum">      79 </span>            : #define RT2661_PHY_CSR1                 0x3084
<span class="lineNum">      80 </span>            : #define RT2661_PHY_CSR2                 0x3088
<span class="lineNum">      81 </span>            : #define RT2661_PHY_CSR3                 0x308c
<span class="lineNum">      82 </span>            : #define RT2661_PHY_CSR4                 0x3090
<span class="lineNum">      83 </span>            : #define RT2661_PHY_CSR5                 0x3094
<span class="lineNum">      84 </span>            : #define RT2661_PHY_CSR6                 0x3098
<span class="lineNum">      85 </span>            : #define RT2661_PHY_CSR7                 0x309c
<span class="lineNum">      86 </span>            : #define RT2661_SEC_CSR0                 0x30a0
<span class="lineNum">      87 </span>            : #define RT2661_SEC_CSR1                 0x30a4
<span class="lineNum">      88 </span>            : #define RT2661_SEC_CSR2                 0x30a8
<span class="lineNum">      89 </span>            : #define RT2661_SEC_CSR3                 0x30ac
<span class="lineNum">      90 </span>            : #define RT2661_SEC_CSR4                 0x30b0
<span class="lineNum">      91 </span>            : #define RT2661_SEC_CSR5                 0x30b4
<span class="lineNum">      92 </span>            : #define RT2661_STA_CSR0                 0x30c0
<span class="lineNum">      93 </span>            : #define RT2661_STA_CSR1                 0x30c4
<span class="lineNum">      94 </span>            : #define RT2661_STA_CSR2                 0x30c8
<span class="lineNum">      95 </span>            : #define RT2661_STA_CSR3                 0x30cc
<span class="lineNum">      96 </span>            : #define RT2661_STA_CSR4                 0x30d0
<span class="lineNum">      97 </span>            : #define RT2661_AC0_BASE_CSR             0x3400
<span class="lineNum">      98 </span>            : #define RT2661_AC1_BASE_CSR             0x3404
<span class="lineNum">      99 </span>            : #define RT2661_AC2_BASE_CSR             0x3408
<span class="lineNum">     100 </span>            : #define RT2661_AC3_BASE_CSR             0x340c
<span class="lineNum">     101 </span>            : #define RT2661_MGT_BASE_CSR             0x3410
<span class="lineNum">     102 </span>            : #define RT2661_TX_RING_CSR0             0x3418
<span class="lineNum">     103 </span>            : #define RT2661_TX_RING_CSR1             0x341c
<span class="lineNum">     104 </span>            : #define RT2661_AIFSN_CSR                0x3420
<span class="lineNum">     105 </span>            : #define RT2661_CWMIN_CSR                0x3424
<span class="lineNum">     106 </span>            : #define RT2661_CWMAX_CSR                0x3428
<span class="lineNum">     107 </span>            : #define RT2661_TX_DMA_DST_CSR           0x342c
<span class="lineNum">     108 </span>            : #define RT2661_TX_CNTL_CSR              0x3430
<span class="lineNum">     109 </span>            : #define RT2661_LOAD_TX_RING_CSR         0x3434
<span class="lineNum">     110 </span>            : #define RT2661_RX_BASE_CSR              0x3450
<span class="lineNum">     111 </span>            : #define RT2661_RX_RING_CSR              0x3454
<span class="lineNum">     112 </span>            : #define RT2661_RX_CNTL_CSR              0x3458
<span class="lineNum">     113 </span>            : #define RT2661_PCI_CFG_CSR              0x3460
<span class="lineNum">     114 </span>            : #define RT2661_INT_SOURCE_CSR           0x3468
<span class="lineNum">     115 </span>            : #define RT2661_INT_MASK_CSR             0x346c
<span class="lineNum">     116 </span>            : #define RT2661_E2PROM_CSR               0x3470
<span class="lineNum">     117 </span>            : #define RT2661_AC_TXOP_CSR0             0x3474
<span class="lineNum">     118 </span>            : #define RT2661_AC_TXOP_CSR1             0x3478
<span class="lineNum">     119 </span>            : #define RT2661_TEST_MODE_CSR            0x3484
<span class="lineNum">     120 </span>            : #define RT2661_IO_CNTL_CSR              0x3498
<span class="lineNum">     121 </span>            : #define RT2661_MCU_CODE_BASE            0x4000
<span class="lineNum">     122 </span>            : 
<span class="lineNum">     123 </span>            : 
<span class="lineNum">     124 </span>            : /* possible flags for register HOST_CMD_CSR */
<span class="lineNum">     125 </span>            : #define RT2661_KICK_CMD         (1 &lt;&lt; 7)
<span class="lineNum">     126 </span>            : /* Host to MCU (8051) command identifiers */
<span class="lineNum">     127 </span>            : #define RT2661_MCU_CMD_SLEEP    0x30
<span class="lineNum">     128 </span>            : #define RT2661_MCU_CMD_WAKEUP   0x31
<span class="lineNum">     129 </span>            : #define RT2661_MCU_SET_LED      0x50
<span class="lineNum">     130 </span>            : #define RT2661_MCU_SET_RSSI_LED 0x52
<span class="lineNum">     131 </span>            : 
<span class="lineNum">     132 </span>            : /* possible flags for register MCU_CNTL_CSR */
<span class="lineNum">     133 </span>            : #define RT2661_MCU_SEL          (1 &lt;&lt; 0)
<span class="lineNum">     134 </span>            : #define RT2661_MCU_RESET        (1 &lt;&lt; 1)
<span class="lineNum">     135 </span>            : #define RT2661_MCU_READY        (1 &lt;&lt; 2)
<span class="lineNum">     136 </span>            : 
<span class="lineNum">     137 </span>            : /* possible flags for register MCU_INT_SOURCE_CSR */
<span class="lineNum">     138 </span>            : #define RT2661_MCU_CMD_DONE             0xff
<span class="lineNum">     139 </span>            : #define RT2661_MCU_WAKEUP               (1 &lt;&lt; 8)
<span class="lineNum">     140 </span>            : #define RT2661_MCU_BEACON_EXPIRE        (1 &lt;&lt; 9)
<span class="lineNum">     141 </span>            : 
<span class="lineNum">     142 </span>            : /* possible flags for register H2M_MAILBOX_CSR */
<span class="lineNum">     143 </span>            : #define RT2661_H2M_BUSY         (1 &lt;&lt; 24)
<span class="lineNum">     144 </span>            : #define RT2661_TOKEN_NO_INTR    0xff
<span class="lineNum">     145 </span>            : 
<span class="lineNum">     146 </span>            : /* possible flags for register MAC_CSR5 */
<span class="lineNum">     147 </span>            : #define RT2661_ONE_BSSID        3
<span class="lineNum">     148 </span>            : 
<span class="lineNum">     149 </span>            : /* possible flags for register TXRX_CSR0 */
<span class="lineNum">     150 </span>            : /* Tx filter flags are in the low 16 bits */
<span class="lineNum">     151 </span>            : #define RT2661_AUTO_TX_SEQ      (1 &lt;&lt; 15)
<span class="lineNum">     152 </span>            : /* Rx filter flags are in the high 16 bits */
<span class="lineNum">     153 </span>            : #define RT2661_DISABLE_RX       (1 &lt;&lt; 16)
<span class="lineNum">     154 </span>            : #define RT2661_DROP_CRC_ERROR   (1 &lt;&lt; 17)
<span class="lineNum">     155 </span>            : #define RT2661_DROP_PHY_ERROR   (1 &lt;&lt; 18)
<span class="lineNum">     156 </span>            : #define RT2661_DROP_CTL         (1 &lt;&lt; 19)
<span class="lineNum">     157 </span>            : #define RT2661_DROP_NOT_TO_ME   (1 &lt;&lt; 20)
<span class="lineNum">     158 </span>            : #define RT2661_DROP_TODS        (1 &lt;&lt; 21)
<span class="lineNum">     159 </span>            : #define RT2661_DROP_VER_ERROR   (1 &lt;&lt; 22)
<span class="lineNum">     160 </span>            : #define RT2661_DROP_MULTICAST   (1 &lt;&lt; 23)
<span class="lineNum">     161 </span>            : #define RT2661_DROP_BROADCAST   (1 &lt;&lt; 24)
<span class="lineNum">     162 </span>            : #define RT2661_DROP_ACKCTS      (1 &lt;&lt; 25)
<span class="lineNum">     163 </span>            : 
<span class="lineNum">     164 </span>            : /* possible flags for register TXRX_CSR4 */
<span class="lineNum">     165 </span>            : #define RT2661_SHORT_PREAMBLE   (1 &lt;&lt; 18)
<span class="lineNum">     166 </span>            : #define RT2661_MRR_ENABLED      (1 &lt;&lt; 19)
<span class="lineNum">     167 </span>            : #define RT2661_MRR_CCK_FALLBACK (1 &lt;&lt; 22)
<span class="lineNum">     168 </span>            : 
<span class="lineNum">     169 </span>            : /* possible flags for register TXRX_CSR9 */
<span class="lineNum">     170 </span>            : #define RT2661_TSF_TICKING      (1 &lt;&lt; 16)
<span class="lineNum">     171 </span>            : #define RT2661_TSF_MODE(x)      (((x) &amp; 0x3) &lt;&lt; 17)
<span class="lineNum">     172 </span>            : /* TBTT stands for Target Beacon Transmission Time */
<span class="lineNum">     173 </span>            : #define RT2661_ENABLE_TBTT      (1 &lt;&lt; 19)
<span class="lineNum">     174 </span>            : #define RT2661_GENERATE_BEACON  (1 &lt;&lt; 20)
<span class="lineNum">     175 </span>            : 
<span class="lineNum">     176 </span>            : /* possible flags for register PHY_CSR0 */
<span class="lineNum">     177 </span>            : #define RT2661_PA_PE_2GHZ       (1 &lt;&lt; 16)
<span class="lineNum">     178 </span>            : #define RT2661_PA_PE_5GHZ       (1 &lt;&lt; 17)
<span class="lineNum">     179 </span>            : 
<span class="lineNum">     180 </span>            : /* possible flags for register PHY_CSR3 */
<span class="lineNum">     181 </span>            : #define RT2661_BBP_READ (1 &lt;&lt; 15)
<span class="lineNum">     182 </span>            : #define RT2661_BBP_BUSY (1 &lt;&lt; 16)
<span class="lineNum">     183 </span>            : 
<span class="lineNum">     184 </span>            : /* possible flags for register PHY_CSR4 */
<span class="lineNum">     185 </span>            : #define RT2661_RF_21BIT (21U &lt;&lt; 24)
<span class="lineNum">     186 </span>            : #define RT2661_RF_BUSY  (1U &lt;&lt; 31)
<span class="lineNum">     187 </span>            : 
<span class="lineNum">     188 </span>            : /* possible values for register STA_CSR4 */
<span class="lineNum">     189 </span>            : #define RT2661_TX_STAT_VALID    (1 &lt;&lt; 0)
<span class="lineNum">     190 </span>            : #define RT2661_TX_RESULT(v)     (((v) &gt;&gt; 1) &amp; 0x7)
<span class="lineNum">     191 </span>            : #define RT2661_TX_RETRYCNT(v)   (((v) &gt;&gt; 4) &amp; 0xf)
<span class="lineNum">     192 </span>            : /* Driver-private data written before TX and read back when TX completes.
<span class="lineNum">     193 </span>            :  * We store the driver-private ID of an AMRR node in here. */
<span class="lineNum">     194 </span>            : #define RT2661_TX_PRIV_DATA(v)  (((v) &gt;&gt; 8) &amp; 0xff)
<span class="lineNum">     195 </span>            : #define RT2661_TX_SUCCESS       0
<span class="lineNum">     196 </span>            : #define RT2661_TX_RETRY_FAIL    6
<span class="lineNum">     197 </span>            : 
<span class="lineNum">     198 </span>            : /* possible flags for register TX_CNTL_CSR */
<span class="lineNum">     199 </span>            : #define RT2661_KICK_MGT (1 &lt;&lt; 4)
<span class="lineNum">     200 </span>            : 
<span class="lineNum">     201 </span>            : /* possible flags for register INT_SOURCE_CSR */
<span class="lineNum">     202 </span>            : #define RT2661_TX_DONE          (1 &lt;&lt; 0)
<span class="lineNum">     203 </span>            : #define RT2661_RX_DONE          (1 &lt;&lt; 1)
<span class="lineNum">     204 </span>            : #define RT2661_TX0_DMA_DONE     (1 &lt;&lt; 16)
<span class="lineNum">     205 </span>            : #define RT2661_TX1_DMA_DONE     (1 &lt;&lt; 17)
<span class="lineNum">     206 </span>            : #define RT2661_TX2_DMA_DONE     (1 &lt;&lt; 18)
<span class="lineNum">     207 </span>            : #define RT2661_TX3_DMA_DONE     (1 &lt;&lt; 19)
<span class="lineNum">     208 </span>            : #define RT2661_MGT_DONE         (1 &lt;&lt; 20)
<span class="lineNum">     209 </span>            : 
<span class="lineNum">     210 </span>            : /* possible flags for register E2PROM_CSR */
<span class="lineNum">     211 </span>            : #define RT2661_C        (1 &lt;&lt; 1)
<span class="lineNum">     212 </span>            : #define RT2661_S        (1 &lt;&lt; 2)
<span class="lineNum">     213 </span>            : #define RT2661_D        (1 &lt;&lt; 3)
<span class="lineNum">     214 </span>            : #define RT2661_Q        (1 &lt;&lt; 4)
<span class="lineNum">     215 </span>            : #define RT2661_93C46    (1 &lt;&lt; 5)
<span class="lineNum">     216 </span>            : 
<span class="lineNum">     217 </span>            : /* Tx descriptor */
<span class="lineNum">     218 </span>            : struct rt2661_tx_desc {
<span class="lineNum">     219 </span>            :         uint32_t        flags;
<span class="lineNum">     220 </span>            : #define RT2661_TX_BUSY          (1 &lt;&lt; 0)
<span class="lineNum">     221 </span>            : #define RT2661_TX_VALID         (1 &lt;&lt; 1)
<span class="lineNum">     222 </span>            : #define RT2661_TX_MORE_FRAG     (1 &lt;&lt; 2)
<span class="lineNum">     223 </span>            : #define RT2661_TX_NEED_ACK      (1 &lt;&lt; 3)
<span class="lineNum">     224 </span>            : #define RT2661_TX_TIMESTAMP     (1 &lt;&lt; 4)
<span class="lineNum">     225 </span>            : #define RT2661_TX_OFDM          (1 &lt;&lt; 5)
<span class="lineNum">     226 </span>            : #define RT2661_TX_IFS_SIFS      (1 &lt;&lt; 6)
<span class="lineNum">     227 </span>            : #define RT2661_TX_LONG_RETRY    (1 &lt;&lt; 7)
<span class="lineNum">     228 </span>            : #define RT2661_TX_BURST         (1 &lt;&lt; 28)
<span class="lineNum">     229 </span>            : 
<span class="lineNum">     230 </span>            :         uint16_t        wme;
<span class="lineNum">     231 </span>            : #define RT2661_QID(v)           (v)
<span class="lineNum">     232 </span>            : #define RT2661_AIFSN(v)         ((v) &lt;&lt; 4)
<span class="lineNum">     233 </span>            : #define RT2661_LOGCWMIN(v)      ((v) &lt;&lt; 8)
<span class="lineNum">     234 </span>            : #define RT2661_LOGCWMAX(v)      ((v) &lt;&lt; 12)
<span class="lineNum">     235 </span>            : 
<span class="lineNum">     236 </span>            :         uint16_t        xflags;
<span class="lineNum">     237 </span>            : #define RT2661_TX_HWSEQ         (1 &lt;&lt; 12)
<span class="lineNum">     238 </span>            : 
<span class="lineNum">     239 </span>            :         uint8_t         plcp_signal;
<span class="lineNum">     240 </span>            :         uint8_t         plcp_service;
<span class="lineNum">     241 </span>            : #define RT2661_PLCP_LENGEXT     0x80
<span class="lineNum">     242 </span>            : 
<span class="lineNum">     243 </span>            :         uint8_t         plcp_length_lo;
<span class="lineNum">     244 </span>            :         uint8_t         plcp_length_hi;
<span class="lineNum">     245 </span>            : 
<span class="lineNum">     246 </span>            :         uint32_t        iv;
<span class="lineNum">     247 </span>            :         uint32_t        eiv;
<span class="lineNum">     248 </span>            : 
<span class="lineNum">     249 </span>            :         uint8_t         offset;
<span class="lineNum">     250 </span>            :         uint8_t         priv_data;
<span class="lineNum">     251 </span>            : #define RT2661_QID_MGT  13
<span class="lineNum">     252 </span>            : 
<span class="lineNum">     253 </span>            :         uint8_t         txpower;
<span class="lineNum">     254 </span>            : #define RT2661_DEFAULT_TXPOWER  0
<span class="lineNum">     255 </span>            : 
<span class="lineNum">     256 </span>            :         uint8_t         reserved1;
<span class="lineNum">     257 </span>            : 
<span class="lineNum">     258 </span>            :         uint32_t        addr[RT2661_MAX_SCATTER];
<span class="lineNum">     259 </span>            :         uint16_t        len[RT2661_MAX_SCATTER];
<span class="lineNum">     260 </span>            : 
<span class="lineNum">     261 </span>            :         uint16_t        reserved2;
<span class="lineNum">     262 </span>            : } __packed;
<span class="lineNum">     263 </span>            : 
<span class="lineNum">     264 </span>            : /* Rx descriptor */
<span class="lineNum">     265 </span>            : struct rt2661_rx_desc {
<span class="lineNum">     266 </span>            :         uint32_t        flags;
<span class="lineNum">     267 </span>            : #define RT2661_RX_BUSY          (1 &lt;&lt; 0)
<span class="lineNum">     268 </span>            : #define RT2661_RX_DROP          (1 &lt;&lt; 1)
<span class="lineNum">     269 </span>            : #define RT2661_RX_CRC_ERROR     (1 &lt;&lt; 6)
<span class="lineNum">     270 </span>            : #define RT2661_RX_OFDM          (1 &lt;&lt; 7)
<span class="lineNum">     271 </span>            : #define RT2661_RX_PHY_ERROR     (1 &lt;&lt; 8)
<span class="lineNum">     272 </span>            : #define RT2661_RX_CIPHER_MASK   0x00000600
<span class="lineNum">     273 </span>            : 
<span class="lineNum">     274 </span>            :         uint8_t         rate;
<span class="lineNum">     275 </span>            :         uint8_t         rssi;
<span class="lineNum">     276 </span>            :         uint8_t         reserved1;
<span class="lineNum">     277 </span>            :         uint8_t         offset;
<span class="lineNum">     278 </span>            :         uint32_t        iv;
<span class="lineNum">     279 </span>            :         uint32_t        eiv;
<span class="lineNum">     280 </span>            :         uint32_t        reserved2;
<span class="lineNum">     281 </span>            :         uint32_t        physaddr;
<span class="lineNum">     282 </span>            :         uint32_t        reserved3[10];
<span class="lineNum">     283 </span>            : } __packed;
<span class="lineNum">     284 </span>            : 
<span class="lineNum">     285 </span>            : #define RAL_RF1 0
<span class="lineNum">     286 </span>            : #define RAL_RF2 2
<span class="lineNum">     287 </span>            : #define RAL_RF3 1
<span class="lineNum">     288 </span>            : #define RAL_RF4 3
<span class="lineNum">     289 </span>            : 
<span class="lineNum">     290 </span>            : /* dual-band RF */
<span class="lineNum">     291 </span>            : #define RT2661_RF_5225  1
<span class="lineNum">     292 </span>            : #define RT2661_RF_5325  2
<span class="lineNum">     293 </span>            : /* single-band RF */
<span class="lineNum">     294 </span>            : #define RT2661_RF_2527  3
<span class="lineNum">     295 </span>            : #define RT2661_RF_2529  4
<span class="lineNum">     296 </span>            : 
<span class="lineNum">     297 </span>            : #define RT2661_RX_DESC_BACK     4
<span class="lineNum">     298 </span>            : 
<span class="lineNum">     299 </span>            : #define RT2661_SMART_MODE       (1 &lt;&lt; 0)
<span class="lineNum">     300 </span>            : 
<span class="lineNum">     301 </span>            : #define RT2661_BBPR94_DEFAULT   6
<span class="lineNum">     302 </span>            : 
<span class="lineNum">     303 </span>            : #define RT2661_SHIFT_D  3
<span class="lineNum">     304 </span>            : #define RT2661_SHIFT_Q  4
<span class="lineNum">     305 </span>            : 
<span class="lineNum">     306 </span>            : #define RT2661_EEPROM_MAC01             0x02
<span class="lineNum">     307 </span>            : #define RT2661_EEPROM_MAC23             0x03
<span class="lineNum">     308 </span>            : #define RT2661_EEPROM_MAC45             0x04
<span class="lineNum">     309 </span>            : #define RT2661_EEPROM_ANTENNA           0x10
<span class="lineNum">     310 </span>            : #define RT2661_EEPROM_CONFIG2           0x11
<span class="lineNum">     311 </span>            : #define RT2661_EEPROM_BBP_BASE          0x13
<span class="lineNum">     312 </span>            : #define RT2661_EEPROM_TXPOWER           0x23
<span class="lineNum">     313 </span>            : #define RT2661_EEPROM_FREQ_OFFSET       0x2f
<span class="lineNum">     314 </span>            : #define RT2661_EEPROM_RSSI_2GHZ_OFFSET  0x4d
<span class="lineNum">     315 </span>            : #define RT2661_EEPROM_RSSI_5GHZ_OFFSET  0x4e
<span class="lineNum">     316 </span>            : 
<span class="lineNum">     317 </span>            : #define RT2661_EEPROM_DELAY     1       /* minimum hold time (microsecond) */
<span class="lineNum">     318 </span>            : 
<span class="lineNum">     319 </span>            : /*-
<span class="lineNum">     320 </span>            :  * Control and status registers access functions.
<span class="lineNum">     321 </span>            :  * The ASIC does not like PCI bursts on registers because of a silicon bug.
<span class="lineNum">     322 </span>            :  * To prevent PCI read or write bursts, we issue a read to a non-contiguous
<span class="lineNum">     323 </span>            :  * register before accessing a register.  This problem does not show up on
<span class="lineNum">     324 </span>            :  * x86 architectures since the memory model makes it almost impossible to
<span class="lineNum">     325 </span>            :  * generate PCI bursts without doing DMA.
<span class="lineNum">     326 </span>            :  * This makes the RT2561S chip on the Gdium (loongson) work.
<a name="327"><span class="lineNum">     327 </span>            :  */</a>
<span class="lineNum">     328 </span>            : static __inline uint32_t
<span class="lineNum">     329 </span><span class="lineNoCov">          0 : RAL_READ(struct rt2661_softc *sc, bus_size_t reg)</span>
<span class="lineNum">     330 </span>            : {
<span class="lineNum">     331 </span><span class="lineNoCov">          0 :         bus_space_read_4(sc-&gt;sc_st, sc-&gt;sc_sh, RT2661_MAC_CSR0);</span>
<span class="lineNum">     332 </span><span class="lineNoCov">          0 :         return bus_space_read_4(sc-&gt;sc_st, sc-&gt;sc_sh, reg);</span>
<span class="lineNum">     333 </span>            : }
<a name="334"><span class="lineNum">     334 </span>            : </a>
<span class="lineNum">     335 </span>            : static __inline void
<span class="lineNum">     336 </span><span class="lineNoCov">          0 : RAL_READ_REGION_4(struct rt2661_softc *sc, bus_size_t offset,</span>
<span class="lineNum">     337 </span>            :     uint32_t *datap, bus_size_t count)
<span class="lineNum">     338 </span>            : {
<span class="lineNum">     339 </span>            :         /* NB: do not use bus_space_read_region_4 to prevent PCI bursts. */
<span class="lineNum">     340 </span><span class="lineNoCov">          0 :         for (; count &gt; 0; count--, datap++, offset += 4)</span>
<span class="lineNum">     341 </span><span class="lineNoCov">          0 :                 *datap = RAL_READ(sc, offset);</span>
<span class="lineNum">     342 </span><span class="lineNoCov">          0 : }</span>
<a name="343"><span class="lineNum">     343 </span>            : </a>
<span class="lineNum">     344 </span>            : static __inline void
<span class="lineNum">     345 </span><span class="lineNoCov">          0 : RAL_WRITE(struct rt2661_softc *sc, bus_size_t reg, uint32_t val)</span>
<span class="lineNum">     346 </span>            : {
<span class="lineNum">     347 </span><span class="lineNoCov">          0 :         bus_space_read_4(sc-&gt;sc_st, sc-&gt;sc_sh, RT2661_MAC_CSR0);</span>
<span class="lineNum">     348 </span><span class="lineNoCov">          0 :         bus_space_write_4(sc-&gt;sc_st, sc-&gt;sc_sh, reg, val);</span>
<span class="lineNum">     349 </span><span class="lineNoCov">          0 : }</span>
<a name="350"><span class="lineNum">     350 </span>            : </a>
<span class="lineNum">     351 </span>            : static __inline void
<span class="lineNum">     352 </span><span class="lineNoCov">          0 : RAL_WRITE_1(struct rt2661_softc *sc, bus_size_t reg, uint8_t val)</span>
<span class="lineNum">     353 </span>            : {
<span class="lineNum">     354 </span><span class="lineNoCov">          0 :         bus_space_read_4(sc-&gt;sc_st, sc-&gt;sc_sh, RT2661_MAC_CSR0);</span>
<span class="lineNum">     355 </span><span class="lineNoCov">          0 :         bus_space_write_1(sc-&gt;sc_st, sc-&gt;sc_sh, reg, val);</span>
<span class="lineNum">     356 </span><span class="lineNoCov">          0 : }</span>
<a name="357"><span class="lineNum">     357 </span>            : </a>
<span class="lineNum">     358 </span>            : static __inline void
<span class="lineNum">     359 </span><span class="lineNoCov">          0 : RAL_WRITE_REGION_1(struct rt2661_softc *sc, bus_size_t offset,</span>
<span class="lineNum">     360 </span>            :     const uint8_t *datap, bus_size_t count)
<span class="lineNum">     361 </span>            : {
<span class="lineNum">     362 </span>            :         /* NB: do not use bus_space_write_region_1 to prevent PCI bursts. */
<span class="lineNum">     363 </span><span class="lineNoCov">          0 :         for (; count &gt; 0; count--, datap++, offset++)</span>
<span class="lineNum">     364 </span><span class="lineNoCov">          0 :                 RAL_WRITE_1(sc, offset, *datap);</span>
<span class="lineNum">     365 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     366 </span>            : 
<span class="lineNum">     367 </span>            : #define RAL_RW_BARRIER_1(sc, reg)                                       \
<span class="lineNum">     368 </span>            :         bus_space_barrier((sc)-&gt;sc_st, (sc)-&gt;sc_sh, (reg), 1,             \
<span class="lineNum">     369 </span>            :             BUS_SPACE_BARRIER_READ | BUS_SPACE_BARRIER_WRITE)
<span class="lineNum">     370 </span>            : 
<span class="lineNum">     371 </span>            : /*
<span class="lineNum">     372 </span>            :  * EEPROM access macro
<span class="lineNum">     373 </span>            :  */
<span class="lineNum">     374 </span>            : #define RT2661_EEPROM_CTL(sc, val) do {                                 \
<span class="lineNum">     375 </span>            :         RAL_WRITE((sc), RT2661_E2PROM_CSR, (val));                      \
<span class="lineNum">     376 </span>            :         DELAY(RT2661_EEPROM_DELAY);                                     \
<span class="lineNum">     377 </span>            : } while (/* CONSTCOND */0)
<span class="lineNum">     378 </span>            : 
<span class="lineNum">     379 </span>            : 
<span class="lineNum">     380 </span>            : /*
<span class="lineNum">     381 </span>            :  * Default values for MAC registers; values taken from the reference driver.
<span class="lineNum">     382 </span>            :  */
<span class="lineNum">     383 </span>            : #define RT2661_DEF_MAC                                  \
<span class="lineNum">     384 </span>            :         { RT2661_TXRX_CSR0,        0x0000b032 },        \
<span class="lineNum">     385 </span>            :         { RT2661_TXRX_CSR1,        0x9eb39eb3 },        \
<span class="lineNum">     386 </span>            :         { RT2661_TXRX_CSR2,        0x8a8b8c8d },        \
<span class="lineNum">     387 </span>            :         { RT2661_TXRX_CSR3,        0x00858687 },        \
<span class="lineNum">     388 </span>            :         { RT2661_TXRX_CSR7,        0x2e31353b },        \
<span class="lineNum">     389 </span>            :         { RT2661_TXRX_CSR8,        0x2a2a2a2c },        \
<span class="lineNum">     390 </span>            :         { RT2661_TXRX_CSR15,       0x0000000f },        \
<span class="lineNum">     391 </span>            :         { RT2661_MAC_CSR6,         0x00000fff },        \
<span class="lineNum">     392 </span>            :         { RT2661_MAC_CSR8,         0x016c030a },        \
<span class="lineNum">     393 </span>            :         { RT2661_MAC_CSR10,        0x00000718 },        \
<span class="lineNum">     394 </span>            :         { RT2661_MAC_CSR12,        0x00000004 },        \
<span class="lineNum">     395 </span>            :         { RT2661_MAC_CSR13,        0x0000e000 },        \
<span class="lineNum">     396 </span>            :         { RT2661_SEC_CSR0,         0x00000000 },        \
<span class="lineNum">     397 </span>            :         { RT2661_SEC_CSR1,         0x00000000 },        \
<span class="lineNum">     398 </span>            :         { RT2661_SEC_CSR5,         0x00000000 },        \
<span class="lineNum">     399 </span>            :         { RT2661_PHY_CSR1,         0x000023b0 },        \
<span class="lineNum">     400 </span>            :         { RT2661_PHY_CSR5,         0x060a100c },        \
<span class="lineNum">     401 </span>            :         { RT2661_PHY_CSR6,         0x00080606 },        \
<span class="lineNum">     402 </span>            :         { RT2661_PHY_CSR7,         0x00000a08 },        \
<span class="lineNum">     403 </span>            :         { RT2661_PCI_CFG_CSR,      0x3cca4808 },        \
<span class="lineNum">     404 </span>            :         { RT2661_AIFSN_CSR,        0x00002273 },        \
<span class="lineNum">     405 </span>            :         { RT2661_CWMIN_CSR,        0x00002344 },        \
<span class="lineNum">     406 </span>            :         { RT2661_CWMAX_CSR,        0x000034aa },        \
<span class="lineNum">     407 </span>            :         { RT2661_TEST_MODE_CSR,    0x00000200 },        \
<span class="lineNum">     408 </span>            :         { RT2661_M2H_CMD_DONE_CSR, 0xffffffff },        \
<span class="lineNum">     409 </span>            :         { RT2661_HW_BEACON_BASE0,  0x00000000 },        \
<span class="lineNum">     410 </span>            :         { RT2661_HW_BEACON_BASE1,  0x00000000 },        \
<span class="lineNum">     411 </span>            :         { RT2661_HW_BEACON_BASE2,  0x00000000 },        \
<span class="lineNum">     412 </span>            :         { RT2661_HW_BEACON_BASE3,  0x00000000 }
<span class="lineNum">     413 </span>            : 
<span class="lineNum">     414 </span>            : /*
<span class="lineNum">     415 </span>            :  * Default values for BBP registers; values taken from the reference driver.
<span class="lineNum">     416 </span>            :  */
<span class="lineNum">     417 </span>            : #define RT2661_DEF_BBP  \
<span class="lineNum">     418 </span>            :         {   3, 0x00 },  \
<span class="lineNum">     419 </span>            :         {  15, 0x30 },  \
<span class="lineNum">     420 </span>            :         {  17, 0x20 },  \
<span class="lineNum">     421 </span>            :         {  21, 0xc8 },  \
<span class="lineNum">     422 </span>            :         {  22, 0x38 },  \
<span class="lineNum">     423 </span>            :         {  23, 0x06 },  \
<span class="lineNum">     424 </span>            :         {  24, 0xfe },  \
<span class="lineNum">     425 </span>            :         {  25, 0x0a },  \
<span class="lineNum">     426 </span>            :         {  26, 0x0d },  \
<span class="lineNum">     427 </span>            :         {  34, 0x12 },  \
<span class="lineNum">     428 </span>            :         {  37, 0x07 },  \
<span class="lineNum">     429 </span>            :         {  39, 0xf8 },  \
<span class="lineNum">     430 </span>            :         {  41, 0x60 },  \
<span class="lineNum">     431 </span>            :         {  53, 0x10 },  \
<span class="lineNum">     432 </span>            :         {  54, 0x18 },  \
<span class="lineNum">     433 </span>            :         {  60, 0x10 },  \
<span class="lineNum">     434 </span>            :         {  61, 0x04 },  \
<span class="lineNum">     435 </span>            :         {  62, 0x04 },  \
<span class="lineNum">     436 </span>            :         {  75, 0xfe },  \
<span class="lineNum">     437 </span>            :         {  86, 0xfe },  \
<span class="lineNum">     438 </span>            :         {  88, 0xfe },  \
<span class="lineNum">     439 </span>            :         {  90, 0x0f },  \
<span class="lineNum">     440 </span>            :         {  99, 0x00 },  \
<span class="lineNum">     441 </span>            :         { 102, 0x16 },  \
<span class="lineNum">     442 </span>            :         { 107, 0x04 }
<span class="lineNum">     443 </span>            : 
<span class="lineNum">     444 </span>            : /*
<span class="lineNum">     445 </span>            :  * Default settings for RF registers; values taken from the reference driver.
<span class="lineNum">     446 </span>            :  */
<span class="lineNum">     447 </span>            : #define RT2661_RF5225_1                                 \
<span class="lineNum">     448 </span>            :         {   1, 0x00b33, 0x011e1, 0x1a014, 0x30282 },    \
<span class="lineNum">     449 </span>            :         {   2, 0x00b33, 0x011e1, 0x1a014, 0x30287 },    \
<span class="lineNum">     450 </span>            :         {   3, 0x00b33, 0x011e2, 0x1a014, 0x30282 },    \
<span class="lineNum">     451 </span>            :         {   4, 0x00b33, 0x011e2, 0x1a014, 0x30287 },    \
<span class="lineNum">     452 </span>            :         {   5, 0x00b33, 0x011e3, 0x1a014, 0x30282 },    \
<span class="lineNum">     453 </span>            :         {   6, 0x00b33, 0x011e3, 0x1a014, 0x30287 },    \
<span class="lineNum">     454 </span>            :         {   7, 0x00b33, 0x011e4, 0x1a014, 0x30282 },    \
<span class="lineNum">     455 </span>            :         {   8, 0x00b33, 0x011e4, 0x1a014, 0x30287 },    \
<span class="lineNum">     456 </span>            :         {   9, 0x00b33, 0x011e5, 0x1a014, 0x30282 },    \
<span class="lineNum">     457 </span>            :         {  10, 0x00b33, 0x011e5, 0x1a014, 0x30287 },    \
<span class="lineNum">     458 </span>            :         {  11, 0x00b33, 0x011e6, 0x1a014, 0x30282 },    \
<span class="lineNum">     459 </span>            :         {  12, 0x00b33, 0x011e6, 0x1a014, 0x30287 },    \
<span class="lineNum">     460 </span>            :         {  13, 0x00b33, 0x011e7, 0x1a014, 0x30282 },    \
<span class="lineNum">     461 </span>            :         {  14, 0x00b33, 0x011e8, 0x1a014, 0x30284 },    \
<span class="lineNum">     462 </span>            :                                                         \
<span class="lineNum">     463 </span>            :         {  36, 0x00b33, 0x01266, 0x26014, 0x30288 },    \
<span class="lineNum">     464 </span>            :         {  40, 0x00b33, 0x01268, 0x26014, 0x30280 },    \
<span class="lineNum">     465 </span>            :         {  44, 0x00b33, 0x01269, 0x26014, 0x30282 },    \
<span class="lineNum">     466 </span>            :         {  48, 0x00b33, 0x0126a, 0x26014, 0x30284 },    \
<span class="lineNum">     467 </span>            :         {  52, 0x00b33, 0x0126b, 0x26014, 0x30286 },    \
<span class="lineNum">     468 </span>            :         {  56, 0x00b33, 0x0126c, 0x26014, 0x30288 },    \
<span class="lineNum">     469 </span>            :         {  60, 0x00b33, 0x0126e, 0x26014, 0x30280 },    \
<span class="lineNum">     470 </span>            :         {  64, 0x00b33, 0x0126f, 0x26014, 0x30282 },    \
<span class="lineNum">     471 </span>            :                                                         \
<span class="lineNum">     472 </span>            :         { 100, 0x00b33, 0x0128a, 0x2e014, 0x30280 },    \
<span class="lineNum">     473 </span>            :         { 104, 0x00b33, 0x0128b, 0x2e014, 0x30282 },    \
<span class="lineNum">     474 </span>            :         { 108, 0x00b33, 0x0128c, 0x2e014, 0x30284 },    \
<span class="lineNum">     475 </span>            :         { 112, 0x00b33, 0x0128d, 0x2e014, 0x30286 },    \
<span class="lineNum">     476 </span>            :         { 116, 0x00b33, 0x0128e, 0x2e014, 0x30288 },    \
<span class="lineNum">     477 </span>            :         { 120, 0x00b33, 0x012a0, 0x2e014, 0x30280 },    \
<span class="lineNum">     478 </span>            :         { 124, 0x00b33, 0x012a1, 0x2e014, 0x30282 },    \
<span class="lineNum">     479 </span>            :         { 128, 0x00b33, 0x012a2, 0x2e014, 0x30284 },    \
<span class="lineNum">     480 </span>            :         { 132, 0x00b33, 0x012a3, 0x2e014, 0x30286 },    \
<span class="lineNum">     481 </span>            :         { 136, 0x00b33, 0x012a4, 0x2e014, 0x30288 },    \
<span class="lineNum">     482 </span>            :         { 140, 0x00b33, 0x012a6, 0x2e014, 0x30280 },    \
<span class="lineNum">     483 </span>            :                                                         \
<span class="lineNum">     484 </span>            :         { 149, 0x00b33, 0x012a8, 0x2e014, 0x30287 },    \
<span class="lineNum">     485 </span>            :         { 153, 0x00b33, 0x012a9, 0x2e014, 0x30289 },    \
<span class="lineNum">     486 </span>            :         { 157, 0x00b33, 0x012ab, 0x2e014, 0x30281 },    \
<span class="lineNum">     487 </span>            :         { 161, 0x00b33, 0x012ac, 0x2e014, 0x30283 },    \
<span class="lineNum">     488 </span>            :         { 165, 0x00b33, 0x012ad, 0x2e014, 0x30285 }
<span class="lineNum">     489 </span>            : 
<span class="lineNum">     490 </span>            : #define RT2661_RF5225_2                                 \
<span class="lineNum">     491 </span>            :         {   1, 0x00b33, 0x011e1, 0x1a014, 0x30282 },    \
<span class="lineNum">     492 </span>            :         {   2, 0x00b33, 0x011e1, 0x1a014, 0x30287 },    \
<span class="lineNum">     493 </span>            :         {   3, 0x00b33, 0x011e2, 0x1a014, 0x30282 },    \
<span class="lineNum">     494 </span>            :         {   4, 0x00b33, 0x011e2, 0x1a014, 0x30287 },    \
<span class="lineNum">     495 </span>            :         {   5, 0x00b33, 0x011e3, 0x1a014, 0x30282 },    \
<span class="lineNum">     496 </span>            :         {   6, 0x00b33, 0x011e3, 0x1a014, 0x30287 },    \
<span class="lineNum">     497 </span>            :         {   7, 0x00b33, 0x011e4, 0x1a014, 0x30282 },    \
<span class="lineNum">     498 </span>            :         {   8, 0x00b33, 0x011e4, 0x1a014, 0x30287 },    \
<span class="lineNum">     499 </span>            :         {   9, 0x00b33, 0x011e5, 0x1a014, 0x30282 },    \
<span class="lineNum">     500 </span>            :         {  10, 0x00b33, 0x011e5, 0x1a014, 0x30287 },    \
<span class="lineNum">     501 </span>            :         {  11, 0x00b33, 0x011e6, 0x1a014, 0x30282 },    \
<span class="lineNum">     502 </span>            :         {  12, 0x00b33, 0x011e6, 0x1a014, 0x30287 },    \
<span class="lineNum">     503 </span>            :         {  13, 0x00b33, 0x011e7, 0x1a014, 0x30282 },    \
<span class="lineNum">     504 </span>            :         {  14, 0x00b33, 0x011e8, 0x1a014, 0x30284 },    \
<span class="lineNum">     505 </span>            :                                                         \
<span class="lineNum">     506 </span>            :         {  36, 0x00b35, 0x11206, 0x26014, 0x30280 },    \
<span class="lineNum">     507 </span>            :         {  40, 0x00b34, 0x111a0, 0x26014, 0x30280 },    \
<span class="lineNum">     508 </span>            :         {  44, 0x00b34, 0x111a1, 0x26014, 0x30286 },    \
<span class="lineNum">     509 </span>            :         {  48, 0x00b34, 0x111a3, 0x26014, 0x30282 },    \
<span class="lineNum">     510 </span>            :         {  52, 0x00b34, 0x111a4, 0x26014, 0x30288 },    \
<span class="lineNum">     511 </span>            :         {  56, 0x00b34, 0x111a6, 0x26014, 0x30284 },    \
<span class="lineNum">     512 </span>            :         {  60, 0x00b34, 0x111a8, 0x26014, 0x30280 },    \
<span class="lineNum">     513 </span>            :         {  64, 0x00b34, 0x111a9, 0x26014, 0x30286 },    \
<span class="lineNum">     514 </span>            :                                                         \
<span class="lineNum">     515 </span>            :         { 100, 0x00b35, 0x11226, 0x2e014, 0x30280 },    \
<span class="lineNum">     516 </span>            :         { 104, 0x00b35, 0x11228, 0x2e014, 0x30280 },    \
<span class="lineNum">     517 </span>            :         { 108, 0x00b35, 0x1122a, 0x2e014, 0x30280 },    \
<span class="lineNum">     518 </span>            :         { 112, 0x00b35, 0x1122c, 0x2e014, 0x30280 },    \
<span class="lineNum">     519 </span>            :         { 116, 0x00b35, 0x1122e, 0x2e014, 0x30280 },    \
<span class="lineNum">     520 </span>            :         { 120, 0x00b34, 0x111c0, 0x2e014, 0x30280 },    \
<span class="lineNum">     521 </span>            :         { 124, 0x00b34, 0x111c1, 0x2e014, 0x30286 },    \
<span class="lineNum">     522 </span>            :         { 128, 0x00b34, 0x111c3, 0x2e014, 0x30282 },    \
<span class="lineNum">     523 </span>            :         { 132, 0x00b34, 0x111c4, 0x2e014, 0x30288 },    \
<span class="lineNum">     524 </span>            :         { 136, 0x00b34, 0x111c6, 0x2e014, 0x30284 },    \
<span class="lineNum">     525 </span>            :         { 140, 0x00b34, 0x111c8, 0x2e014, 0x30280 },    \
<span class="lineNum">     526 </span>            :                                                         \
<span class="lineNum">     527 </span>            :         { 149, 0x00b34, 0x111cb, 0x2e014, 0x30286 },    \
<span class="lineNum">     528 </span>            :         { 153, 0x00b34, 0x111cd, 0x2e014, 0x30282 },    \
<span class="lineNum">     529 </span>            :         { 157, 0x00b35, 0x11242, 0x2e014, 0x30285 },    \
<span class="lineNum">     530 </span>            :         { 161, 0x00b35, 0x11244, 0x2e014, 0x30285 },    \
<span class="lineNum">     531 </span>            :         { 165, 0x00b35, 0x11246, 0x2e014, 0x30285 }
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
