{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v " "Source file: C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1531488414177 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v " "Source file: C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1531488414177 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1531488414177 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v " "Source file: C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1531488414233 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v " "Source file: C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1531488414233 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1531488414233 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v " "Source file: C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1531488414295 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v " "Source file: C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1531488414295 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1531488414295 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1531488414916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531488414923 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 13 10:26:54 2018 " "Processing started: Fri Jul 13 10:26:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531488414923 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488414923 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488414923 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1531488415613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivider/frequencydivider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencydivider/frequencydivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivider " "Found entity 1: FrequencyDivider" {  } { { "FrequencyDivider/FrequencyDivider.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/FrequencyDivider/FrequencyDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531488433993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488433993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/lcd.v 2 2 " "Found 2 design units, including 2 entities, in source file lcd/lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD/LCD.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/LCD/LCD.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531488433998 ""} { "Info" "ISGN_ENTITY_NAME" "2 display_string " "Found entity 2: display_string" {  } { { "LCD/LCD.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/LCD/LCD.v" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531488433998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488433998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io/io.v 1 1 " "Found 1 design units, including 1 entities, in source file io/io.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO " "Found entity 1: IO" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531488434003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC/PC.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/PC/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531488434007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit/ControlUnit.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531488434013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory/DataMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/DataMemory/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531488434017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registersbank/registersbank.v 1 1 " "Found 1 design units, including 1 entities, in source file registersbank/registersbank.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistersBank " "Found entity 1: RegistersBank" {  } { { "RegistersBank/RegistersBank.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/RegistersBank/RegistersBank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531488434023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionsmemory/instructionsmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionsmemory/instructionsmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionsMemory " "Found entity 1: InstructionsMemory" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531488434023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434023 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 ALU.v(34) " "Verilog HDL Expression warning at ALU.v(34): truncated literal to match 8 bits" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1531488434033 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 ALU.v(48) " "Verilog HDL Expression warning at ALU.v(48): truncated literal to match 8 bits" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1531488434033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531488434033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434033 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(25) " "Verilog Module Declaration warning at main.v(25): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 25 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531488434033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531488434033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434033 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1531488434284 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataB main.v(82) " "Verilog HDL Always Construct warning at main.v(82): variable \"dataB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531488434287 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataA main.v(86) " "Verilog HDL Always Construct warning at main.v(86): variable \"dataA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531488434287 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "aluOut main.v(92) " "Verilog HDL Always Construct warning at main.v(92): variable \"aluOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531488434287 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "memoryOut main.v(93) " "Verilog HDL Always Construct warning at main.v(93): variable \"memoryOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531488434287 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inputOut main.v(94) " "Verilog HDL Always Construct warning at main.v(94): variable \"inputOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531488434287 "|main"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "main.v(91) " "Verilog HDL Case Statement warning at main.v(91): incomplete case statement has no default case item" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 91 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1531488434287 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataToWrite main.v(77) " "Verilog HDL Always Construct warning at main.v(77): inferring latch(es) for variable \"dataToWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531488434287 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[0\] main.v(77) " "Inferred latch for \"dataToWrite\[0\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434287 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[1\] main.v(77) " "Inferred latch for \"dataToWrite\[1\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434287 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[2\] main.v(77) " "Inferred latch for \"dataToWrite\[2\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434287 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[3\] main.v(77) " "Inferred latch for \"dataToWrite\[3\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434287 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[4\] main.v(77) " "Inferred latch for \"dataToWrite\[4\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434287 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[5\] main.v(77) " "Inferred latch for \"dataToWrite\[5\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434287 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[6\] main.v(77) " "Inferred latch for \"dataToWrite\[6\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434287 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[7\] main.v(77) " "Inferred latch for \"dataToWrite\[7\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434288 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[8\] main.v(77) " "Inferred latch for \"dataToWrite\[8\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434288 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[9\] main.v(77) " "Inferred latch for \"dataToWrite\[9\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434288 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[10\] main.v(77) " "Inferred latch for \"dataToWrite\[10\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434288 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[11\] main.v(77) " "Inferred latch for \"dataToWrite\[11\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434288 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[12\] main.v(77) " "Inferred latch for \"dataToWrite\[12\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434288 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[13\] main.v(77) " "Inferred latch for \"dataToWrite\[13\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434288 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[14\] main.v(77) " "Inferred latch for \"dataToWrite\[14\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434288 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[15\] main.v(77) " "Inferred latch for \"dataToWrite\[15\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434288 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[16\] main.v(77) " "Inferred latch for \"dataToWrite\[16\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434288 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[17\] main.v(77) " "Inferred latch for \"dataToWrite\[17\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434288 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[18\] main.v(77) " "Inferred latch for \"dataToWrite\[18\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434288 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[19\] main.v(77) " "Inferred latch for \"dataToWrite\[19\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434288 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[20\] main.v(77) " "Inferred latch for \"dataToWrite\[20\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434288 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[21\] main.v(77) " "Inferred latch for \"dataToWrite\[21\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434288 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[22\] main.v(77) " "Inferred latch for \"dataToWrite\[22\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434288 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[23\] main.v(77) " "Inferred latch for \"dataToWrite\[23\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434288 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[24\] main.v(77) " "Inferred latch for \"dataToWrite\[24\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434288 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[25\] main.v(77) " "Inferred latch for \"dataToWrite\[25\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434288 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[26\] main.v(77) " "Inferred latch for \"dataToWrite\[26\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434288 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[27\] main.v(77) " "Inferred latch for \"dataToWrite\[27\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434289 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[28\] main.v(77) " "Inferred latch for \"dataToWrite\[28\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434289 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[29\] main.v(77) " "Inferred latch for \"dataToWrite\[29\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434289 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[30\] main.v(77) " "Inferred latch for \"dataToWrite\[30\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434289 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[31\] main.v(77) " "Inferred latch for \"dataToWrite\[31\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434289 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyDivider FrequencyDivider:div " "Elaborating entity \"FrequencyDivider\" for hierarchy \"FrequencyDivider:div\"" {  } { { "main.v" "div" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531488434291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:programCounter " "Elaborating entity \"PC\" for hierarchy \"PC:programCounter\"" {  } { { "main.v" "programCounter" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531488434294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionsMemory InstructionsMemory:instructionsMemory " "Elaborating entity \"InstructionsMemory\" for hierarchy \"InstructionsMemory:instructionsMemory\"" {  } { { "main.v" "instructionsMemory" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531488434297 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "inst.txt InstructionsMemory.v(14) " "Verilog HDL File I/O error at InstructionsMemory.v(14): can't open Verilog Design File \"inst.txt\"" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 14 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531488434373 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "InstructionsMemory:instructionsMemory " "Can't elaborate user hierarchy \"InstructionsMemory:instructionsMemory\"" {  } { { "main.v" "instructionsMemory" { Text "C:/Users/leoco/Documents/college/Lab AOC/CoreBassier/main.v" 61 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531488434387 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531488434531 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 13 10:27:14 2018 " "Processing ended: Fri Jul 13 10:27:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531488434531 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531488434531 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531488434531 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488434531 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1531488435214 ""}
