// [w_test_trans.v] Auto-generated weight module
module w_test_trans #(
    parameter DATA_WIDTH = 16
)(
    output wire signed [DATA_WIDTH-1:0] w0,
    output wire signed [DATA_WIDTH-1:0] w1,
    output wire signed [DATA_WIDTH-1:0] w2,
    output wire signed [DATA_WIDTH-1:0] w3,
    output wire signed [DATA_WIDTH-1:0] w4,
    output wire signed [DATA_WIDTH-1:0] w5,
    output wire signed [DATA_WIDTH-1:0] w6,
    output wire signed [DATA_WIDTH-1:0] w7,
    output wire signed [DATA_WIDTH-1:0] w8,
    output wire signed [DATA_WIDTH-1:0] w9,
    output wire signed [DATA_WIDTH-1:0] w10,
    output wire signed [DATA_WIDTH-1:0] w11,
    output wire signed [DATA_WIDTH-1:0] w12,
    output wire signed [DATA_WIDTH-1:0] w13,
    output wire signed [DATA_WIDTH-1:0] w14,
    output wire signed [DATA_WIDTH-1:0] w15,
    output wire signed [DATA_WIDTH-1:0] bias
);

    assign w0  = 16'hfff7; // -0.0087
    assign w1  = 16'hff58; // -0.1644
    assign w2  = 16'hff78; // -0.1332
    assign w3  = 16'hfebc; // -0.3165
    assign w4  = 16'hfe53; // -0.4190
    assign w5  = 16'h0036; // 0.0527
    assign w6  = 16'hfff8; // -0.0078
    assign w7  = 16'h0166; // 0.3492
    assign w8  = 16'h0116; // 0.2719
    assign w9  = 16'h0065; // 0.0989
    assign w10 = 16'hfef5; // -0.2606
    assign w11 = 16'h0175; // 0.3639
    assign w12 = 16'hfe3f; // -0.4389
    assign w13 = 16'hff98; // -0.1012
    assign w14 = 16'hfec2; // -0.3104
    assign w15 = 16'h01c9; // 0.4459
    assign bias = 16'h0033; // 0.0500

endmodule
