
Cadence Innovus(TM) Implementation System.
Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v16.26-s040_1, built Wed Mar 14 00:26:06 PDT 2018
Options:	-execute setLimitedAccessFeature legacy_fects 1 -execute win -init /cad/cadence/digital_ic_design/innovus/etc/innovus/enc.tcl 
Date:		Sun Oct 17 13:33:07 2021
Host:		euclid1 (x86_64 w/Linux 4.9.0-4-amd64) (1core*35cpus*Intel(R) Xeon(R) CPU E5-2650 v4 @ 2.20GHz 30720KB)
OS:		Unsupported OS as /etc does not have release info

License:
		invs	Innovus Implementation System	16.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Sourcing startup file /cad/cadence/digital_ic_design/innovus/etc/innovus/enc.tcl
<CMD> setLayerPreference rve_0 -color green -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_1 -color darkblue -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_2 -color slateblue -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_3 -color turquoise -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_4 -color lightgray -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_5 -color wheat -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_6 -color goldenrod -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_7 -color yellow -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_8 -color sandybrown -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_9 -color coral -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_10 -color red -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_11 -color tomato -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_12 -color firebrick -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_13 -color purple -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_14 -color violet -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_15 -color tan -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> ::getVersion

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
Executing cmd 'win' ...
<CMD> win
Sourcing file "/cad/cadence/digital_ic_design/innovus/etc/innovus/enc.tcl" ...
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Default_rc_corner
**WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
so you are unable to create rectilinear partition in a hierarchical flow.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTR' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Loading view definition file from /afs/iitd.ac.in/user/j/jv/jvl212384/physical_design5/mod5_counter5.dat/viewDefinition.tcl
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'AD42M2RA' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ICO' of cell 'AD42M2RA' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.001702)  has a duplicate definition (line '292888') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 292879)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.008867)  has a duplicate definition (line '292906') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 292897)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.001702)  has a duplicate definition (line '292924') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 292915)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.008867)  has a duplicate definition (line '292942') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 292933)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_fall vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.001702)  has a duplicate definition (line '292813') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 292804)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_fall vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.008867)  has a duplicate definition (line '292831') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 292822)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_fall vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.001702)  has a duplicate definition (line '292849') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 292840)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_fall vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.008867)  has a duplicate definition (line '292867') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 292858)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.001702)  has a duplicate definition (line '293463') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 293454)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.008867)  has a duplicate definition (line '293481') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 293472)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.001702)  has a duplicate definition (line '293499') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 293490)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.008867)  has a duplicate definition (line '293517') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 293508)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_fall vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.001702)  has a duplicate definition (line '293388') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 293379)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_fall vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.008867)  has a duplicate definition (line '293406') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 293397)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_fall vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.001702)  has a duplicate definition (line '293424') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 293415)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_fall vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.008867)  has a duplicate definition (line '293442') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 293433)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.001702)  has a duplicate definition (line '294038') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 294029)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.008867)  has a duplicate definition (line '294056') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 294047)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.001702)  has a duplicate definition (line '294074') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 294065)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.008867)  has a duplicate definition (line '294092') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 294083)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AD42M2RA' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'AD42M4RA' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ICO' of cell 'AD42M4RA' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AD42M4RA' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ADCSCM2R' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ADCSCM2R' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ADCSCM4R' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ADCSCM4R' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0B' of cell 'ADCSIOM2R' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1B' of cell 'ADCSIOM2R' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0B' of cell 'ADCSIOM4R' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1B' of cell 'ADCSIOM4R' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0B' of cell 'ADCSOM2R' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1B' of cell 'ADCSOM2R' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0B' of cell 'ADCSOM4R' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1B' of cell 'ADCSOM4R' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADFCGCM2RA' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADFCGCM4RA' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILEP8R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILEP64R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILEP32R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILEP16R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILE8R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILE6R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILE64R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILE4R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILE3R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILE32R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILE16R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTR'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILEP8R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_110c-40_bc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILEP64R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_110c-40_bc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILEP32R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_110c-40_bc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILEP16R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_110c-40_bc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILE8R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_110c-40_bc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILE6R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_110c-40_bc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILE64R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_110c-40_bc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILE4R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_110c-40_bc_ccs.lib)
*** End library_loading (cpu=0.78min, real=0.75min, mem=416.0M, fe_cpu=1.01min, fe_real=1.55min, fe_mem=947.4M) ***
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M6RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M6RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M0RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M0RA' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
*** Netlist is unique.
Loading preference file /afs/iitd.ac.in/user/j/jv/jvl212384/physical_design5/mod5_counter5.dat/gui.pref.tcl ...
**ERROR: (IMPEXT-2715):	Syntax Error in line 3
**ERROR: (IMPEXT-2677):	Multi-corner RC initialization is aborted because of previously-reported errors. Use the reason provided in the error message(s) to resolve this issue and use the set_analysis_view command to invoke multi-corner initialization again.
mod5_counter
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Free PSO.


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Default_rc_corner
**WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
so you are unable to create rectilinear partition in a hierarchical flow.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTR' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Loading view definition file from /afs/iitd.ac.in/user/j/jv/jvl212384/physical_design5/mod5_counter1.dat/viewDefinition.tcl
*** End library_loading (cpu=0.78min, real=0.75min, mem=315.0M, fe_cpu=2.00min, fe_real=3.55min, fe_mem=1292.0M) ***
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M6RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M6RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M0RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M0RA' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
*** Netlist is unique.
Loading preference file /afs/iitd.ac.in/user/j/jv/jvl212384/physical_design5/mod5_counter1.dat/gui.pref.tcl ...
**WARN: analysis view best_case not found, use default_view_setup
**WARN: analysis view worst_case not found, use default_view_setup
**ERROR: (IMPEXT-2715):	Syntax Error in line 3
**ERROR: (IMPEXT-2677):	Multi-corner RC initialization is aborted because of previously-reported errors. Use the reason provided in the error message(s) to resolve this issue and use the set_analysis_view command to invoke multi-corner initialization again.
mod5_counter
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Free PSO.


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Default_rc_corner
**WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
so you are unable to create rectilinear partition in a hierarchical flow.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTR' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Loading view definition file from /afs/iitd.ac.in/user/j/jv/jvl212384/physical_design5/mod5_counter5.dat/viewDefinition.tcl
*** End library_loading (cpu=0.81min, real=0.78min, mem=316.0M, fe_cpu=2.91min, fe_real=4.72min, fe_mem=1583.7M) ***
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M6RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M6RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M0RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M0RA' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
*** Netlist is unique.
Loading preference file /afs/iitd.ac.in/user/j/jv/jvl212384/physical_design5/mod5_counter5.dat/gui.pref.tcl ...
**WARN: analysis view best_case not found, use default_view_setup
**WARN: analysis view worst_case not found, use default_view_setup
**WARN: analysis view best_case not found, use default_view_setup
**WARN: analysis view worst_case not found, use default_view_setup
**ERROR: (IMPEXT-2715):	Syntax Error in line 3
**ERROR: (IMPEXT-2677):	Multi-corner RC initialization is aborted because of previously-reported errors. Use the reason provided in the error message(s) to resolve this issue and use the set_analysis_view command to invoke multi-corner initialization again.
mod5_counter
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
<CMD> setPlaceMode -fp false
<CMD> placeDesign
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.28941 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: mod5_counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Updating RC grid for preRoute extraction ...
AAE DB initialization (MEM=1794.64 CPU=0:00:00.1 REAL=0:00:00.0) 
Total number of fetched objects 12
End delay calculation. (MEM=2436.13 CPU=0:00:00.0 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#2 (mem=2422.0M)" ...
total jobs 21406
multi thread init TemplateIndex for each ta. thread num 1
Wait...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:03.1 mem=2473.0M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:04.1 mem=2509.0M) ***
No user setting net weight.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=8 (0 fixed + 8 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=12 #term=37 #term/net=3.08, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=5
stdCell: 8 single + 0 double + 0 multi
Total standard cell length = 0.0186 (mm), area = 0.0000 (mm^2)
Estimated cell power/ground rail width = 0.338 um
Average module density = 0.660.
Density for the design = 0.660.
       = stdcell_area 93 sites (33 um^2) / alloc_area 141 sites (51 um^2).
Pin Density = 0.2624.
            = total # of pins 37 / total area 141.
=== lastAutoLevel = 3 
=== macro end level: 6 ===
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2552.7M
Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2552.7M
Iteration  3: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2552.7M
Active setup views:
    worst_case
Iteration  4: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2552.7M
Iteration  5: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2552.7M
Iteration  6: Total net bbox = 1.025e+02 (6.07e+01 4.18e+01)
              Est.  stn bbox = 1.080e+02 (6.38e+01 4.42e+01)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 2552.7M
*** cost = 1.025e+02 (6.07e+01 4.18e+01) (cpu for global=0:00:00.0) real=0:00:01.0***
Info: 0 clock gating cells identified, 0 (on average) moved
mod5_counter
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:03:11 mem=2508.8M) ***
Total net bbox length = 1.025e+02 (6.070e+01 4.180e+01) (ext = 8.140e+01)
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 8 insts, mean move: 2.06 um, max move: 4.00 um
	Max move on inst (y_reg[0]): (7.80, 6.80) --> (5.60, 5.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2508.8MB
Summary Report:
Instances move: 8 (out of 8 movable)
Instances flipped: 0
Mean displacement: 2.06 um
Max displacement: 4.00 um (Instance: y_reg[0]) (7.8, 6.8) -> (5.6, 5)
	Length: 19 sites, height: 1 rows, site name: CORE, cell type: DFQM2RA
Total net bbox length = 1.213e+02 (6.730e+01 5.400e+01) (ext = 7.110e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2508.8MB
*** Finished refinePlace (0:03:11 mem=2508.8M) ***
*** End of Placement (cpu=0:00:05.2, real=0:00:06.0, mem=2508.8M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 1 )
Density distribution unevenness ratio = 0.000%
*** Free Virtual Timing Model ...(mem=2508.8M)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=168 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 12 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.500000e+01um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 32
[NR-eGR] Layer2(ME2)(V) length: 2.000000e+01um, number of vias: 37
[NR-eGR] Layer3(ME3)(H) length: 2.920000e+01um, number of vias: 3
[NR-eGR] Layer4(ME4)(V) length: 3.600000e+00um, number of vias: 0
[NR-eGR] Layer5(ME5)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer6(ME6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(AL_RDL)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.280000e+01um, number of vias: 72
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:11, real = 0: 0:12, mem = 2466.7M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setPlaceMode -fp false
<CMD> placeDesign
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.28941 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: mod5_counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Updating RC grid for preRoute extraction ...
Total number of fetched objects 12
End delay calculation. (MEM=2580.08 CPU=0:00:00.0 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#2 (mem=2565.9M)" ...
total jobs 21406
multi thread init TemplateIndex for each ta. thread num 1
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:02.9 mem=2565.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:03.8 mem=2565.9M) ***
No user setting net weight.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=8 (0 fixed + 8 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=12 #term=37 #term/net=3.08, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=5
stdCell: 8 single + 0 double + 0 multi
Total standard cell length = 0.0186 (mm), area = 0.0000 (mm^2)
Average module density = 0.660.
Density for the design = 0.660.
       = stdcell_area 93 sites (33 um^2) / alloc_area 141 sites (51 um^2).
Pin Density = 0.2624.
            = total # of pins 37 / total area 141.
=== lastAutoLevel = 3 
=== macro end level: 6 ===
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2554.5M
Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2555.5M
Iteration  3: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2555.5M
Active setup views:
    worst_case
Iteration  4: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2555.5M
Iteration  5: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2555.5M
Iteration  6: Total net bbox = 1.025e+02 (6.07e+01 4.18e+01)
              Est.  stn bbox = 1.080e+02 (6.38e+01 4.42e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2555.5M
*** cost = 1.025e+02 (6.07e+01 4.18e+01) (cpu for global=0:00:00.0) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
mod5_counter
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:03:17 mem=2509.5M) ***
Total net bbox length = 1.025e+02 (6.070e+01 4.180e+01) (ext = 8.140e+01)
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 8 insts, mean move: 2.06 um, max move: 4.00 um
	Max move on inst (y_reg[0]): (7.80, 6.80) --> (5.60, 5.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2509.5MB
Summary Report:
Instances move: 8 (out of 8 movable)
Instances flipped: 0
Mean displacement: 2.06 um
Max displacement: 4.00 um (Instance: y_reg[0]) (7.8, 6.8) -> (5.6, 5)
	Length: 19 sites, height: 1 rows, site name: CORE, cell type: DFQM2RA
Total net bbox length = 1.213e+02 (6.730e+01 5.400e+01) (ext = 7.110e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2509.5MB
*** Finished refinePlace (0:03:17 mem=2509.5M) ***
*** End of Placement (cpu=0:00:04.9, real=0:00:05.0, mem=2509.5M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 1 )
Density distribution unevenness ratio = 0.000%
*** Free Virtual Timing Model ...(mem=2509.5M)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=168 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 12 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.500000e+01um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 32
[NR-eGR] Layer2(ME2)(V) length: 2.000000e+01um, number of vias: 37
[NR-eGR] Layer3(ME3)(H) length: 2.920000e+01um, number of vias: 3
[NR-eGR] Layer4(ME4)(V) length: 3.600000e+00um, number of vias: 0
[NR-eGR] Layer5(ME5)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer6(ME6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(AL_RDL)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.280000e+01um, number of vias: 72
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 5, real = 0: 0: 6, mem = 2485.5M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> checkPlace mod5_counter.checkPlace
Begin checking placement ... (start mem=2485.5M, init mem=2485.5M)
*info: Placed = 8             
*info: Unplaced = 0           
Placement Density:65.96%(33/51)
Placement Density (including fixed std cells):65.96%(33/51)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=2485.5M)
<CMD> setDrawView place
<CMD> fit
<CMD> saveDesign mod5_counter6
#- Begin Save netlist data ... (date=10/17 13:39:35, mem=2485.5M)
Writing Binary DB to mod5_counter6.dat/mod5_counter.v.bin ...
#- End Save netlist data ... (date=10/17 13:39:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=599.5M, current mem=2999.5M)
#- Begin Save AAE data ... (date=10/17 13:39:35, mem=2999.5M)
Saving AAE Data ...
#- End Save AAE data ... (date=10/17 13:39:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=599.5M, current mem=2999.5M)
#- Begin Save clock tree data ... (date=10/17 13:39:35, mem=2999.5M)
#- End Save clock tree data ... (date=10/17 13:39:35, total cpu=0:00:00.1, real=0:00:01.0, peak res=599.5M, current mem=2999.5M)
Saving preference file mod5_counter6.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
#- Begin Save floorplan data ... (date=10/17 13:39:36, mem=2999.5M)
Saving floorplan file ...
#- End Save floorplan data ... (date=10/17 13:39:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=600.0M, current mem=2999.5M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
#- Begin Save placement data ... (date=10/17 13:39:36, mem=2999.5M)
** Saving stdCellPlacement_binary (version# 1) ...
#- End Save placement data ... (date=10/17 13:39:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=600.0M, current mem=2999.5M)
#- Begin Save routing data ... (date=10/17 13:39:36, mem=2999.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2999.5M) ***
#- End Save routing data ... (date=10/17 13:39:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=601.0M, current mem=2999.5M)
Saving property file mod5_counter6.dat/mod5_counter.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2999.5M) ***
#- Begin Save power constraints data ... (date=10/17 13:39:36, mem=2999.5M)
#- End Save power constraints data ... (date=10/17 13:39:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=601.1M, current mem=2999.5M)
No integration constraint in the design.
Default_rc_corner
Generated self-contained design mod5_counter6.dat
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign mod5_counter6
#- Begin Save netlist data ... (date=10/17 13:39:38, mem=2514.8M)
Writing Binary DB to mod5_counter6.dat.tmp/mod5_counter.v.bin ...
#- End Save netlist data ... (date=10/17 13:39:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=596.5M, current mem=3029.8M)
#- Begin Save AAE data ... (date=10/17 13:39:38, mem=3029.8M)
Saving AAE Data ...
#- End Save AAE data ... (date=10/17 13:39:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=596.5M, current mem=3029.8M)
#- Begin Save clock tree data ... (date=10/17 13:39:38, mem=3029.8M)
#- End Save clock tree data ... (date=10/17 13:39:38, total cpu=0:00:00.1, real=0:00:01.0, peak res=596.5M, current mem=3029.8M)
Saving preference file mod5_counter6.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
#- Begin Save floorplan data ... (date=10/17 13:39:39, mem=3029.8M)
Saving floorplan file ...
#- End Save floorplan data ... (date=10/17 13:39:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=596.6M, current mem=3029.8M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
#- Begin Save placement data ... (date=10/17 13:39:39, mem=3029.8M)
** Saving stdCellPlacement_binary (version# 1) ...
#- End Save placement data ... (date=10/17 13:39:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=596.6M, current mem=3029.8M)
#- Begin Save routing data ... (date=10/17 13:39:39, mem=3029.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3029.8M) ***
#- End Save routing data ... (date=10/17 13:39:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=597.6M, current mem=3029.8M)
Saving property file mod5_counter6.dat.tmp/mod5_counter.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3029.8M) ***
#- Begin Save power constraints data ... (date=10/17 13:39:39, mem=3029.8M)
#- End Save power constraints data ... (date=10/17 13:39:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=597.6M, current mem=3029.8M)
No integration constraint in the design.
Default_rc_corner
Generated self-contained design mod5_counter6.dat.tmp
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> gui_select -rect {0.685 2.579 0.614 1.717}
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix mod5_counter_preCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2530.5M)
Extraction called for design 'mod5_counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design mod5_counter.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2530.469M)
#################################################################################
# Design Stage: PreRoute
# Design Name: mod5_counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
**WARN: (IMPESI-3014):	The RC network is incomplete for net Q0. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 12
End delay calculation. (MEM=2655.93 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:05:51 mem=2655.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  9.215  |  9.215  |  9.801  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    4    |    3    |    3    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.957%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.31 sec
Total Real time: 1.0 sec
Total Memory Usage: 2600.695312 Mbytes
<CMD> all_hold_analysis_views 
<CMD> all_setup_analysis_views 
<CMD> write_sdf  -ideal_clock_network mod5_counter.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
#################################################################################
# Design Stage: PreRoute
# Design Name: mod5_counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
**WARN: (IMPESI-3014):	The RC network is incomplete for net Q0. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 12
Total number of fetched objects 12
End delay calculation. (MEM=2667.75 CPU=0:00:00.0 REAL=0:00:00.0)
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix mod5_counter_preCTS -outDir timingReports
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2574.0M)
Extraction called for design 'mod5_counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design mod5_counter.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2573.992M)
#################################################################################
# Design Stage: PreRoute
# Design Name: mod5_counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 12
End delay calculation. (MEM=2657.41 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:06:37 mem=2657.4M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 best_case 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.032  |  0.093  | -0.032  |
|           TNS (ns):| -0.073  |  0.000  | -0.073  |
|    Violating Paths:|    3    |    0    |    3    |
|          All Paths:|    4    |    3    |    3    |
+--------------------+---------+---------+---------+

Density: 65.957%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.29 sec
Total Real time: 1.0 sec
Total Memory Usage: 2577.25 Mbytes
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): mod5_counter_constraint
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
**ERROR: (IMPCCOPT-2048):	Clock tree extraction failed. Reason Cannot run automatic clock tree extraction as clock trees are already defined..

<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> saveDesign mod5_counter7
#- Begin Save netlist data ... (date=10/17 14:39:12, mem=2577.2M)
Writing Binary DB to mod5_counter7.dat/mod5_counter.v.bin ...
#- End Save netlist data ... (date=10/17 14:39:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=634.5M, current mem=3091.2M)
#- Begin Save AAE data ... (date=10/17 14:39:12, mem=3091.2M)
Saving AAE Data ...
#- End Save AAE data ... (date=10/17 14:39:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=634.5M, current mem=3091.2M)
#- Begin Save clock tree data ... (date=10/17 14:39:12, mem=3091.2M)
#- End Save clock tree data ... (date=10/17 14:39:12, total cpu=0:00:00.1, real=0:00:01.0, peak res=634.5M, current mem=3091.2M)
Saving preference file mod5_counter7.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
#- Begin Save floorplan data ... (date=10/17 14:39:13, mem=3091.2M)
Saving floorplan file ...
#- End Save floorplan data ... (date=10/17 14:39:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=635.0M, current mem=3091.2M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
#- Begin Save placement data ... (date=10/17 14:39:13, mem=3091.2M)
** Saving stdCellPlacement_binary (version# 1) ...
#- End Save placement data ... (date=10/17 14:39:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=635.0M, current mem=3091.2M)
#- Begin Save routing data ... (date=10/17 14:39:13, mem=3091.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3091.2M) ***
#- End Save routing data ... (date=10/17 14:39:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=636.0M, current mem=3091.2M)
Saving property file mod5_counter7.dat/mod5_counter.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3091.2M) ***
#- Begin Save power constraints data ... (date=10/17 14:39:13, mem=3091.2M)
#- End Save power constraints data ... (date=10/17 14:39:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=636.0M, current mem=3091.2M)
No integration constraint in the design.
Default_rc_corner
Generated self-contained design mod5_counter7.dat
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign mod5_counter7
#- Begin Save netlist data ... (date=10/17 14:39:14, mem=2572.2M)
Writing Binary DB to mod5_counter7.dat.tmp/mod5_counter.v.bin ...
#- End Save netlist data ... (date=10/17 14:39:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=635.3M, current mem=3088.2M)
#- Begin Save AAE data ... (date=10/17 14:39:14, mem=3088.2M)
Saving AAE Data ...
#- End Save AAE data ... (date=10/17 14:39:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=635.3M, current mem=3088.2M)
#- Begin Save clock tree data ... (date=10/17 14:39:14, mem=3088.2M)
#- End Save clock tree data ... (date=10/17 14:39:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=635.3M, current mem=3088.2M)
Saving preference file mod5_counter7.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
#- Begin Save floorplan data ... (date=10/17 14:39:14, mem=3088.2M)
Saving floorplan file ...
#- End Save floorplan data ... (date=10/17 14:39:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=635.3M, current mem=3088.2M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
#- Begin Save placement data ... (date=10/17 14:39:15, mem=3088.2M)
** Saving stdCellPlacement_binary (version# 1) ...
#- End Save placement data ... (date=10/17 14:39:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=635.3M, current mem=3088.2M)
#- Begin Save routing data ... (date=10/17 14:39:15, mem=3088.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3088.2M) ***
#- End Save routing data ... (date=10/17 14:39:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=636.3M, current mem=3088.2M)
Saving property file mod5_counter7.dat.tmp/mod5_counter.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3088.2M) ***
#- Begin Save power constraints data ... (date=10/17 14:39:15, mem=3088.2M)
#- End Save power constraints data ... (date=10/17 14:39:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=636.3M, current mem=3088.2M)
No integration constraint in the design.
Default_rc_corner
Generated self-contained design mod5_counter7.dat.tmp
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Free PSO.


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Default_rc_corner
**WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
so you are unable to create rectilinear partition in a hierarchical flow.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTR' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Loading view definition file from /afs/iitd.ac.in/user/j/jv/jvl212384/physical_design5/mod5_counter4.dat/viewDefinition.tcl
*** End library_loading (cpu=0.76min, real=0.75min, mem=319.0M, fe_cpu=8.65min, fe_real=67.37min, fe_mem=2218.4M) ***
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M6RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M6RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M0RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M0RA' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
*** Netlist is unique.
Loading preference file /afs/iitd.ac.in/user/j/jv/jvl212384/physical_design5/mod5_counter4.dat/gui.pref.tcl ...
**WARN: analysis view best_case not found, use default_view_setup
**WARN: analysis view worst_case not found, use default_view_setup
**WARN: analysis view best_case not found, use default_view_setup
**WARN: analysis view worst_case not found, use default_view_setup
**WARN: analysis view best_case not found, use default_view_setup
**WARN: analysis view worst_case not found, use default_view_setup
**ERROR: (IMPEXT-2715):	Syntax Error in line 3
**ERROR: (IMPEXT-2677):	Multi-corner RC initialization is aborted because of previously-reported errors. Use the reason provided in the error message(s) to resolve this issue and use the set_analysis_view command to invoke multi-corner initialization again.
mod5_counter
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
<CMD> fit
<CMD> setPlaceMode -fp false
<CMD> placeDesign
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.28941 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: mod5_counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Updating RC grid for preRoute extraction ...
AAE DB initialization (MEM=2426.77 CPU=0:00:00.1 REAL=0:00:00.0) 
Total number of fetched objects 12
End delay calculation. (MEM=3046.71 CPU=0:00:00.0 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#2 (mem=3032.6M)" ...
total jobs 21406
multi thread init TemplateIndex for each ta. thread num 1
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:02.9 mem=3032.6M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:03.8 mem=3032.6M) ***
No user setting net weight.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=8 (0 fixed + 8 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=12 #term=37 #term/net=3.08, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=5
stdCell: 8 single + 0 double + 0 multi
Total standard cell length = 0.0186 (mm), area = 0.0000 (mm^2)
Average module density = 0.660.
Density for the design = 0.660.
       = stdcell_area 93 sites (33 um^2) / alloc_area 141 sites (51 um^2).
Pin Density = 0.2624.
            = total # of pins 37 / total area 141.
=== lastAutoLevel = 3 
=== macro end level: 6 ===
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3015.9M
Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3015.9M
Iteration  3: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3015.9M
Active setup views:
    worst_case
Iteration  4: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3015.9M
Iteration  5: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3015.9M
Iteration  6: Total net bbox = 1.025e+02 (6.07e+01 4.18e+01)
              Est.  stn bbox = 1.080e+02 (6.38e+01 4.42e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3015.9M
*** cost = 1.025e+02 (6.07e+01 4.18e+01) (cpu for global=0:00:00.0) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
mod5_counter
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:08:57 mem=2972.7M) ***
Total net bbox length = 1.025e+02 (6.070e+01 4.180e+01) (ext = 8.140e+01)
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 8 insts, mean move: 2.06 um, max move: 4.00 um
	Max move on inst (y_reg[0]): (7.80, 6.80) --> (5.60, 5.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2972.7MB
Summary Report:
Instances move: 8 (out of 8 movable)
Instances flipped: 0
Mean displacement: 2.06 um
Max displacement: 4.00 um (Instance: y_reg[0]) (7.8, 6.8) -> (5.6, 5)
	Length: 19 sites, height: 1 rows, site name: CORE, cell type: DFQM2RA
Total net bbox length = 1.213e+02 (6.730e+01 5.400e+01) (ext = 7.110e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2972.7MB
*** Finished refinePlace (0:08:57 mem=2972.7M) ***
*** End of Placement (cpu=0:00:05.8, real=0:00:06.0, mem=2972.7M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 1 )
Density distribution unevenness ratio = 0.000%
*** Free Virtual Timing Model ...(mem=2972.7M)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=168 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 12 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.500000e+01um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 32
[NR-eGR] Layer2(ME2)(V) length: 2.000000e+01um, number of vias: 37
[NR-eGR] Layer3(ME3)(H) length: 2.920000e+01um, number of vias: 3
[NR-eGR] Layer4(ME4)(V) length: 3.600000e+00um, number of vias: 0
[NR-eGR] Layer5(ME5)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer6(ME6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(AL_RDL)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.280000e+01um, number of vias: 72
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:12, real = 0: 0:12, mem = 2948.7M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setLayerPreference pinObj -isVisible 1
<CMD> setLayerPreference pinblock -isVisible 1
<CMD> setLayerPreference pinstdCell -isVisible 1
<CMD> setLayerPreference pinio -isVisible 1
<CMD> setLayerPreference piniopin -isVisible 1
<CMD> setLayerPreference pinother -isVisible 1
<CMD> setLayerPreference cellBlkgObj -isVisible 1
<CMD> setLayerPreference obsblock -isVisible 1
<CMD> setLayerPreference obsstdCell -isVisible 1
<CMD> setLayerPreference obsio -isVisible 1
<CMD> setLayerPreference obsother -isVisible 1
<CMD> setLayerPreference layoutObj -isVisible 1
<CMD> setLayerPreference pinObj -isSelectable 1
<CMD> setLayerPreference pinblock -isSelectable 1
<CMD> setLayerPreference pinstdCell -isSelectable 1
<CMD> setLayerPreference pinio -isSelectable 1
<CMD> setLayerPreference piniopin -isSelectable 1
<CMD> setLayerPreference pinother -isSelectable 1
<CMD> setLayerPreference cellBlkgObj -isSelectable 1
<CMD> setLayerPreference obsblock -isSelectable 1
<CMD> setLayerPreference obsstdCell -isSelectable 1
<CMD> setLayerPreference obsio -isSelectable 1
<CMD> setLayerPreference obsother -isSelectable 1
<CMD> setLayerPreference layoutObj -isSelectable 1
<CMD> setLayerPreference pinObj -isSelectable 0
<CMD> setLayerPreference pinblock -isSelectable 0
<CMD> setLayerPreference pinstdCell -isSelectable 0
<CMD> setLayerPreference pinio -isSelectable 0
<CMD> setLayerPreference piniopin -isSelectable 0
<CMD> setLayerPreference pinother -isSelectable 0
<CMD> setLayerPreference cellBlkgObj -isSelectable 0
<CMD> setLayerPreference obsblock -isSelectable 0
<CMD> setLayerPreference obsstdCell -isSelectable 0
<CMD> setLayerPreference obsio -isSelectable 0
<CMD> setLayerPreference obsother -isSelectable 0
<CMD> setLayerPreference layoutObj -isSelectable 0
<CMD> setLayerPreference pinObj -isVisible 0
<CMD> setLayerPreference pinblock -isVisible 0
<CMD> setLayerPreference pinstdCell -isVisible 0
<CMD> setLayerPreference pinio -isVisible 0
<CMD> setLayerPreference piniopin -isVisible 0
<CMD> setLayerPreference pinother -isVisible 0
<CMD> setLayerPreference cellBlkgObj -isVisible 0
<CMD> setLayerPreference obsblock -isVisible 0
<CMD> setLayerPreference obsstdCell -isVisible 0
<CMD> setLayerPreference obsio -isVisible 0
<CMD> setLayerPreference obsother -isVisible 0
<CMD> setLayerPreference layoutObj -isVisible 0
<CMD> checkPlace mod5_counter.checkPlace
Begin checking placement ... (start mem=2948.7M, init mem=2948.7M)
*info: Placed = 8             
*info: Unplaced = 0           
Placement Density:65.96%(33/51)
Placement Density (including fixed std cells):65.96%(33/51)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=2948.7M)
<CMD> setDrawView place
<CMD> fit
<CMD> saveDesign mod5_counter8
#- Begin Save netlist data ... (date=10/17 14:42:15, mem=2948.7M)
Writing Binary DB to mod5_counter8.dat/mod5_counter.v.bin ...
#- End Save netlist data ... (date=10/17 14:42:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=717.5M, current mem=3462.7M)
#- Begin Save AAE data ... (date=10/17 14:42:15, mem=3462.7M)
Saving AAE Data ...
#- End Save AAE data ... (date=10/17 14:42:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=717.5M, current mem=3462.7M)
#- Begin Save clock tree data ... (date=10/17 14:42:15, mem=3462.7M)
#- End Save clock tree data ... (date=10/17 14:42:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=717.5M, current mem=3462.7M)
Saving preference file mod5_counter8.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
#- Begin Save floorplan data ... (date=10/17 14:42:15, mem=3462.7M)
Saving floorplan file ...
#- End Save floorplan data ... (date=10/17 14:42:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=717.7M, current mem=3462.7M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
#- Begin Save placement data ... (date=10/17 14:42:16, mem=3462.7M)
** Saving stdCellPlacement_binary (version# 1) ...
#- End Save placement data ... (date=10/17 14:42:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=717.7M, current mem=3462.7M)
#- Begin Save routing data ... (date=10/17 14:42:16, mem=3462.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3462.7M) ***
#- End Save routing data ... (date=10/17 14:42:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=718.7M, current mem=3462.7M)
Saving property file mod5_counter8.dat/mod5_counter.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3462.7M) ***
#- Begin Save power constraints data ... (date=10/17 14:42:16, mem=3462.7M)
#- End Save power constraints data ... (date=10/17 14:42:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=718.7M, current mem=3462.7M)
No integration constraint in the design.
Default_rc_corner
Generated self-contained design mod5_counter8.dat
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): mod5_counter_constraint
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 3 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> ccopt_design
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2989.7M, init mem=2989.7M)
*info: Placed = 8             
*info: Unplaced = 0           
Placement Density:65.96%(33/51)
Placement Density (including fixed std cells):65.96%(33/51)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=2989.7M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.1)
Validating CTS configuration...
Non-default CCOpt properties:
preferred_extra_space is set for at least one key
route_type is set for at least one key
target_max_trans_sdc is set for at least one key
setPlaceMode -place_design_floorplan_mode false
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties for clock tree clk:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
Library Trimming...
Updating RC grid for preRoute extraction ...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Library trimming buffers in power domain auto-default and half-corner max_delay_corner:setup.late removed 1 of 15 cells
  Library trimming inverters in power domain auto-default and half-corner max_delay_corner:setup.late removed 1 of 15 cells
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     {CKBUFM48R CKBUFM40R CKBUFM32R CKBUFM26RA CKBUFM24R CKBUFM22RA CKBUFM20R CKBUFM16R CKBUFM12R CKBUFM8R CKBUFM6R CKBUFM4R CKBUFM2R CKBUFM1R}
    Inverters:   {CKINVM48R CKINVM40R CKINVM32R CKINVM26RA CKINVM24R CKINVM22RA CKINVM20R CKINVM16R CKINVM12R CKINVM8R CKINVM6R CKINVM4R CKINVM2R CKINVM1R}
    Clock gates: LAGCEPM20R LAGCEPM16R LAGCEPM12R LAGCEPM8R LAGCEPM6R LAGCEPM4R LAGCEPM3R LAGCEPM2R 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 298.760um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  For timing_corner max_delay_corner:setup, late:
    Slew time target (leaf):    0.100ns
    Slew time target (trunk):   0.100ns
    Slew time target (top):     0.100ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.108ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 308.571um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBUFM48R, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=308.571um, saturatedSlew=0.088ns, speed=2011.545um per ns, cellArea=44.333um^2 per 1000um}
    Inverter  : {lib_cell:CKINVM48R, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=274.563um, saturatedSlew=0.088ns, speed=2933.365um per ns, cellArea=38.024um^2 per 1000um}
    Clock gate: {lib_cell:LAGCEPM20R, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=148.513um, saturatedSlew=0.088ns, speed=316.322um per ns, cellArea=101.809um^2 per 1000um}
  To disable library trimming, set_ccopt_property library_trimming false.
Library Trimming done.

Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/mod5_counter_constraint:
  Sources:                     pin clk
  Total number of sinks:       3
  Delay constrained sinks:     3
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_delay_corner:setup.late:
  Skew target:                 0.108ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew group is skew_group clk/mod5_counter_constraint with 3 clock sinks.

Via Selection for Estimated Routes (rule default):

------------------------------------------------------------
Layer    Via Cell    Res.     Cap.     RC       Top of Stack
Range                (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------
M1-M2    V12_VV      2.000    0.000    0.000    false
M2-M3    VIA23       2.000    0.000    0.000    false
M3-M4    VIA34       2.000    0.000    0.000    false
M4-M5    V45_HH      0.800    0.000    0.000    false
M5-M6    VIA56       0.800    0.000    0.000    false
M6-M7    VIA67       0.200    0.000    0.000    false
M7-M8    VIA78       0.200    0.000    0.000    false
M8-M9    VIA_TMV     0.013    0.000    0.000    false
------------------------------------------------------------

No ideal nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.3 real=0:00:02.6)
Innovus will update I/O latencies
All good
Check Prerequisites done. (took cpu=0:00:02.4 real=0:00:02.7)
CCOpt::Phase::Initialization done. (took cpu=0:00:02.4 real=0:00:02.7)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=168 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 12 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.500000e+01um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 32
[NR-eGR] Layer2(ME2)(V) length: 2.000000e+01um, number of vias: 37
[NR-eGR] Layer3(ME3)(H) length: 2.920000e+01um, number of vias: 3
[NR-eGR] Layer4(ME4)(V) length: 3.600000e+00um, number of vias: 0
[NR-eGR] Layer5(ME5)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer6(ME6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(AL_RDL)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.280000e+01um, number of vias: 72
[NR-eGR] End Peak syMemory usage = 3051.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:00.0)
setPlaceMode -place_design_floorplan_mode false
Using cell based legalization.
Validating CTS configuration...
Non-default CCOpt properties:
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
preferred_extra_space is set for at least one key
route_type is set for at least one key
target_max_trans_sdc is set for at least one key
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties for clock tree clk:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
Library Trimming...
Updating RC grid for preRoute extraction ...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Library trimming buffers in power domain auto-default and half-corner max_delay_corner:setup.late removed 1 of 15 cells
  Library trimming inverters in power domain auto-default and half-corner max_delay_corner:setup.late removed 1 of 15 cells
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     {CKBUFM48R CKBUFM40R CKBUFM32R CKBUFM26RA CKBUFM24R CKBUFM22RA CKBUFM20R CKBUFM16R CKBUFM12R CKBUFM8R CKBUFM6R CKBUFM4R CKBUFM2R CKBUFM1R}
    Inverters:   {CKINVM48R CKINVM40R CKINVM32R CKINVM26RA CKINVM24R CKINVM22RA CKINVM20R CKINVM16R CKINVM12R CKINVM8R CKINVM6R CKINVM4R CKINVM2R CKINVM1R}
    Clock gates: LAGCEPM20R LAGCEPM16R LAGCEPM12R LAGCEPM8R LAGCEPM6R LAGCEPM4R LAGCEPM3R LAGCEPM2R 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 298.760um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  For timing_corner max_delay_corner:setup, late:
    Slew time target (leaf):    0.100ns
    Slew time target (trunk):   0.100ns
    Slew time target (top):     0.100ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.108ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 308.571um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBUFM48R, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=308.571um, saturatedSlew=0.088ns, speed=2011.545um per ns, cellArea=44.333um^2 per 1000um}
    Inverter  : {lib_cell:CKINVM48R, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=274.563um, saturatedSlew=0.088ns, speed=2933.365um per ns, cellArea=38.024um^2 per 1000um}
    Clock gate: {lib_cell:LAGCEPM20R, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=148.513um, saturatedSlew=0.088ns, speed=316.322um per ns, cellArea=101.809um^2 per 1000um}
  To disable library trimming, set_ccopt_property library_trimming false.
Library Trimming done.

Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/mod5_counter_constraint:
  Sources:                     pin clk
  Total number of sinks:       3
  Delay constrained sinks:     3
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_delay_corner:setup.late:
  Skew target:                 0.108ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew group is skew_group clk/mod5_counter_constraint with 3 clock sinks.

Via Selection for Estimated Routes (rule default):

------------------------------------------------------------
Layer    Via Cell    Res.     Cap.     RC       Top of Stack
Range                (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------
M1-M2    V12_VV      2.000    0.000    0.000    false
M2-M3    VIA23       2.000    0.000    0.000    false
M3-M4    VIA34       2.000    0.000    0.000    false
M4-M5    V45_HH      0.800    0.000    0.000    false
M5-M6    VIA56       0.800    0.000    0.000    false
M6-M7    VIA67       0.200    0.000    0.000    false
M7-M8    VIA78       0.200    0.000    0.000    false
M8-M9    VIA_TMV     0.013    0.000    0.000    false
------------------------------------------------------------

No ideal nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.2 real=0:00:02.2)
Adding exclusion drivers (these will be instances of the smallest area library cells).
No exclusion drivers are needed.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.

Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Synthesizing clock trees...
  Preparing To Balance...
  Merging duplicate siblings in DAG...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Clustering...
  Stage::DRV Fixing...
  Clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Clustering clock_tree clk...
      Creating channel graph for ccopt_3_9...
      Creating channel graph for ccopt_3_9 done.
      Creating channel graph for ccopt_3_4_available_3_9...
      Creating channel graph for ccopt_3_4_available_3_9 done.
      Rebuilding timing graph...
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Legalizing clock trees...
      Resynthesising clock tree into netlist...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
      Resynthesising clock tree into netlist done.
      Leaving CCOpt scope - RefinePlacement...
setPlaceMode -place_design_floorplan_mode false
*** Starting refinePlace (0:09:20 mem=3051.6M) ***
Total net bbox length = 1.213e+02 (6.730e+01 5.400e+01) (ext = 7.110e+01)
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3051.6MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.213e+02 (6.730e+01 5.400e+01) (ext = 7.110e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3051.6MB
*** Finished refinePlace (0:09:20 mem=3051.6M) ***
      Leaving CCOpt scope - RefinePlacement done. (took cpu=0:00:00.1 real=0:00:00.1)
      Disconnecting clock tree from netlist...
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph...
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
        (empty table)
      --------------------------------
      
      
      Clock tree legalization - There are no Movements:
      =================================================
      
      ---------------------------------------------
      Movement (um)    Desired     Achieved    Node
                       location    location    
      ---------------------------------------------
        (empty table)
      ---------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after 'Clustering':
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Clustering':
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
  
  Post-Clustering Statistics Report
  =================================
  
  Fanout Statistics:
  
  ----------------------------------------------------------------------------
  Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
                       Fanout    Fanout    Fanout    Fanout       Distribution
  ----------------------------------------------------------------------------
  Trunk         1      1.000       1         1         0.000      {1 <= 2}
  Leaf          1      3.000       3         3         0.000      {1 <= 4}
  ----------------------------------------------------------------------------
  
  Clustering Failure Statistics:
  
  --------------------------------
  Net Type    Clusters    Clusters
              Tried       Failed
  --------------------------------
    (empty table)
  --------------------------------
  
  
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
*info: There are 33 candidate Buffer cells
*info: There are 34 candidate Inverter cells
#################################################################################
# Design Stage: PreRoute
# Design Name: mod5_counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'mod5_counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design mod5_counter.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3051.645M)
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPESI-3014):	The RC network is incomplete for net Q0. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 12
End delay calculation. (MEM=3091.78 CPU=0:00:00.0 REAL=0:00:00.0)
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'mod5_counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design mod5_counter.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3179.277M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock DAG stats After congestion update:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
  Primary reporting skew group After congestion update:
    skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary After congestion update:
    skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.6 real=0:00:00.7)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after 'Removing unnecessary root buffering':
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after 'Removing unconstrained drivers':
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after 'Reducing insertion delay 1':
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 14 succeeded with DRC/Color checks: 14 succeeded without DRC/Color checks: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after 'Removing longest path buffering':
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after 'Reducing insertion delay 2':
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.1)
  CCOpt::Phase::Clustering done. (took cpu=0:00:00.6 real=0:00:00.7)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Reducing clock tree power 1...
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after 'Reducing clock tree power 1':
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after 'Reducing clock tree power 2':
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments...
      Approximately balancing fragments bottom up...
        bottom up balancing: 
        bottom up balancing: .
        bottom up balancing: ..
        bottom up balancing: ...
        bottom up balancing: ... 20% 
        bottom up balancing: ... 20% .
        bottom up balancing: ... 20% ..
        bottom up balancing: ... 20% ...
        bottom up balancing: ... 20% ... 40% 
        bottom up balancing: ... 20% ... 40% .
        bottom up balancing: ... 20% ... 40% ..
        bottom up balancing: ... 20% ... 40% ...
        bottom up balancing: ... 20% ... 40% ... 60% 
        bottom up balancing: ... 20% ... 40% ... 60% .
        bottom up balancing: ... 20% ... 40% ... 60% ..
        bottom up balancing: ... 20% ... 40% ... 60% ...
        bottom up balancing: ... 20% ... 40% ... 60% ... 80% 
        bottom up balancing: ... 20% ... 40% ... 60% ... 80% .
        bottom up balancing: ... 20% ... 40% ... 60% ... 80% ..
        bottom up balancing: ... 20% ... 40% ... 60% ... 80% ...
        bottom up balancing: ... 20% ... 40% ... 60% ... 80% ... 100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
        Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.1)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
  Primary reporting skew group after Approximately balancing fragments:
    skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after Approximately balancing fragments:
    skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after 'Improving fragments clock skew':
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.1)
  Approximately balancing step...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after 'Approximately balancing step':
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Approximately balancing step':
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after 'Fixing clock tree overload':
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after 'Approximately balancing paths':
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'mod5_counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design mod5_counter.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3102.684M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock DAG stats After congestion update:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
  Primary reporting skew group After congestion update:
    skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary After congestion update:
    skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
  Stage::Polishing...
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after 'Improving clock skew':
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving clock skew':
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=0.002pF fall=0.002pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after 'Reducing clock tree power 3':
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after 'Improving insertion delay':
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Polishing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Total capacitance is (rise=0.002pF fall=0.002pF), of which (rise=0.000pF fall=0.000pF) is wire, and (rise=0.002pF fall=0.002pF) is gate.
  Legalizer releasing space for clock trees...
  Legalizer releasing space for clock trees done.
  Updating netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Stage::Routing...
    Setting non-default rules before calling refine place.
    normal call to refinePlace
    Leaving CCOpt scope - ClockRefiner...

*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
setPlaceMode -place_design_floorplan_mode false
*** Starting refinePlace (0:09:21 mem=3102.7M) ***
Total net bbox length = 1.213e+02 (6.730e+01 5.400e+01) (ext = 7.110e+01)
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3102.7MB
Summary Report:
Instances move: 0 (out of 5 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.213e+02 (6.730e+01 5.400e+01) (ext = 7.110e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3102.7MB
*** Finished refinePlace (0:09:21 mem=3102.7M) ***
*
* Second pass: Refine clock instances...
*
setPlaceMode -place_design_floorplan_mode false
*** Starting refinePlace (0:09:21 mem=3102.7M) ***
Total net bbox length = 1.213e+02 (6.730e+01 5.400e+01) (ext = 7.110e+01)
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3102.7MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.213e+02 (6.730e+01 5.400e+01) (ext = 7.110e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3102.7MB
*** Finished refinePlace (0:09:21 mem=3102.7M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
    Rebuilding timing graph...
    Rebuilding timing graph done.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
    Clock implementation routing...
      Leaving CCOpt scope - NanoRouter...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
  Non-clock:    11 (unrouted=0, trialRouted=11, noStatus=0, routed=0, fixed=0)
(Not counting 2 nets with <2 term connections)
      Routing using NR in Eagl->NR Step...

CCOPT: Preparing to route 1 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 1 nets.
  Preferred NanoRoute mode settings: Current
        Clock detailed routing...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sun Oct 17 14:45:09 2021
#
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Q0 of net Q0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Q1 of net Q1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Q2 of net Q2 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 16.26-s040_1 NR180308-1140/16_26-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME1 is not specified for width 0.0900.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME2 is not specified for width 0.1000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME1 is not specified for width 0.0900.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME2 is not specified for width 0.1000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME2 is not specified for width 0.1000.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME3 is not specified for width 0.1000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME2 is not specified for width 0.1000.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME3 is not specified for width 0.1000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME3 is not specified for width 0.1000.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME4 is not specified for width 0.1000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME3 is not specified for width 0.1000.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME4 is not specified for width 0.1000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME4 is not specified for width 0.1000.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME5 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME4 is not specified for width 0.1000.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME5 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME5 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME6 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME5 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME6 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME6 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME7 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME6 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME7 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME7 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME8 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME7 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME8 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME8 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER AL_RDL is not specified for width 2.7000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME8 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER AL_RDL is not specified for width 2.7000.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 12 nets.
# ME1          H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.1850
# ME2          V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME3          H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME4          V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME5          H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# ME6          V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# ME7          H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# ME8          V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# AL_RDL       H   Track-Pitch = 6.0000    Line-2-Via Pitch = 5.4500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer ME3's pitch = 0.2000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2284.69 (MB), peak = 2314.62 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Sun Oct 17 14:45:10 2021
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Oct 17 14:45:10 2021
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H          76           0          30     6.67%
#  Metal 2        V          97           0          30     0.00%
#  Metal 3        H          76           0          30     0.00%
#  Metal 4        V          97           0          30     0.00%
#  Metal 5        H          38           0          30     0.00%
#  Metal 6        V          48           0          30     0.00%
#  Metal 7        H          18           0          30     6.67%
#  Metal 8        V          16           8          30     0.00%
#  Metal 9        H           2           0          30    60.00%
#  --------------------------------------------------------------
#  Total                    468       3.70%         270     8.15%
#
#  1 nets (7.14%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2285.00 (MB), peak = 2314.62 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2285.00 (MB), peak = 2314.62 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2285.61 (MB), peak = 2314.62 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of selected nets for routing = 1.
#Total number of unselected nets (but routable) for routing = 11 (skipped).
#Total number of nets in the design = 14.
#
#11 skipped nets do not have any wires.
#1 routable net has only global wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1               0  
#------------------------------------------------
#        Total                  1               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1              11  
#------------------------------------------------
#        Total                  1              11  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 12 um.
#Total half perimeter of net bounding box = 8 um.
#Total wire length on LAYER ME1 = 0 um.
#Total wire length on LAYER ME2 = 0 um.
#Total wire length on LAYER ME3 = 6 um.
#Total wire length on LAYER ME4 = 6 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 8
#Up-Via Summary (total 8):
#           
#-----------------------
#  Metal 1            3
#  Metal 2            3
#  Metal 3            2
#-----------------------
#                     8 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2285.87 (MB), peak = 2314.62 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2285.62 (MB), peak = 2314.62 (MB)
#Start Track Assignment.
#Done with 2 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 13 um.
#Total half perimeter of net bounding box = 8 um.
#Total wire length on LAYER ME1 = 1 um.
#Total wire length on LAYER ME2 = 0 um.
#Total wire length on LAYER ME3 = 7 um.
#Total wire length on LAYER ME4 = 5 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 8
#Up-Via Summary (total 8):
#           
#-----------------------
#  Metal 1            3
#  Metal 2            3
#  Metal 3            2
#-----------------------
#                     8 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2286.30 (MB), peak = 2314.62 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.95 (MB)
#Total memory = 2286.30 (MB)
#Peak memory = 2314.62 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2303.16 (MB), peak = 2314.62 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2305.97 (MB), peak = 2314.62 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 8 um.
#Total half perimeter of net bounding box = 8 um.
#Total wire length on LAYER ME1 = 0 um.
#Total wire length on LAYER ME2 = 0 um.
#Total wire length on LAYER ME3 = 4 um.
#Total wire length on LAYER ME4 = 4 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 9
#Up-Via Summary (total 9):
#           
#-----------------------
#  Metal 1            3
#  Metal 2            3
#  Metal 3            3
#-----------------------
#                     9 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.45 (MB)
#Total memory = 2293.75 (MB)
#Peak memory = 2314.62 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.45 (MB)
#Total memory = 2293.75 (MB)
#Peak memory = 2314.62 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 52.98 (MB)
#Total memory = 2304.60 (MB)
#Peak memory = 2314.62 (MB)
#Number of warnings = 40
#Total number of warnings = 40
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Oct 17 14:45:11 2021
#
        Clock detailed routing done.
Checking guided vs. routed lengths for 1 nets...

**ERROR: (IMPCCOPT-5054):	Net clk is not completely connected after routing.
        
        Guided max path lengths
        =======================
        
        ---------------------------------------
        From (um)    To (um)    Number of paths
        ---------------------------------------
          5.000       6.000            1
        ---------------------------------------
        
        Deviation of routing from guided max path lengths
        =================================================
        
        -------------------------------------
        From (%)    To (%)    Number of paths
        -------------------------------------
        below       0.000            1
         0.000      1.000            0
        -------------------------------------
        
Set FIXED routing status on 1 net(s)
      Routing using NR in Eagl->NR Step done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
  Non-clock:    11 (unrouted=11, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 2 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOpt: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=168 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 1  numPreroutedWires = 10
[NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=1600  L6=1600  L7=3200  L8=3200  L9=17200
[NR-eGR] Rule id 1. Nets 11 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.780000e+01um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 32
[NR-eGR] Layer2(ME2)(V) length: 1.980000e+01um, number of vias: 37
[NR-eGR] Layer3(ME3)(H) length: 2.920000e+01um, number of vias: 3
[NR-eGR] Layer4(ME4)(V) length: 3.800000e+00um, number of vias: 0
[NR-eGR] Layer5(ME5)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer6(ME6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(AL_RDL)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.280000e+01um, number of vias: 72
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)

CCOpt: Done with congestion repair using flow wrapper.

Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
  Non-clock:    11 (unrouted=0, trialRouted=11, noStatus=0, routed=0, fixed=0)
(Not counting 2 nets with <2 term connections)
      Leaving CCOpt scope - NanoRouter done. (took cpu=0:00:01.7 real=0:00:01.7)
    Clock implementation routing done.
    Leaving CCOpt scope...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'mod5_counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design mod5_counter.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3072.770M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
    Rebuilding timing graph...
    Rebuilding timing graph done.
There was no routing performed, so no routing correlation information will be displayed.
    
    Routing Correlation Report
    ==========================
    
    No data available
    
    
    Clock DAG stats after routing clock trees:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after routing clock trees: none
    Clock DAG primary half-corner transition distribution after routing clock trees:
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after routing clock trees:
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after routing clock trees:
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Stage::Routing done. (took cpu=0:00:01.9 real=0:00:01.9)
    Stage::PostConditioning...
    Switching to inst based legalization.
    Legalizer reserving space for clock trees...
    Legalizer reserving space for clock trees done.
    PostConditioning...
      Update timing...
Ignoring AAE DB Resetting ...
        Updating timing graph...
          
          Leaving CCOpt scope...
#################################################################################
# Design Stage: PreRoute
# Design Name: mod5_counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
**WARN: (IMPESI-3014):	The RC network is incomplete for net Q0. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 12
End delay calculation. (MEM=3177.68 CPU=0:00:00.0 REAL=0:00:00.0)
          Leaving CCOpt scope done. (took cpu=0:00:00.1 real=0:00:00.1)
        Updating timing graph done.
        Updating latch analysis...
          Leaving CCOpt scope...
          Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing and buffering
      
      Currently running CTS, using active skew data
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Upsizing to fix DRVs...
        Fixing clock tree DRVs with upsizing: 
        Fixing clock tree DRVs with upsizing: .
        Fixing clock tree DRVs with upsizing: ..
        Fixing clock tree DRVs with upsizing: ...
        Fixing clock tree DRVs with upsizing: ... 20% 
        Fixing clock tree DRVs with upsizing: ... 20% .
        Fixing clock tree DRVs with upsizing: ... 20% ..
        Fixing clock tree DRVs with upsizing: ... 20% ...
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% 
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% .
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ..
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ...
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------
        Net Type    Attempted    Sized    Not Sized
        -------------------------------------------
        top             0          0          0
        trunk           0          0          0
        leaf            0          0          0
        -------------------------------------------
        Total       -              0          0
        -------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
        
        Clock DAG stats PostConditioning after Upsizing to fix DRVs:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
        Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
        Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
          Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
        Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
          skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Skew group summary PostConditioning after Upsizing to fix DRVs:
          skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
      Upsizing to fix DRVs done.
      Recomputing CTS skew targets...
        Resolving skew group constraints...
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs...
      Fixing clock tree DRVs: 
      Fixing clock tree DRVs: .
      Fixing clock tree DRVs: ..
      Fixing clock tree DRVs: ...
      Fixing clock tree DRVs: ... 20% 
      Fixing clock tree DRVs: ... 20% .
      Fixing clock tree DRVs: ... 20% ..
      Fixing clock tree DRVs: ... 20% ...
      Fixing clock tree DRVs: ... 20% ... 40% 
      Fixing clock tree DRVs: ... 20% ... 40% .
      Fixing clock tree DRVs: ... 20% ... 40% ..
      Fixing clock tree DRVs: ... 20% ... 40% ...
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
      CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------
      Net Type    Attempted    Sized    Not Sized
      -------------------------------------------
      top             0          0          0
      trunk           0          0          0
      leaf            0          0          0
      -------------------------------------------
      Total       -              0          0
      -------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
      
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------
      Net Type    Attempted    Sized    Not Sized
      -------------------------------------------
      top             0          0          0
      trunk           0          0          0
      leaf            0          0          0
      -------------------------------------------
      Total       -              0          0
      -------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
      
      Clock DAG stats PostConditioning after DRV fixing:
        cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
      Clock DAG net violations PostConditioning after DRV fixing: none
      Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
        Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
      Primary reporting skew group PostConditioning after DRV fixing:
        skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Skew group summary PostConditioning after DRV fixing:
        skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
      Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      Buffering to fix DRVs...
      Rebuffering to fix clock tree DRVs: 
      Rebuffering to fix clock tree DRVs: .
      Rebuffering to fix clock tree DRVs: ..
      Rebuffering to fix clock tree DRVs: ...
      Rebuffering to fix clock tree DRVs: ... 20% 
      Rebuffering to fix clock tree DRVs: ... 20% .
      Rebuffering to fix clock tree DRVs: ... 20% ..
      Rebuffering to fix clock tree DRVs: ... 20% ...
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% 
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% .
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ..
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ...
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% 
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% .
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ..
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ...
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
      CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, failed: 0, buffered: 0
      Clock DAG stats PostConditioning after re-buffering DRV fixing:
        cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
      Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
      Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
        Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
      Primary reporting skew group PostConditioning after re-buffering DRV fixing:
        skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Skew group summary PostConditioning after re-buffering DRV fixing:
        skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
      Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -----
      Cause
      -----
        (empty table)
      -----
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
      Reconnecting optimized routes done.
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
      Set dirty flag on 0 insts, 0 nets
      Leaving CCOpt scope...
      Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'mod5_counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design mod5_counter.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3154.004M)
      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
  Non-clock:    11 (unrouted=0, trialRouted=11, noStatus=0, routed=0, fixed=0)
(Not counting 2 nets with <2 term connections)
    Rebuilding timing graph...
    Rebuilding timing graph done.
    Clock DAG stats after post-conditioning:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after post-conditioning: none
    Clock DAG primary half-corner transition distribution after post-conditioning:
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after post-conditioning:
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after post-conditioning:
      skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Stage::PostConditioning done. (took cpu=0:00:00.2 real=0:00:00.2)
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -----------------------------------------------------------
  Cell type                     Count    Area     Capacitance
  -----------------------------------------------------------
  Buffers                         0      0.000       0.000
  Inverters                       0      0.000       0.000
  Integrated Clock Gates          0      0.000       0.000
  Non-Integrated Clock Gates      0      0.000       0.000
  Clock Logic                     0      0.000       0.000
  All                             0      0.000       0.000
  -----------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top         0.000
  Trunk       0.000
  Leaf        7.370
  Total       7.370
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.000    0.000    0.000
  Leaf     0.002    0.000    0.002
  Total    0.002    0.000    0.002
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
    3      0.002     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ---------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution
  ---------------------------------------------------------------------------------------
  Leaf        0.100       1       0.004       0.000      0.004    0.004    {1 <= 0.020ns}
  ---------------------------------------------------------------------------------------
  
  
  Primary reporting skew group summary at end of CTS:
  ===================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                    Skew Group                     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  max_delay_corner:setup.late    clk/mod5_counter_constraint    0.000     0.000     0.000       0.108         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                    Skew Group                     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  max_delay_corner:setup.late    clk/mod5_counter_constraint    0.000     0.000     0.000       0.108         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
  CCOpt::Phase::Implementation done. (took cpu=0:00:02.2 real=0:00:02.3)
Synthesizing clock trees done.
Tidy Up And Update Timing...
Connecting clock gate test enables...
Connecting clock gate test enables done.
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: mod5_counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 12
Total number of fetched objects 12
End delay calculation. (MEM=3196.78 CPU=0:00:00.0 REAL=0:00:00.0)
Setting all clocks to propagated mode.
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
  sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
  wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
Primary reporting skew group after update timingGraph:
  skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
Skew group summary after update timingGraph:
  skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.2 real=0:00:00.2)
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
External::optDesign...
**WARN: (IMPOPT-576):	5 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	reset : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Q0 : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Q1 : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Q2 : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3034.8M, totSessionCpu=0:09:26 **
Added -handlePreroute to trialRouteMode
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3034.8M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: mod5_counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 12
End delay calculation. (MEM=3232.68 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:09:27 mem=3232.7M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  9.225  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    4    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.957%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 3111.2M, totSessionCpu=0:09:27 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 3113.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3113.2M) ***
*** Starting optimizing excluded clock nets MEM= 3113.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3113.2M) ***

Active setup views:
 worst_case
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.081  TNS Slack 0.000 Density 65.96
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    65.96%|        -|   0.081|   0.000|   0:00:00.0| 3274.7M|
|    65.96%|        0|   0.081|   0.000|   0:00:00.0| 3274.7M|
|    65.96%|        0|   0.081|   0.000|   0:00:00.0| 3274.7M|
|    65.96%|        0|   0.081|   0.000|   0:00:00.0| 3274.7M|
|    65.96%|        0|   0.081|   0.000|   0:00:00.0| 3274.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.081  TNS Slack 0.000 Density 65.96
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.3) (real = 0:00:03.0) **
*** Starting refinePlace (0:09:32 mem=3274.7M) ***
Total net bbox length = 1.213e+02 (6.730e+01 5.400e+01) (ext = 7.110e+01)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 8 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3274.7MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.213e+02 (6.730e+01 5.400e+01) (ext = 7.110e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3274.7MB
*** Finished refinePlace (0:09:32 mem=3274.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3274.7M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3274.7M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:03, mem=3117.17M, totSessionCpu=0:09:32).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=168 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 1  numPreroutedWires = 10
[NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=1600  L6=1600  L7=3200  L8=3200  L9=17200
[NR-eGR] Rule id 1. Nets 11 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.780000e+01um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 32
[NR-eGR] Layer2(ME2)(V) length: 1.980000e+01um, number of vias: 37
[NR-eGR] Layer3(ME3)(H) length: 2.920000e+01um, number of vias: 3
[NR-eGR] Layer4(ME4)(V) length: 3.800000e+00um, number of vias: 0
[NR-eGR] Layer5(ME5)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer6(ME6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(AL_RDL)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.280000e+01um, number of vias: 72
[NR-eGR] End Peak syMemory usage = 3079.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
Extraction called for design 'mod5_counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design mod5_counter.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3079.035M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: mod5_counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 12
End delay calculation. (MEM=3193.48 CPU=0:00:00.0 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |    wViol   |  nets   |  terms  |    wViol   |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | 9.22 |          0|          0|          0|  65.96  |            |           |
|     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | 9.22 |          0|          0|          0|  65.96  |   0:00:00.0|    3269.8M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3269.8M) ***

End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
doiPBLastSyncSlave
Extraction called for design 'mod5_counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design mod5_counter.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3236.582M)
#################################################################################
# Design Stage: PreRoute
# Design Name: mod5_counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 12
End delay calculation. (MEM=3250.71 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:09:34 mem=3250.7M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 3119.4M, totSessionCpu=0:09:34 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  9.225  |  9.225  |  9.768  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    4    |    3    |    3    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.957%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 3117.4M, totSessionCpu=0:09:34 **
*** Finished optDesign ***
External::optDesign done. (took cpu=0:00:11.3 real=0:00:11.5)
Set place::cacheFPlanSiteMark to 0
Runtime done. (took cpu=0:00:19.0 real=0:00:20.1)
Coverage % = 98

Runtime Summary:
================

-------------------------------------------------------------------------------------------------------
wall   % time  children  called  name
-------------------------------------------------------------------------------------------------------
20.07  100.00   20.07      0         
20.07  100.00   19.66      1     Runtime
 2.68   13.33    2.68      1     CCOpt::Phase::Initialization
 2.68   13.33    2.64      1         Check Prerequisites
 0.06    0.29    0.00      1         Leaving CCOpt scope - CheckPlace
 2.59   12.88    0.00      1         Validating CTS configuration
 0.01    0.07    0.00      1         Leaving CCOpt scope - optDesignGlobalRouteStep
 2.17   10.83    0.00      1         Validating CTS configuration
 0.08    0.37    0.00      1         Preparing To Balance
 0.75    3.73    0.75      1     CCOpt::Phase::Clustering
 0.69    3.43    0.22      1       Stage::DRV Fixing
 0.19    0.94    0.08      1         Clustering
 0.08    0.41    0.00      1         Leaving CCOpt scope - RefinePlacement
 0.02    0.11    0.00      1         Leaving CCOpt scope
 0.00    0.01    0.00      1         Fixing clock tree slew time and max cap violations
 0.00    0.01    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
 0.06    0.30    0.06      1       Stage::Insertion Delay Reduction
 0.00    0.00    0.00      1         Removing unnecessary root buffering
 0.00    0.00    0.00      1         Removing unconstrained drivers
 0.05    0.27    0.00      1         Reducing insertion delay 1
 0.00    0.01    0.00      1         Removing longest path buffering
 0.00    0.01    0.00      1         Reducing insertion delay 2
 2.27   11.33    2.25      1     CCOpt::Phase::Implementation
 0.00    0.02    0.00      1       Stage::Reducing Power
 0.00    0.01    0.00      1         Reducing clock tree power 1
 0.00    0.01    0.00      1         Reducing clock tree power 2
 0.10    0.51    0.10      1       Stage::Balancing
 0.10    0.50    0.00      1         Approximately balancing fragments step
 0.00    0.01    0.00      1         Approximately balancing fragments bottom up
 0.00    0.01    0.00      1         Improving fragments clock skew
 0.01    0.05    0.00      1         Approximately balancing step
 0.00    0.01    0.00      1         Fixing clock tree overload
 0.00    0.01    0.00      1         Approximately balancing paths
 0.00    0.01    0.00      1         Leaving CCOpt scope
 0.00    0.02    0.00      1       Stage::Polishing
 0.00    0.01    0.00      1         Improving clock skew
 0.00    0.01    0.00      1         Reducing clock tree power 3
 0.00    0.01    0.00      1         Improving insertion delay
 1.88    9.37    1.85      1       Stage::Routing
 0.13    0.63    0.00      1         Leaving CCOpt scope - ClockRefiner
 1.72    8.58    0.00      1         Leaving CCOpt scope - NanoRouter
 0.00    0.01    0.00      1         Leaving CCOpt scope
 0.24    1.20    0.09      1       Stage::PostConditioning
 0.08    0.41    0.00      3         Leaving CCOpt scope
 0.00    0.01    0.00      1         Fixing DRVs
 0.00    0.01    0.00      1         Buffering to fix DRVs
 0.20    0.99    0.00      1         Tidy Up And Update Timing
11.50   57.30    0.00      1     External::optDesign
-------------------------------------------------------------------------------------------------------


*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          7  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883         14  The resistance extracted for a wire belo...
WARNING   IMPEXT-3530          7  The process node is not set. Use the com...
WARNING   IMPESI-3014          2  The RC network is incomplete for net %s....
WARNING   IMPSP-5140           1  Global net connect rules have not been c...
WARNING   IMPSP-315            1  Found %d instances insts with no PG Term...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665           5  %s : Net has unplaced terms or is connec...
WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
ERROR     IMPCCOPT-5054        1  Net %s is not completely connected after...
*** Message Summary: 45 warning(s), 1 error(s)

**ccopt_design ... cpu = 0:00:19, real = 0:00:20, mem = 3055.9M, totSessionCpu=0:09:35 **
<CMD> getCTSMode -engine -quiet
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix mod5_counter_postCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3055.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  9.225  |  9.225  |  9.768  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    4    |    3    |    3    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.957%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.0899999999999 sec
Total Real time: 1.0 sec
Total Memory Usage: 3053.941406 Mbytes
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix mod5_counter_postCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3053.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  9.225  |  9.225  |  9.768  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    4    |    3    |    3    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.957%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.09 sec
Total Real time: 0.0 sec
Total Memory Usage: 3053.941406 Mbytes
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix mod5_counter_postCTS -outDir timingReports
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3034.0M)
Extraction called for design 'mod5_counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design mod5_counter.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3034.035M)
#################################################################################
# Design Stage: PreRoute
# Design Name: mod5_counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 12
End delay calculation. (MEM=3111.42 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:09:51 mem=3111.4M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 best_case 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.008  |  0.090  | -0.008  |
|           TNS (ns):| -0.009  |  0.000  | -0.009  |
|    Violating Paths:|    2    |    0    |    2    |
|          All Paths:|    4    |    3    |    3    |
+--------------------+---------+---------+---------+

Density: 65.957%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.38 sec
Total Real time: 0.0 sec
Total Memory Usage: 3033.527344 Mbytes
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix mod5_counter_postCTS -outDir timingReports
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3033.5M)
Extraction called for design 'mod5_counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design mod5_counter.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3033.527M)
#################################################################################
# Design Stage: PreRoute
# Design Name: mod5_counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 12
End delay calculation. (MEM=3110.91 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:09:52 mem=3110.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 best_case 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.008  |  0.090  | -0.008  |
|           TNS (ns):| -0.009  |  0.000  | -0.009  |
|    Violating Paths:|    2    |    0    |    2    |
|          All Paths:|    4    |    3    |    3    |
+--------------------+---------+---------+---------+

Density: 65.957%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.36 sec
Total Real time: 1.0 sec
Total Memory Usage: 3033.527344 Mbytes
<CMD> saveDesign mod5_counter9
#- Begin Save netlist data ... (date=10/17 14:50:03, mem=3033.5M)
Writing Binary DB to mod5_counter9.dat/mod5_counter.v.bin ...
#- End Save netlist data ... (date=10/17 14:50:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=793.2M, current mem=3547.5M)
#- Begin Save AAE data ... (date=10/17 14:50:03, mem=3547.5M)
Saving AAE Data ...
#- End Save AAE data ... (date=10/17 14:50:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=793.2M, current mem=3547.5M)
#- Begin Save clock tree data ... (date=10/17 14:50:04, mem=3547.5M)
#- End Save clock tree data ... (date=10/17 14:50:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=793.2M, current mem=3547.5M)
Saving preference file mod5_counter9.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
#- Begin Save floorplan data ... (date=10/17 14:50:04, mem=3547.5M)
Saving floorplan file ...
#- End Save floorplan data ... (date=10/17 14:50:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=793.5M, current mem=3547.5M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
#- Begin Save placement data ... (date=10/17 14:50:04, mem=3547.5M)
** Saving stdCellPlacement_binary (version# 1) ...
#- End Save placement data ... (date=10/17 14:50:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=793.5M, current mem=3547.5M)
#- Begin Save routing data ... (date=10/17 14:50:04, mem=3547.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3547.5M) ***
#- End Save routing data ... (date=10/17 14:50:04, total cpu=0:00:00.2, real=0:00:01.0, peak res=794.5M, current mem=3547.5M)
Saving property file mod5_counter9.dat/mod5_counter.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3547.5M) ***
#Saving pin access info...
#
#- Begin Save power constraints data ... (date=10/17 14:50:05, mem=3547.5M)
#- End Save power constraints data ... (date=10/17 14:50:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=794.5M, current mem=3547.5M)
Saving rc congestion map mod5_counter9.dat/mod5_counter.congmap.gz ...
No integration constraint in the design.
Default_rc_corner
Generated self-contained design mod5_counter9.dat
*** Message Summary: 0 warning(s), 0 error(s)

**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2253.01 (MB), peak = 2354.57 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#Default_rc_corner has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=3036.0M, init mem=3036.0M)
*info: Placed = 8             
*info: Unplaced = 0           
Placement Density:65.96%(33/51)
Placement Density (including fixed std cells):65.96%(33/51)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=3036.0M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (1) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3036.0M) ***

globalDetailRoute

#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sun Oct 17 14:57:07 2021
#
#Generating timing data, please wait...
#12 total nets, 1 already routed, 1 will ignore in trialRoute
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**WARN: (IMPESI-3014):	The RC network is incomplete for net Q0. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 12
End delay calculation. (MEM=3130.47 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2269.18 (MB), peak = 2354.57 (MB)
#Done generating timing data.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Q0 of net Q0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Q1 of net Q1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Q2 of net Q2 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Start reading timing information from file .timing_file_28941.tif.gz ...
#Read in timing information for 5 ports, 8 instances from timing file .timing_file_28941.tif.gz.
#NanoRoute Version 16.26-s040_1 NR180308-1140/16_26-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 12 nets.
# ME1          H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.1850
# ME2          V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME3          H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME4          V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME5          H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# ME6          V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# ME7          H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# ME8          V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# AL_RDL       H   Track-Pitch = 6.0000    Line-2-Via Pitch = 5.4500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer ME3's pitch = 0.2000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2252.11 (MB), peak = 2354.57 (MB)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Sun Oct 17 14:57:08 2021
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Oct 17 14:57:08 2021
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H          76           0          30     6.67%
#  Metal 2        V          97           0          30     0.00%
#  Metal 3        H          76           0          30     0.00%
#  Metal 4        V          97           0          30     0.00%
#  Metal 5        H          38           0          30     0.00%
#  Metal 6        V          48           0          30     0.00%
#  Metal 7        H          18           0          30     6.67%
#  Metal 8        V          16           8          30     0.00%
#  Metal 9        H           2           0          30    60.00%
#  --------------------------------------------------------------
#  Total                    468       3.70%         270     8.15%
#
#  1 nets (7.14%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2252.11 (MB), peak = 2354.57 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2252.17 (MB), peak = 2354.57 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2252.17 (MB), peak = 2354.57 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 12.
#Total number of nets in the design = 14.
#
#11 routable nets have only global wires.
#1 routable net has only detail routed wires.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              11  
#-----------------------------
#        Total              11  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1              11  
#------------------------------------------------
#        Total                  1              11  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 56 um.
#Total half perimeter of net bounding box = 62 um.
#Total wire length on LAYER ME1 = 0 um.
#Total wire length on LAYER ME2 = 27 um.
#Total wire length on LAYER ME3 = 25 um.
#Total wire length on LAYER ME4 = 4 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 49
#Up-Via Summary (total 49):
#           
#-----------------------
#  Metal 1           31
#  Metal 2           15
#  Metal 3            3
#-----------------------
#                    49 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2252.59 (MB), peak = 2354.57 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2252.25 (MB), peak = 2354.57 (MB)
#Start Track Assignment.
#Done with 6 horizontal wires in 1 hboxes and 9 vertical wires in 1 hboxes.
#Done with 3 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# ME1            0.00 	  0.00%  	  0.00% 	  0.00%
# ME2           27.10 	  0.00%  	  0.00% 	  0.00%
# ME3           18.80 	  0.00%  	  0.00% 	  0.00%
# ME4            0.00 	  0.00%  	  0.00% 	  0.00%
# ME5            0.00 	  0.00%  	  0.00% 	  0.00%
# ME6            0.00 	  0.00%  	  0.00% 	  0.00%
# ME7            0.00 	  0.00%  	  0.00% 	  0.00%
# ME8            0.00 	  0.00%  	  0.00% 	  0.00%
# AL_RDL         0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All          45.90  	  0.00% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 55 um.
#Total half perimeter of net bounding box = 62 um.
#Total wire length on LAYER ME1 = 3 um.
#Total wire length on LAYER ME2 = 26 um.
#Total wire length on LAYER ME3 = 22 um.
#Total wire length on LAYER ME4 = 4 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 49
#Up-Via Summary (total 49):
#           
#-----------------------
#  Metal 1           31
#  Metal 2           15
#  Metal 3            3
#-----------------------
#                    49 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2252.51 (MB), peak = 2354.57 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.93 (MB)
#Total memory = 2252.51 (MB)
#Peak memory = 2354.57 (MB)
#routeSiEffort set to high
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2264.96 (MB), peak = 2354.57 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2264.96 (MB), peak = 2354.57 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 54 um.
#Total half perimeter of net bounding box = 62 um.
#Total wire length on LAYER ME1 = 1 um.
#Total wire length on LAYER ME2 = 25 um.
#Total wire length on LAYER ME3 = 25 um.
#Total wire length on LAYER ME4 = 4 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 55
#Up-Via Summary (total 55):
#           
#-----------------------
#  Metal 1           32
#  Metal 2           20
#  Metal 3            3
#-----------------------
#                    55 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.04 (MB)
#Total memory = 2252.46 (MB)
#Peak memory = 2354.57 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2254.27 (MB), peak = 2354.57 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 54 um.
#Total half perimeter of net bounding box = 62 um.
#Total wire length on LAYER ME1 = 1 um.
#Total wire length on LAYER ME2 = 25 um.
#Total wire length on LAYER ME3 = 25 um.
#Total wire length on LAYER ME4 = 4 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 55
#Up-Via Summary (total 55):
#           
#-----------------------
#  Metal 1           32
#  Metal 2           20
#  Metal 3            3
#-----------------------
#                    55 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 54 um.
#Total half perimeter of net bounding box = 62 um.
#Total wire length on LAYER ME1 = 1 um.
#Total wire length on LAYER ME2 = 25 um.
#Total wire length on LAYER ME3 = 25 um.
#Total wire length on LAYER ME4 = 4 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 55
#Up-Via Summary (total 55):
#           
#-----------------------
#  Metal 1           32
#  Metal 2           20
#  Metal 3            3
#-----------------------
#                    55 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sun Oct 17 14:57:09 2021
#
#
#Start Post Route Wire Spread.
#Done with 1 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 54 um.
#Total half perimeter of net bounding box = 62 um.
#Total wire length on LAYER ME1 = 1 um.
#Total wire length on LAYER ME2 = 25 um.
#Total wire length on LAYER ME3 = 25 um.
#Total wire length on LAYER ME4 = 4 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 55
#Up-Via Summary (total 55):
#           
#-----------------------
#  Metal 1           32
#  Metal 2           20
#  Metal 3            3
#-----------------------
#                    55 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2255.08 (MB), peak = 2354.57 (MB)
#CELL_VIEW mod5_counter,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2254.84 (MB), peak = 2354.57 (MB)
#CELL_VIEW mod5_counter,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 54 um.
#Total half perimeter of net bounding box = 62 um.
#Total wire length on LAYER ME1 = 1 um.
#Total wire length on LAYER ME2 = 25 um.
#Total wire length on LAYER ME3 = 25 um.
#Total wire length on LAYER ME4 = 4 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 55
#Up-Via Summary (total 55):
#           
#-----------------------
#  Metal 1           32
#  Metal 2           20
#  Metal 3            3
#-----------------------
#                    55 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.41 (MB)
#Total memory = 2252.92 (MB)
#Peak memory = 2354.57 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -0.67 (MB)
#Total memory = 2252.43 (MB)
#Peak memory = 2354.57 (MB)
#Number of warnings = 7
#Total number of warnings = 50
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Oct 17 14:57:09 2021
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2252.43 (MB), peak = 2354.57 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   IMPESI-3014          1  The RC network is incomplete for net %s....
*** Message Summary: 4 warning(s), 0 error(s)

<CMD> saveDesign mod5_counter10
#- Begin Save netlist data ... (date=10/17 14:58:48, mem=3019.7M)
Writing Binary DB to mod5_counter10.dat/mod5_counter.v.bin ...
#- End Save netlist data ... (date=10/17 14:58:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=795.1M, current mem=3533.7M)
#- Begin Save AAE data ... (date=10/17 14:58:49, mem=3533.7M)
Saving AAE Data ...
#- End Save AAE data ... (date=10/17 14:58:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=795.1M, current mem=3533.7M)
#- Begin Save clock tree data ... (date=10/17 14:58:49, mem=3533.7M)
#- End Save clock tree data ... (date=10/17 14:58:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=795.1M, current mem=3533.7M)
Saving preference file mod5_counter10.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
#- Begin Save floorplan data ... (date=10/17 14:58:49, mem=3533.7M)
Saving floorplan file ...
#- End Save floorplan data ... (date=10/17 14:58:49, total cpu=0:00:00.1, real=0:00:01.0, peak res=795.1M, current mem=3533.7M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
#- Begin Save placement data ... (date=10/17 14:58:50, mem=3533.7M)
** Saving stdCellPlacement_binary (version# 1) ...
#- End Save placement data ... (date=10/17 14:58:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=795.1M, current mem=3533.7M)
#- Begin Save routing data ... (date=10/17 14:58:50, mem=3533.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3533.7M) ***
#- End Save routing data ... (date=10/17 14:58:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=796.1M, current mem=3533.7M)
Saving property file mod5_counter10.dat/mod5_counter.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3533.7M) ***
#Saving pin access info...
#
#- Begin Save power constraints data ... (date=10/17 14:58:50, mem=3533.7M)
#- End Save power constraints data ... (date=10/17 14:58:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=796.1M, current mem=3533.7M)
No integration constraint in the design.
Default_rc_corner
Generated self-contained design mod5_counter10.dat
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign mod5_counter10
#- Begin Save netlist data ... (date=10/17 14:58:51, mem=3017.7M)
Writing Binary DB to mod5_counter10.dat.tmp/mod5_counter.v.bin ...
#- End Save netlist data ... (date=10/17 14:58:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=795.1M, current mem=3531.7M)
#- Begin Save AAE data ... (date=10/17 14:58:51, mem=3531.7M)
Saving AAE Data ...
#- End Save AAE data ... (date=10/17 14:58:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=795.1M, current mem=3531.7M)
#- Begin Save clock tree data ... (date=10/17 14:58:52, mem=3531.7M)
#- End Save clock tree data ... (date=10/17 14:58:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=795.1M, current mem=3531.7M)
Saving preference file mod5_counter10.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
#- Begin Save floorplan data ... (date=10/17 14:58:52, mem=3531.7M)
Saving floorplan file ...
#- End Save floorplan data ... (date=10/17 14:58:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=795.2M, current mem=3531.7M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
#- Begin Save placement data ... (date=10/17 14:58:52, mem=3531.7M)
** Saving stdCellPlacement_binary (version# 1) ...
#- End Save placement data ... (date=10/17 14:58:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=795.2M, current mem=3531.7M)
#- Begin Save routing data ... (date=10/17 14:58:52, mem=3531.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3531.7M) ***
#- End Save routing data ... (date=10/17 14:58:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=796.2M, current mem=3531.7M)
Saving property file mod5_counter10.dat.tmp/mod5_counter.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3531.7M) ***
#Saving pin access info...
#
#- Begin Save power constraints data ... (date=10/17 14:58:53, mem=3531.7M)
#- End Save power constraints data ... (date=10/17 14:58:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=796.2M, current mem=3531.7M)
No integration constraint in the design.
Default_rc_corner
Generated self-contained design mod5_counter10.dat.tmp
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 3017.7) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
**WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.

VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.1  MEM: 105.0M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report mod5_counter.drc.rpt -limit 1000
<CMD> verify_drc
#-report mod5_counter.drc.rpt            # string, default="", user setting
 *** Starting Verify DRC (MEM: 3122.7) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area: {0.000 0.000 19.400 15.400} 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 4 Viols.

  Verification Complete : 4 Viols.

 *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> fit
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun Oct 17 15:04:02 2021

Design Name: mod5_counter
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (19.4000, 15.4000)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sun Oct 17 15:04:02 2021
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all > top.mtarpt
#################################################################################
# Design Stage: PostRoute
# Design Name: mod5_counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'mod5_counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design mod5_counter.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3026.441M)
Calculate delays in BcWc mode...
**WARN: (IMPESI-3014):	The RC network is incomplete for net Q0. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 12
End delay calculation. (MEM=3125.82 CPU=0:00:00.0 REAL=0:00:00.0)
<CMD> load_timing_debug_report -name default_report top.mtarpt
Parsing file top.mtarpt...
**WARN: (IMPGTD-801):	File (top.mtarpt) does not contain any timing paths.
This could be because the report is not of the correct format,
or because it does not contain any paths (because there are no
failing paths in the design, for instance).

*** Memory Usage v#1 (Current mem = 3058.504M, initial mem = 176.438M) ***
*** Message Summary: 8771 warning(s), 10 error(s)

--- Ending "Innovus" (totcpu=0:12:36, real=1:51:52, mem=3058.5M) ---
