<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="TestBenchCPU_behav.wdb" id="1">
         <top_modules>
            <top_module name="TestBenchCPU" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="3,433.936666 us"></ZoomStartTime>
      <ZoomEndTime time="4,382.936667 us"></ZoomEndTime>
      <Cursor1Time time="4,224.770000 us"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="160"></NameColumnWidth>
      <ValueColumnWidth column_width="58"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="47" />
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_decoder/decode_error" type="logic">
      <obj_property name="ElementShortName">decode_error</obj_property>
      <obj_property name="ObjectShortName">decode_error</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/signal" type="array">
      <obj_property name="ElementShortName">signal[7:0]</obj_property>
      <obj_property name="ObjectShortName">signal[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/tx_start1" type="logic">
      <obj_property name="ElementShortName">tx_start1</obj_property>
      <obj_property name="ObjectShortName">tx_start1</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/tx_start2" type="logic">
      <obj_property name="ElementShortName">tx_start2</obj_property>
      <obj_property name="ObjectShortName">tx_start2</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/tx_cnt" type="array">
      <obj_property name="ElementShortName">tx_cnt[7:0]</obj_property>
      <obj_property name="ObjectShortName">tx_cnt[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_memory_interface/u_system_bus/uart_rx_data" type="array">
      <obj_property name="ElementShortName">uart_rx_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">uart_rx_data[7:0]</obj_property>
      <obj_property name="Radix">ASCIIRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_memory_interface/u_system_bus/u_uart_tx/uart_tx_data" type="array">
      <obj_property name="ElementShortName">uart_tx_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">uart_tx_data[7:0]</obj_property>
      <obj_property name="Radix">ASCIIRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_memory_interface/u_system_bus/u_uart_tx/uart_tx_data" type="array">
      <obj_property name="ElementShortName">uart_tx_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">uart_tx_data[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/sys_clk" type="logic">
      <obj_property name="ElementShortName">sys_clk</obj_property>
      <obj_property name="ObjectShortName">sys_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_memory_interface/mem_test1" type="logic">
      <obj_property name="ElementShortName">mem_test1</obj_property>
      <obj_property name="ObjectShortName">mem_test1</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_memory_interface/mem_test2" type="logic">
      <obj_property name="ElementShortName">mem_test2</obj_property>
      <obj_property name="ObjectShortName">mem_test2</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_register_bank/r0" type="array">
      <obj_property name="ElementShortName">r0[31:0]</obj_property>
      <obj_property name="ObjectShortName">r0[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_register_bank/r1" type="array">
      <obj_property name="ElementShortName">r1[31:0]</obj_property>
      <obj_property name="ObjectShortName">r1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_register_bank/r2" type="array">
      <obj_property name="ElementShortName">r2[31:0]</obj_property>
      <obj_property name="ObjectShortName">r2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_register_bank/r3" type="array">
      <obj_property name="ElementShortName">r3[31:0]</obj_property>
      <obj_property name="ObjectShortName">r3[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_register_bank/r4" type="array">
      <obj_property name="ElementShortName">r4[31:0]</obj_property>
      <obj_property name="ObjectShortName">r4[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_register_bank/r5" type="array">
      <obj_property name="ElementShortName">r5[31:0]</obj_property>
      <obj_property name="ObjectShortName">r5[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_register_bank/r6" type="array">
      <obj_property name="ElementShortName">r6[31:0]</obj_property>
      <obj_property name="ObjectShortName">r6[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_register_bank/r7" type="array">
      <obj_property name="ElementShortName">r7[31:0]</obj_property>
      <obj_property name="ObjectShortName">r7[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_register_bank/r8" type="array">
      <obj_property name="ElementShortName">r8[31:0]</obj_property>
      <obj_property name="ObjectShortName">r8[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_register_bank/r9" type="array">
      <obj_property name="ElementShortName">r9[31:0]</obj_property>
      <obj_property name="ObjectShortName">r9[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_register_bank/r10" type="array">
      <obj_property name="ElementShortName">r10[31:0]</obj_property>
      <obj_property name="ObjectShortName">r10[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_register_bank/r11" type="array">
      <obj_property name="ElementShortName">r11[31:0]</obj_property>
      <obj_property name="ObjectShortName">r11[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_register_bank/r12" type="array">
      <obj_property name="ElementShortName">r12[31:0]</obj_property>
      <obj_property name="ObjectShortName">r12[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_register_bank/sp_r13" type="array">
      <obj_property name="ElementShortName">sp_r13[31:0]</obj_property>
      <obj_property name="ObjectShortName">sp_r13[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_register_bank/lr_r14" type="array">
      <obj_property name="ElementShortName">lr_r14[31:0]</obj_property>
      <obj_property name="ObjectShortName">lr_r14[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_register_bank/pc_r15" type="array">
      <obj_property name="ElementShortName">pc_r15[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_r15[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_register_bank/psr" type="array">
      <obj_property name="ElementShortName">psr[31:0]</obj_property>
      <obj_property name="ObjectShortName">psr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_decoder/ir_A" type="array">
      <obj_property name="ElementShortName">ir_A[15:0]</obj_property>
      <obj_property name="ObjectShortName">ir_A[15:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_decoder/ir_A" type="array">
      <obj_property name="ElementShortName">ir_A[15:0]</obj_property>
      <obj_property name="ObjectShortName">ir_A[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_decoder/ir_B" type="array">
      <obj_property name="ElementShortName">ir_B[15:0]</obj_property>
      <obj_property name="ObjectShortName">ir_B[15:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_alu/alu_error" type="logic">
      <obj_property name="ElementShortName">alu_error</obj_property>
      <obj_property name="ObjectShortName">alu_error</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_alu/micro_code" type="array">
      <obj_property name="ElementShortName">micro_code[63:0]</obj_property>
      <obj_property name="ObjectShortName">micro_code[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_decoder/micro_data" type="array">
      <obj_property name="ElementShortName">micro_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">micro_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_alu/micro_registers" type="array">
      <obj_property name="ElementShortName">micro_registers[15:0]</obj_property>
      <obj_property name="ObjectShortName">micro_registers[15:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_alu/register_index" type="array">
      <obj_property name="ElementShortName">register_index[15:0]</obj_property>
      <obj_property name="ObjectShortName">register_index[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_register_bank/register_set_code" type="array">
      <obj_property name="ElementShortName">register_set_code[15:0]</obj_property>
      <obj_property name="ObjectShortName">register_set_code[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_register_bank/register_set_data" type="array">
      <obj_property name="ElementShortName">register_set_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">register_set_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_instruction_fetch/i_bus_addr" type="array">
      <obj_property name="ElementShortName">i_bus_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">i_bus_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_instruction_fetch/i_data" type="array">
      <obj_property name="ElementShortName">i_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">i_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_memory_interface/d_bus_addr" type="array">
      <obj_property name="ElementShortName">d_bus_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">d_bus_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_memory_interface/d_data" type="array">
      <obj_property name="ElementShortName">d_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">d_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_alu/register_rm" type="array">
      <obj_property name="ElementShortName">register_rm[31:0]</obj_property>
      <obj_property name="ObjectShortName">register_rm[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_alu/micro_it" type="array">
      <obj_property name="ElementShortName">micro_it[7:0]</obj_property>
      <obj_property name="ObjectShortName">micro_it[7:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_alu/write_en" type="logic">
      <obj_property name="ElementShortName">write_en</obj_property>
      <obj_property name="ObjectShortName">write_en</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_register_bank/write_data" type="array">
      <obj_property name="ElementShortName">write_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">write_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/TestBenchCPU/u_processer_core_system/u_alu/register_set_data_hi" type="array">
      <obj_property name="ElementShortName">register_set_data_hi[31:0]</obj_property>
      <obj_property name="ObjectShortName">register_set_data_hi[31:0]</obj_property>
   </wvobject>
</wave_config>
