

================================================================
== Vitis HLS Report for 'conv1_Pipeline_RELU'
================================================================
* Date:           Thu Nov  2 23:32:20 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.335 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      257|      257|  2.570 us|  2.570 us|  257|  257|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU    |      255|      255|         2|          1|          1|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%bw = alloca i32 1"   --->   Operation 5 'alloca' 'bw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln141_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sext_ln141"   --->   Operation 6 'read' 'sext_ln141_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln135_1_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sext_ln135_1"   --->   Operation 7 'read' 'sext_ln135_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_235_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %tmp_235"   --->   Operation 8 'read' 'tmp_235_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln141_cast = sext i30 %sext_ln141_read"   --->   Operation 9 'sext' 'sext_ln141_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln135_1_cast = sext i30 %sext_ln135_1_read"   --->   Operation 10 'sext' 'sext_ln135_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %bw"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i279"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%bw_4 = load i8 %bw" [src/conv1.cpp:138->src/conv1.cpp:64]   --->   Operation 13 'load' 'bw_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.76ns)   --->   "%icmp_ln138 = icmp_eq  i8 %bw_4, i8 255" [src/conv1.cpp:138->src/conv1.cpp:64]   --->   Operation 15 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.76ns)   --->   "%add_ln138 = add i8 %bw_4, i8 1" [src/conv1.cpp:138->src/conv1.cpp:64]   --->   Operation 16 'add' 'add_ln138' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %for.body8.i279.split, void %load-store-loop.i282.preheader.exitStub" [src/conv1.cpp:138->src/conv1.cpp:64]   --->   Operation 17 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = trunc i8 %bw_4" [src/conv1.cpp:138->src/conv1.cpp:64]   --->   Operation 18 'trunc' 'empty' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %tmp_235_read, i7 %empty" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 19 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i14 %tmp_s" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 20 'zext' 'zext_ln141' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2 = getelementptr i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i64 0, i64 %zext_ln141" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 21 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3 = getelementptr i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln141" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 22 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %bw_4, i32 7" [src/conv1.cpp:138->src/conv1.cpp:64]   --->   Operation 23 'bitselect' 'tmp' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 24 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' <Predicate = (!icmp_ln138)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_1 : Operation 25 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 25 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5' <Predicate = (!icmp_ln138)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %tmp, void %V32.i.i.i46.i.case.0, void %V32.i.i.i46.i.case.1" [src/conv1.cpp:138->src/conv1.cpp:64]   --->   Operation 26 'br' 'br_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln138 = store i8 %add_ln138, i8 %bw" [src/conv1.cpp:138->src/conv1.cpp:64]   --->   Operation 27 'store' 'store_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln138 = br void %for.body8.i279" [src/conv1.cpp:138->src/conv1.cpp:64]   --->   Operation 28 'br' 'br_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (icmp_ln138)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.33>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln138 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:138->src/conv1.cpp:64]   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln138 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [src/conv1.cpp:138->src/conv1.cpp:64]   --->   Operation 30 'specloopname' 'specloopname_ln138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 31 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_2 : Operation 32 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 32 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_2 : Operation 33 [1/1] (0.42ns)   --->   "%tmp_125 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5, i1 %tmp" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 33 'mux' 'tmp_125' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln141 = trunc i32 %tmp_125" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 34 'trunc' 'trunc_ln141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.01ns)   --->   "%add_ln141 = add i32 %tmp_125, i32 %sext_ln135_1_cast" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 35 'add' 'add_ln141' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.00ns)   --->   "%add_ln143 = add i31 %trunc_ln141, i31 %sext_ln141_cast" [src/conv1.cpp:143->src/conv1.cpp:64]   --->   Operation 36 'add' 'add_ln143' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln141, i32 31" [src/conv1.cpp:143->src/conv1.cpp:64]   --->   Operation 37 'bitselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.41ns)   --->   "%select_ln143 = select i1 %tmp_111, i31 0, i31 %add_ln143" [src/conv1.cpp:143->src/conv1.cpp:64]   --->   Operation 38 'select' 'select_ln143' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%select_ln143_cast = zext i31 %select_ln143" [src/conv1.cpp:143->src/conv1.cpp:64]   --->   Operation 39 'zext' 'select_ln143_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.23ns)   --->   "%store_ln143 = store i32 %select_ln143_cast, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2" [src/conv1.cpp:143->src/conv1.cpp:64]   --->   Operation 40 'store' 'store_ln143' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.i.exit"   --->   Operation 41 'br' 'br_ln0' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.23ns)   --->   "%store_ln143 = store i32 %select_ln143_cast, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3" [src/conv1.cpp:143->src/conv1.cpp:64]   --->   Operation 42 'store' 'store_ln143' <Predicate = (tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.i.exit"   --->   Operation 43 'br' 'br_ln0' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.237ns
The critical path consists of the following:
	'alloca' operation ('bw') [6]  (0.000 ns)
	'load' operation ('bw', src/conv1.cpp:138->src/conv1.cpp:64) on local variable 'bw' [15]  (0.000 ns)
	'getelementptr' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2', src/conv1.cpp:141->src/conv1.cpp:64) [26]  (0.000 ns)
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4', src/conv1.cpp:141->src/conv1.cpp:64) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1' [29]  (1.237 ns)

 <State 2>: 4.335ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4', src/conv1.cpp:141->src/conv1.cpp:64) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1' [29]  (1.237 ns)
	'mux' operation ('tmp_125', src/conv1.cpp:141->src/conv1.cpp:64) [31]  (0.427 ns)
	'add' operation ('add_ln141', src/conv1.cpp:141->src/conv1.cpp:64) [33]  (1.016 ns)
	'select' operation ('select_ln143', src/conv1.cpp:143->src/conv1.cpp:64) [36]  (0.418 ns)
	'store' operation ('store_ln143', src/conv1.cpp:143->src/conv1.cpp:64) of variable 'select_ln143_cast', src/conv1.cpp:143->src/conv1.cpp:64 on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2' [43]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
