digraph "1_linux_f3747379accba8e95d70cec0eae0582c8c182050@pointer" {
"1000253" [label="(Call,ops->set_segment(ctxt, ss_sel, &ss, 0, VCPU_SREG_SS))"];
"1000246" [label="(Call,ops->set_segment(ctxt, cs_sel, &cs, 0, VCPU_SREG_CS))"];
"1000167" [label="(Call,ops->get_msr(ctxt, MSR_IA32_SYSENTER_CS, &msr_data))"];
"1000161" [label="(Call,setup_syscalls_segments(ctxt, &cs, &ss))"];
"1000148" [label="(Call,vendor_intel(ctxt))"];
"1000121" [label="(Call,ops->get_msr(ctxt, MSR_EFER, &efer))"];
"1000104" [label="(MethodParameterIn,struct x86_emulate_ctxt *ctxt)"];
"1000214" [label="(Call,cs_sel &= ~SELECTOR_RPL_MASK)"];
"1000209" [label="(Call,cs_sel = (u16)msr_data)"];
"1000211" [label="(Call,(u16)msr_data)"];
"1000180" [label="(Call,msr_data & 0xfffc)"];
"1000191" [label="(Call,msr_data == 0x0)"];
"1000222" [label="(Call,ss_sel &= ~SELECTOR_RPL_MASK)"];
"1000217" [label="(Call,ss_sel = cs_sel + 8)"];
"1000260" [label="(Call,ops->get_msr(ctxt, MSR_IA32_SYSENTER_EIP, &msr_data))"];
"1000270" [label="(Call,ops->get_msr(ctxt, MSR_IA32_SYSENTER_ESP, &msr_data))"];
"1000277" [label="(Call,reg_write(ctxt, VCPU_REGS_RSP))"];
"1000161" [label="(Call,setup_syscalls_segments(ctxt, &cs, &ss))"];
"1000170" [label="(Call,&msr_data)"];
"1000165" [label="(Call,&ss)"];
"1000191" [label="(Call,msr_data == 0x0)"];
"1000210" [label="(Identifier,cs_sel)"];
"1000104" [label="(MethodParameterIn,struct x86_emulate_ctxt *ctxt)"];
"1000105" [label="(Block,)"];
"1000149" [label="(Identifier,ctxt)"];
"1000217" [label="(Call,ss_sel = cs_sel + 8)"];
"1000275" [label="(Call,*reg_write(ctxt, VCPU_REGS_RSP) = msr_data)"];
"1000183" [label="(Literal,0x0)"];
"1000254" [label="(Identifier,ctxt)"];
"1000253" [label="(Call,ops->set_segment(ctxt, ss_sel, &ss, 0, VCPU_SREG_SS))"];
"1000258" [label="(Literal,0)"];
"1000195" [label="(Call,emulate_gp(ctxt, 0))"];
"1000251" [label="(Literal,0)"];
"1000163" [label="(Call,&cs)"];
"1000270" [label="(Call,ops->get_msr(ctxt, MSR_IA32_SYSENTER_ESP, &msr_data))"];
"1000180" [label="(Call,msr_data & 0xfffc)"];
"1000193" [label="(Literal,0x0)"];
"1000213" [label="(Identifier,msr_data)"];
"1000216" [label="(Identifier,~SELECTOR_RPL_MASK)"];
"1000219" [label="(Call,cs_sel + 8)"];
"1000182" [label="(Literal,0xfffc)"];
"1000255" [label="(Identifier,ss_sel)"];
"1000223" [label="(Identifier,ss_sel)"];
"1000218" [label="(Identifier,ss_sel)"];
"1000198" [label="(ControlStructure,break;)"];
"1000122" [label="(Identifier,ctxt)"];
"1000123" [label="(Identifier,MSR_EFER)"];
"1000272" [label="(Identifier,MSR_IA32_SYSENTER_ESP)"];
"1000271" [label="(Identifier,ctxt)"];
"1000179" [label="(Call,(msr_data & 0xfffc) == 0x0)"];
"1000279" [label="(Identifier,VCPU_REGS_RSP)"];
"1000224" [label="(Identifier,~SELECTOR_RPL_MASK)"];
"1000262" [label="(Identifier,MSR_IA32_SYSENTER_EIP)"];
"1000267" [label="(Identifier,ctxt)"];
"1000261" [label="(Identifier,ctxt)"];
"1000265" [label="(Call,ctxt->_eip = msr_data)"];
"1000214" [label="(Call,cs_sel &= ~SELECTOR_RPL_MASK)"];
"1000248" [label="(Identifier,cs_sel)"];
"1000209" [label="(Call,cs_sel = (u16)msr_data)"];
"1000181" [label="(Identifier,msr_data)"];
"1000190" [label="(ControlStructure,if (msr_data == 0x0))"];
"1000151" [label="(Call,emulate_ud(ctxt))"];
"1000277" [label="(Call,reg_write(ctxt, VCPU_REGS_RSP))"];
"1000129" [label="(Identifier,ctxt)"];
"1000167" [label="(Call,ops->get_msr(ctxt, MSR_IA32_SYSENTER_CS, &msr_data))"];
"1000174" [label="(Identifier,ctxt)"];
"1000260" [label="(Call,ops->get_msr(ctxt, MSR_IA32_SYSENTER_EIP, &msr_data))"];
"1000124" [label="(Call,&efer)"];
"1000162" [label="(Identifier,ctxt)"];
"1000148" [label="(Call,vendor_intel(ctxt))"];
"1000211" [label="(Call,(u16)msr_data)"];
"1000192" [label="(Identifier,msr_data)"];
"1000259" [label="(Identifier,VCPU_SREG_SS)"];
"1000256" [label="(Call,&ss)"];
"1000252" [label="(Identifier,VCPU_SREG_CS)"];
"1000185" [label="(Call,emulate_gp(ctxt, 0))"];
"1000147" [label="(Call,!vendor_intel(ctxt))"];
"1000229" [label="(Identifier,ctxt)"];
"1000263" [label="(Call,&msr_data)"];
"1000169" [label="(Identifier,MSR_IA32_SYSENTER_CS)"];
"1000273" [label="(Call,&msr_data)"];
"1000278" [label="(Identifier,ctxt)"];
"1000276" [label="(Call,*reg_write(ctxt, VCPU_REGS_RSP))"];
"1000121" [label="(Call,ops->get_msr(ctxt, MSR_EFER, &efer))"];
"1000283" [label="(MethodReturn,static int)"];
"1000133" [label="(Call,emulate_gp(ctxt, 0))"];
"1000215" [label="(Identifier,cs_sel)"];
"1000168" [label="(Identifier,ctxt)"];
"1000247" [label="(Identifier,ctxt)"];
"1000249" [label="(Call,&cs)"];
"1000222" [label="(Call,ss_sel &= ~SELECTOR_RPL_MASK)"];
"1000246" [label="(Call,ops->set_segment(ctxt, cs_sel, &cs, 0, VCPU_SREG_CS))"];
"1000196" [label="(Identifier,ctxt)"];
"1000253" -> "1000105"  [label="AST: "];
"1000253" -> "1000259"  [label="CFG: "];
"1000254" -> "1000253"  [label="AST: "];
"1000255" -> "1000253"  [label="AST: "];
"1000256" -> "1000253"  [label="AST: "];
"1000258" -> "1000253"  [label="AST: "];
"1000259" -> "1000253"  [label="AST: "];
"1000261" -> "1000253"  [label="CFG: "];
"1000253" -> "1000283"  [label="DDG: VCPU_SREG_SS"];
"1000253" -> "1000283"  [label="DDG: ops->set_segment(ctxt, ss_sel, &ss, 0, VCPU_SREG_SS)"];
"1000253" -> "1000283"  [label="DDG: ss_sel"];
"1000253" -> "1000283"  [label="DDG: &ss"];
"1000246" -> "1000253"  [label="DDG: ctxt"];
"1000104" -> "1000253"  [label="DDG: ctxt"];
"1000222" -> "1000253"  [label="DDG: ss_sel"];
"1000161" -> "1000253"  [label="DDG: &ss"];
"1000253" -> "1000260"  [label="DDG: ctxt"];
"1000246" -> "1000105"  [label="AST: "];
"1000246" -> "1000252"  [label="CFG: "];
"1000247" -> "1000246"  [label="AST: "];
"1000248" -> "1000246"  [label="AST: "];
"1000249" -> "1000246"  [label="AST: "];
"1000251" -> "1000246"  [label="AST: "];
"1000252" -> "1000246"  [label="AST: "];
"1000254" -> "1000246"  [label="CFG: "];
"1000246" -> "1000283"  [label="DDG: cs_sel"];
"1000246" -> "1000283"  [label="DDG: VCPU_SREG_CS"];
"1000246" -> "1000283"  [label="DDG: ops->set_segment(ctxt, cs_sel, &cs, 0, VCPU_SREG_CS)"];
"1000246" -> "1000283"  [label="DDG: &cs"];
"1000167" -> "1000246"  [label="DDG: ctxt"];
"1000104" -> "1000246"  [label="DDG: ctxt"];
"1000214" -> "1000246"  [label="DDG: cs_sel"];
"1000161" -> "1000246"  [label="DDG: &cs"];
"1000167" -> "1000105"  [label="AST: "];
"1000167" -> "1000170"  [label="CFG: "];
"1000168" -> "1000167"  [label="AST: "];
"1000169" -> "1000167"  [label="AST: "];
"1000170" -> "1000167"  [label="AST: "];
"1000174" -> "1000167"  [label="CFG: "];
"1000167" -> "1000283"  [label="DDG: MSR_IA32_SYSENTER_CS"];
"1000167" -> "1000283"  [label="DDG: ops->get_msr(ctxt, MSR_IA32_SYSENTER_CS, &msr_data)"];
"1000167" -> "1000283"  [label="DDG: &msr_data"];
"1000161" -> "1000167"  [label="DDG: ctxt"];
"1000104" -> "1000167"  [label="DDG: ctxt"];
"1000167" -> "1000185"  [label="DDG: ctxt"];
"1000167" -> "1000195"  [label="DDG: ctxt"];
"1000167" -> "1000260"  [label="DDG: &msr_data"];
"1000161" -> "1000105"  [label="AST: "];
"1000161" -> "1000165"  [label="CFG: "];
"1000162" -> "1000161"  [label="AST: "];
"1000163" -> "1000161"  [label="AST: "];
"1000165" -> "1000161"  [label="AST: "];
"1000168" -> "1000161"  [label="CFG: "];
"1000161" -> "1000283"  [label="DDG: &cs"];
"1000161" -> "1000283"  [label="DDG: setup_syscalls_segments(ctxt, &cs, &ss)"];
"1000161" -> "1000283"  [label="DDG: &ss"];
"1000148" -> "1000161"  [label="DDG: ctxt"];
"1000121" -> "1000161"  [label="DDG: ctxt"];
"1000104" -> "1000161"  [label="DDG: ctxt"];
"1000148" -> "1000147"  [label="AST: "];
"1000148" -> "1000149"  [label="CFG: "];
"1000149" -> "1000148"  [label="AST: "];
"1000147" -> "1000148"  [label="CFG: "];
"1000148" -> "1000283"  [label="DDG: ctxt"];
"1000148" -> "1000147"  [label="DDG: ctxt"];
"1000121" -> "1000148"  [label="DDG: ctxt"];
"1000104" -> "1000148"  [label="DDG: ctxt"];
"1000148" -> "1000151"  [label="DDG: ctxt"];
"1000121" -> "1000105"  [label="AST: "];
"1000121" -> "1000124"  [label="CFG: "];
"1000122" -> "1000121"  [label="AST: "];
"1000123" -> "1000121"  [label="AST: "];
"1000124" -> "1000121"  [label="AST: "];
"1000129" -> "1000121"  [label="CFG: "];
"1000121" -> "1000283"  [label="DDG: MSR_EFER"];
"1000121" -> "1000283"  [label="DDG: ops->get_msr(ctxt, MSR_EFER, &efer)"];
"1000121" -> "1000283"  [label="DDG: ctxt"];
"1000121" -> "1000283"  [label="DDG: &efer"];
"1000104" -> "1000121"  [label="DDG: ctxt"];
"1000121" -> "1000133"  [label="DDG: ctxt"];
"1000121" -> "1000151"  [label="DDG: ctxt"];
"1000104" -> "1000103"  [label="AST: "];
"1000104" -> "1000283"  [label="DDG: ctxt"];
"1000104" -> "1000133"  [label="DDG: ctxt"];
"1000104" -> "1000151"  [label="DDG: ctxt"];
"1000104" -> "1000185"  [label="DDG: ctxt"];
"1000104" -> "1000195"  [label="DDG: ctxt"];
"1000104" -> "1000260"  [label="DDG: ctxt"];
"1000104" -> "1000270"  [label="DDG: ctxt"];
"1000104" -> "1000277"  [label="DDG: ctxt"];
"1000214" -> "1000105"  [label="AST: "];
"1000214" -> "1000216"  [label="CFG: "];
"1000215" -> "1000214"  [label="AST: "];
"1000216" -> "1000214"  [label="AST: "];
"1000218" -> "1000214"  [label="CFG: "];
"1000214" -> "1000283"  [label="DDG: cs_sel &= ~SELECTOR_RPL_MASK"];
"1000209" -> "1000214"  [label="DDG: cs_sel"];
"1000214" -> "1000217"  [label="DDG: cs_sel"];
"1000214" -> "1000219"  [label="DDG: cs_sel"];
"1000214" -> "1000222"  [label="DDG: ~SELECTOR_RPL_MASK"];
"1000209" -> "1000105"  [label="AST: "];
"1000209" -> "1000211"  [label="CFG: "];
"1000210" -> "1000209"  [label="AST: "];
"1000211" -> "1000209"  [label="AST: "];
"1000215" -> "1000209"  [label="CFG: "];
"1000209" -> "1000283"  [label="DDG: (u16)msr_data"];
"1000211" -> "1000209"  [label="DDG: msr_data"];
"1000211" -> "1000213"  [label="CFG: "];
"1000212" -> "1000211"  [label="AST: "];
"1000213" -> "1000211"  [label="AST: "];
"1000180" -> "1000211"  [label="DDG: msr_data"];
"1000191" -> "1000211"  [label="DDG: msr_data"];
"1000211" -> "1000265"  [label="DDG: msr_data"];
"1000211" -> "1000275"  [label="DDG: msr_data"];
"1000180" -> "1000179"  [label="AST: "];
"1000180" -> "1000182"  [label="CFG: "];
"1000181" -> "1000180"  [label="AST: "];
"1000182" -> "1000180"  [label="AST: "];
"1000183" -> "1000180"  [label="CFG: "];
"1000180" -> "1000283"  [label="DDG: msr_data"];
"1000180" -> "1000179"  [label="DDG: msr_data"];
"1000180" -> "1000179"  [label="DDG: 0xfffc"];
"1000191" -> "1000190"  [label="AST: "];
"1000191" -> "1000193"  [label="CFG: "];
"1000192" -> "1000191"  [label="AST: "];
"1000193" -> "1000191"  [label="AST: "];
"1000196" -> "1000191"  [label="CFG: "];
"1000198" -> "1000191"  [label="CFG: "];
"1000191" -> "1000283"  [label="DDG: msr_data == 0x0"];
"1000191" -> "1000283"  [label="DDG: msr_data"];
"1000222" -> "1000105"  [label="AST: "];
"1000222" -> "1000224"  [label="CFG: "];
"1000223" -> "1000222"  [label="AST: "];
"1000224" -> "1000222"  [label="AST: "];
"1000229" -> "1000222"  [label="CFG: "];
"1000222" -> "1000283"  [label="DDG: ss_sel &= ~SELECTOR_RPL_MASK"];
"1000222" -> "1000283"  [label="DDG: ~SELECTOR_RPL_MASK"];
"1000217" -> "1000222"  [label="DDG: ss_sel"];
"1000217" -> "1000105"  [label="AST: "];
"1000217" -> "1000219"  [label="CFG: "];
"1000218" -> "1000217"  [label="AST: "];
"1000219" -> "1000217"  [label="AST: "];
"1000223" -> "1000217"  [label="CFG: "];
"1000217" -> "1000283"  [label="DDG: cs_sel + 8"];
"1000260" -> "1000105"  [label="AST: "];
"1000260" -> "1000263"  [label="CFG: "];
"1000261" -> "1000260"  [label="AST: "];
"1000262" -> "1000260"  [label="AST: "];
"1000263" -> "1000260"  [label="AST: "];
"1000267" -> "1000260"  [label="CFG: "];
"1000260" -> "1000283"  [label="DDG: ops->get_msr(ctxt, MSR_IA32_SYSENTER_EIP, &msr_data)"];
"1000260" -> "1000283"  [label="DDG: MSR_IA32_SYSENTER_EIP"];
"1000260" -> "1000270"  [label="DDG: ctxt"];
"1000260" -> "1000270"  [label="DDG: &msr_data"];
"1000270" -> "1000105"  [label="AST: "];
"1000270" -> "1000273"  [label="CFG: "];
"1000271" -> "1000270"  [label="AST: "];
"1000272" -> "1000270"  [label="AST: "];
"1000273" -> "1000270"  [label="AST: "];
"1000278" -> "1000270"  [label="CFG: "];
"1000270" -> "1000283"  [label="DDG: &msr_data"];
"1000270" -> "1000283"  [label="DDG: ops->get_msr(ctxt, MSR_IA32_SYSENTER_ESP, &msr_data)"];
"1000270" -> "1000283"  [label="DDG: MSR_IA32_SYSENTER_ESP"];
"1000270" -> "1000277"  [label="DDG: ctxt"];
"1000277" -> "1000276"  [label="AST: "];
"1000277" -> "1000279"  [label="CFG: "];
"1000278" -> "1000277"  [label="AST: "];
"1000279" -> "1000277"  [label="AST: "];
"1000276" -> "1000277"  [label="CFG: "];
"1000277" -> "1000283"  [label="DDG: ctxt"];
"1000277" -> "1000283"  [label="DDG: VCPU_REGS_RSP"];
}
