# 5-Stage-Pipeline-RISC-V-CPU
Project of Hardware System, CS, HUST, 2022 Fall

- Implemented a 5-stage pipeline RISC-V CPU
- Co-developed a music recorder based on this CPU. For more information about the group project, please refer to [this repo](https://github.com/Slapaf/HUST-CPU-2022).

  ![5-stage pipeline RISC-V CPU](https://github.com/jsxzs/5-Stage-Pipeline-RISC-V-CPU/assets/89619385/16a4c511-f37c-4cd6-a797-ebb2c31d8033)
