==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2l-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.053 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.488 seconds; peak allocated memory: 1.373 GB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Nov 10 11:36:36 2022...
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.37 seconds; peak allocated memory: 1.391 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.025 seconds; peak allocated memory: 1.443 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.459 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.888 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file coefficients1024.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.932 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'bit_reverse(float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<1>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<2>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<3>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<4>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<5>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<6>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<7>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<8>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<9>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<10>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:28:8)
INFO: [HLS 214-248] Applying array_partition to 'buf0_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:28:22)
INFO: [HLS 214-248] Applying array_partition to 'buf1_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:29:8)
INFO: [HLS 214-248] Applying array_partition to 'buf1_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:29:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.24 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.411 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dft' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'dft' automatically.
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:57) in function 'dft' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-15' in function 'dft' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-16' in function 'dft' automatically.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:80) in function 'dft' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:77) in function 'dft' partially with a factor of 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.149 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' 
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' 
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:62:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:63:13)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:65:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:66:13)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.1' (fft.cpp:94:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.1' (fft.cpp:95:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:96:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:97:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.2' (fft.cpp:94:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.2' (fft.cpp:95:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:96:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:97:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.4' (fft.cpp:94:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.4' (fft.cpp:95:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:96:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:97:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:94:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:95:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:96:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:97:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:94:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:95:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:96:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:97:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:94:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:95:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:96:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:97:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:94:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:95:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:96:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:97:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:94:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:95:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:96:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:97:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:94:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:95:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:96:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:97:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:94:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:95:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:96:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:97:12)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:28).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.343 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_All_Loop' (loop 'All_Loop'): Unable to schedule 'load' operation ('buf0_R_6_load', fft.cpp:61) on array 'buf0_R_6' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf0_R_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 1.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.571 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop1' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('buf0_R_2_addr_5_write_ln94', fft.cpp:94) of variable 'sub27_i1', fft.cpp:94 on array 'buf0_R_2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf0_R_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.922 seconds; current allocated memory: 1.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.872 seconds; current allocated memory: 1.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.631 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop3' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('buf0_R_addr_write_ln94', fft.cpp:94) of variable 'sub27_i3', fft.cpp:94 on array 'buf0_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf0_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 29, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.988 seconds; current allocated memory: 1.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.609 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.929 seconds; current allocated memory: 1.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.673 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop5' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('buf0_R_addr_write_ln94', fft.cpp:94) of variable 'sub27_i5', fft.cpp:94 on array 'buf0_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf0_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 29, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.128 seconds; current allocated memory: 1.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.629 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.974 seconds; current allocated memory: 1.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.664 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop7' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('buf0_R_addr_write_ln94', fft.cpp:94) of variable 'sub27_i7', fft.cpp:94 on array 'buf0_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf0_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 29, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.168 seconds; current allocated memory: 1.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.664 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.997 seconds; current allocated memory: 1.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.671 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('buf0_R_addr_write_ln94', fft.cpp:94) of variable 'sub27_i9', fft.cpp:94 on array 'buf0_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf0_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.099 seconds; current allocated memory: 1.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.613 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.683 seconds; current allocated memory: 1.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.267 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.274 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_All_Loop' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_All_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop' is 7574 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 46 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.495 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop1' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.118 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop2' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop2' is 17832 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 46 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.301 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop3' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop3' is 5549 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.332 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop4' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop4' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 46 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.407 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop5' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop5' is 9101 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.581 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop6' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop6' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 46 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.538 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop7' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop7' is 9101 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.586 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop8' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop8' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 46 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.532 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop9' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.531 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_14' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.112 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_15' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'X_R', 'X_I', 'OUT_R', 'OUT_I' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 7020, found 3 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state14), (1'b1 == ap_CS_fsm_state22), (1'b1 == ap_CS_fsm_state18)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 46 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.724 seconds; current allocated memory: 1.411 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_dft_Pipeline_All_Loop_reversible_idx_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_dft_Pipeline_All_Loop_reversed_idx_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf0_R_RAM_2P_AUTO_1R1W_ram (RAM_2P)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf1_R_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.106 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.024 seconds; current allocated memory: 1.411 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 200.60 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 45 seconds. CPU system time: 4 seconds. Elapsed time: 56.408 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 48 seconds. Total CPU system time: 5 seconds. Total elapsed time: 59.104 seconds; peak allocated memory: 1.411 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.462 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.903 seconds; peak allocated memory: 1.443 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.901 seconds; peak allocated memory: 1.424 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file coefficients1024.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.608 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (fft.cpp:37:2)
INFO: [HLS 214-178] Inlining function 'bit_reverse(float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<1>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<2>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<3>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<4>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<5>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<6>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<7>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<8>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<9>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<10>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:28:8)
INFO: [HLS 214-248] Applying array_partition to 'buf0_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:28:22)
INFO: [HLS 214-248] Applying array_partition to 'buf1_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:29:8)
INFO: [HLS 214-248] Applying array_partition to 'buf1_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:29:22)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:17:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.837 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.442 GB.
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:55) in function 'dft' automatically.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:78) in function 'dft' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:75) in function 'dft' partially with a factor of 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.869 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.1' (fft.cpp:92:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.1' (fft.cpp:93:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:94:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:95:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.2' (fft.cpp:92:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.2' (fft.cpp:93:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:94:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:95:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.4' (fft.cpp:92:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.4' (fft.cpp:93:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:94:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:95:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:92:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:93:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:94:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:95:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:92:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:93:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:94:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:95:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:92:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:93:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:94:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:95:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:92:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:93:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:94:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:95:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:92:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:93:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:94:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:95:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:92:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:93:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:94:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:95:12)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.629 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_All_Loop' (loop 'All_Loop'): Unable to schedule 'load' operation ('X_R_load', fft.cpp:60) on array 'X_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'X_R'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_All_Loop' (loop 'All_Loop'): Unable to schedule 'load' operation ('tmp', fft.cpp:59) on array 'X_R' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'X_R'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_All_Loop' (loop 'All_Loop'): Unable to schedule 'store' operation ('X_R_addr_write_ln60', fft.cpp:60) of variable 'X_R_load', fft.cpp:60 on array 'X_R' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'X_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('X_R_load_3', fft.cpp:86) on array 'X_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'X_R'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('X_R_load_5', fft.cpp:86) on array 'X_R' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'X_R'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('X_R_load_7', fft.cpp:86) on array 'X_R' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'X_R'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('X_R_load_1', fft.cpp:86) on array 'X_R' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'X_R'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('X_R_load_6', fft.cpp:84) on array 'X_R' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'X_R'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('X_R_load_12', fft.cpp:84) on array 'X_R' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'X_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 41, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.475 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.3058ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('mul23_i_1', fft.cpp:89) (5.31 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.751 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.584 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.927 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.584 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.958 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.037 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.652 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.115 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.671 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.099 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.658 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.685 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.109 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.713 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_write_ln92', fft.cpp:92) of variable 'bitcast_ln92', fft.cpp:92 on array 'OUT_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.702 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.331 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_All_Loop' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_All_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.479 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop1' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop1' is 15317 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.073 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop2' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop2' is 17832 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.382 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop3' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop3' is 22505 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.385 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop4' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop4' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.487 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop5' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop5' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.615 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop6' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop6' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.616 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop7' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop7' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.63 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop8' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop8' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.62 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop9' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.557 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'OUT_R_0', 'OUT_R_1', 'OUT_R_2', 'OUT_R_3', 'OUT_R_4', 'OUT_R_5', 'OUT_R_6', 'X_R', 'X_I', 'OUT_R_7', 'OUT_I_0', 'OUT_I_1', 'OUT_I_2', 'OUT_I_3', 'OUT_I_4', 'OUT_I_5', 'OUT_I_6', 'OUT_I_7' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 7002, found 5 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state12), (1'b1 == ap_CS_fsm_state14), (1'b1 == ap_CS_fsm_state16), (1'b1 == ap_CS_fsm_state18), (1'b1 == ap_CS_fsm_state20)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.774 seconds; current allocated memory: 1.442 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_dft_Pipeline_All_Loop_reversible_idx_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_dft_Pipeline_All_Loop_reversed_idx_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf0_R_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.05 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.053 seconds; current allocated memory: 1.442 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 188.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 44 seconds. CPU system time: 4 seconds. Elapsed time: 54.034 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 47 seconds. Total CPU system time: 5 seconds. Total elapsed time: 56.581 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.043 seconds; peak allocated memory: 1.400 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file coefficients1024.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.589 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (fft.cpp:43:2)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (fft.cpp:21:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (fft.cpp:20:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (fft.cpp:19:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (fft.cpp:18:9)
INFO: [HLS 214-178] Inlining function 'bit_reverse(float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<1>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<2>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<3>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<4>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<5>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<6>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<7>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<8>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<9>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<10>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:32:8)
INFO: [HLS 214-248] Applying array_partition to 'buf0_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:32:22)
INFO: [HLS 214-248] Applying array_partition to 'buf1_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:33:8)
INFO: [HLS 214-248] Applying array_partition to 'buf1_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:33:22)
INFO: [HLS 214-248] Applying array_partition to 'X_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'X_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:17:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.939 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.430 GB.
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:61) in function 'dft' automatically.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:84) in function 'dft' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:81) in function 'dft' partially with a factor of 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.984 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.1' (fft.cpp:98:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.1' (fft.cpp:99:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:100:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:101:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.2' (fft.cpp:98:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.2' (fft.cpp:99:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:100:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:101:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.4' (fft.cpp:98:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.4' (fft.cpp:99:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:100:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:101:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:98:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:99:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:100:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:101:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:98:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:99:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:100:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:101:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:98:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:99:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:100:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:101:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:98:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:99:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:100:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:101:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:98:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:99:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:100:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:101:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:98:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:99:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:100:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:101:12)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.52 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_All_Loop' (loop 'All_Loop'): Unable to schedule 'load' operation ('X_R_0_load_1', fft.cpp:66) on array 'X_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'X_R_0'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_All_Loop' (loop 'All_Loop'): Unable to schedule 'load' operation ('X_R_6_load', fft.cpp:65) on array 'X_R_6' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'X_R_6'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_All_Loop' (loop 'All_Loop'): Unable to schedule 'store' operation ('X_R_6_addr_write_ln66', fft.cpp:66) of variable 'bitcast_ln66_8', fft.cpp:66 on array 'X_R_6' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'X_R_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 1.430 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('X_R_1_load', fft.cpp:90) on array 'X_R_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'X_R_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 1.430 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.794 seconds; current allocated memory: 1.430 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.579 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.982 seconds; current allocated memory: 1.430 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.601 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.005 seconds; current allocated memory: 1.430 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.623 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.036 seconds; current allocated memory: 1.430 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.652 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.089 seconds; current allocated memory: 1.430 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.659 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.097 seconds; current allocated memory: 1.430 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.655 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.109 seconds; current allocated memory: 1.430 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.669 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.122 seconds; current allocated memory: 1.430 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.689 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_write_ln98', fft.cpp:98) of variable 'bitcast_ln98', fft.cpp:98 on array 'OUT_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.095 seconds; current allocated memory: 1.430 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.611 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.686 seconds; current allocated memory: 1.430 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.361 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_All_Loop' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_All_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.646 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.505 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop1' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop1' is 15317 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.136 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop2' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop2' is 17832 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.38 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop3' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop3' is 22505 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.387 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop4' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop4' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.501 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop5' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop5' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.673 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop6' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop6' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.723 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop7' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop7' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.632 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop8' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop8' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.645 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop9' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.563 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'X_R_0', 'X_R_1', 'X_R_2', 'X_R_3', 'X_R_4', 'X_R_5', 'X_R_6', 'X_R_7', 'X_I_0', 'X_I_1', 'X_I_2', 'X_I_3', 'X_I_4', 'X_I_5', 'X_I_6', 'X_I_7', 'OUT_R_0', 'OUT_R_1', 'OUT_R_2', 'OUT_R_3', 'OUT_R_4', 'OUT_R_5', 'OUT_R_6', 'OUT_R_7', 'OUT_I_0', 'OUT_I_1', 'OUT_I_2', 'OUT_I_3', 'OUT_I_4', 'OUT_I_5', 'OUT_I_6', 'OUT_I_7' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 7000, found 5 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state12), (1'b1 == ap_CS_fsm_state16), (1'b1 == ap_CS_fsm_state14), (1'b1 == ap_CS_fsm_state18), (1'b1 == ap_CS_fsm_state20)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.044 seconds; current allocated memory: 1.430 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_dft_Pipeline_All_Loop_reversible_idx_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_dft_Pipeline_All_Loop_reversed_idx_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf0_R_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.526 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.308 seconds; current allocated memory: 1.430 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 200.60 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 45 seconds. CPU system time: 4 seconds. Elapsed time: 55.856 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 49 seconds. Total CPU system time: 5 seconds. Total elapsed time: 58.431 seconds; peak allocated memory: 1.430 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.872 seconds; peak allocated memory: 1.443 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file coefficients1024.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.611 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (fft.cpp:22:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (fft.cpp:21:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (fft.cpp:20:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (fft.cpp:19:9)
INFO: [HLS 214-178] Inlining function 'bit_reverse(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<1>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<2>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<3>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<4>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<5>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<6>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<7>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<8>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<9>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<10>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:33:8)
INFO: [HLS 214-248] Applying array_partition to 'buf0_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:33:22)
INFO: [HLS 214-248] Applying array_partition to 'buf1_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:34:8)
INFO: [HLS 214-248] Applying array_partition to 'buf1_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:34:22)
INFO: [HLS 214-248] Applying array_partition to 'X_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'X_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:18:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.865 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.444 GB.
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:61) in function 'dft' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'All_Loop' (fft.cpp:61) in function 'dft' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Reversal_Loop' (fft.cpp:61) in function 'dft' completely with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:98) in function 'dft' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:95) in function 'dft' partially with a factor of 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.948 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:65:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:66:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.1' (fft.cpp:112:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.1' (fft.cpp:113:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:114:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:115:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.2' (fft.cpp:112:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.2' (fft.cpp:113:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:114:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:115:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.4' (fft.cpp:112:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.4' (fft.cpp:113:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:114:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:115:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:112:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:113:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:114:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:115:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:112:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:113:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:114:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:115:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:112:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:113:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:114:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:115:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:112:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:113:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:114:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:115:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:112:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:113:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:114:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:115:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:112:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:113:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:114:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:115:12)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:33).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:34).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.555 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.556 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.947 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.584 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.965 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.618 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.011 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.638 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.069 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.749 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.21 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.158 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.723 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.094 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.669 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.112 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.664 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_write_ln112', fft.cpp:112) of variable 'bitcast_ln112', fft.cpp:112 on array 'OUT_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.106 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.646 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.727 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.413 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_All_Loop' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_All_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.651 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop' is 7574 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop1' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop1' is 15317 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.179 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop2' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop2' is 17832 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.394 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop3' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop3' is 22505 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.482 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop4' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop4' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.508 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop5' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop5' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.638 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop6' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop6' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.621 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop7' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop7' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.637 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop8' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop8' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.629 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop9' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.569 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'X_R_0', 'X_R_1', 'X_R_2', 'X_R_3', 'X_R_4', 'X_R_5', 'X_R_6', 'X_R_7', 'X_I_0', 'X_I_1', 'X_I_2', 'X_I_3', 'X_I_4', 'X_I_5', 'X_I_6', 'X_I_7', 'OUT_R_0', 'OUT_R_1', 'OUT_R_2', 'OUT_R_3', 'OUT_R_4', 'OUT_R_5', 'OUT_R_6', 'OUT_R_7', 'OUT_I_0', 'OUT_I_1', 'OUT_I_2', 'OUT_I_3', 'OUT_I_4', 'OUT_I_5', 'OUT_I_6', 'OUT_I_7' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 7004, found 5 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state12), (1'b1 == ap_CS_fsm_state14), (1'b1 == ap_CS_fsm_state18), (1'b1 == ap_CS_fsm_state16), (1'b1 == ap_CS_fsm_state20)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.114 seconds; current allocated memory: 1.444 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf0_R_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.194 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.23 seconds; current allocated memory: 1.444 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 200.60 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 46 seconds. CPU system time: 4 seconds. Elapsed time: 55.877 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 49 seconds. Total CPU system time: 5 seconds. Total elapsed time: 58.39 seconds; peak allocated memory: 1.444 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file coefficients1024.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.566 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'bit_reverse(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<1>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<2>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<3>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<4>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<5>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<6>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<7>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<8>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<9>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<10>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'OUT_I' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'malloccall3'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (fft.cpp:38:9)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'OUT_R' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'malloccall2'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (fft.cpp:37:9)
INFO: [HLS 214-248] Applying array_partition to 'buf0_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:29:8)
INFO: [HLS 214-248] Applying array_partition to 'buf0_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:29:22)
INFO: [HLS 214-248] Applying array_partition to 'buf1_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:30:8)
INFO: [HLS 214-248] Applying array_partition to 'buf1_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:30:22)
INFO: [HLS 214-248] Applying array_partition to 'X_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'X_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:18:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.827 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.453 GB.
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:57) in function 'dft' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'All_Loop' (fft.cpp:57) in function 'dft' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Reversal_Loop' (fft.cpp:57) in function 'dft' completely with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:94) in function 'dft' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:91) in function 'dft' partially with a factor of 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.829 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:61:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:62:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.1' (fft.cpp:108:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.1' (fft.cpp:109:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:111:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.2' (fft.cpp:108:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.2' (fft.cpp:109:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:111:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.4' (fft.cpp:108:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.4' (fft.cpp:109:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:111:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:108:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:109:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:111:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:108:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:109:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:111:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:108:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:109:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:111:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:108:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:109:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:111:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:108:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:109:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:111:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:108:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:109:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:111:12)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'gmem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'gmem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'gmem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'gmem'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.053 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.851 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.565 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.906 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.607 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.955 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.034 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.653 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.087 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.659 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.091 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.668 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.104 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.655 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.093 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.654 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule bus request operation ('gmem_addr_3_req', fft.cpp:109) on port 'gmem' (fft.cpp:109) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule bus request operation ('gmem_addr_4_req', fft.cpp:110) on port 'gmem' (fft.cpp:110) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule bus request operation ('gmem_addr_5_req', fft.cpp:111) on port 'gmem' (fft.cpp:111) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule bus request operation ('gmem_addr_6_req', fft.cpp:108) on port 'gmem' (fft.cpp:108) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule bus request operation ('gmem_addr_21_req', fft.cpp:111) on port 'gmem' (fft.cpp:111) due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule bus request operation ('gmem_addr_29_req', fft.cpp:111) on port 'gmem' (fft.cpp:111) due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule bus request operation ('gmem_addr_33_req', fft.cpp:111) on port 'gmem' (fft.cpp:111) due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 128, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.995 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.44896ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('mul22_i8', fft.cpp:105) (5.45 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.977 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.767 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.373 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_All_Loop' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_All_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.569 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop' is 7574 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.396 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop1' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop1' is 15317 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.172 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop2' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop2' is 17832 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.377 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop3' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop3' is 22505 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.375 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop4' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop4' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.514 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop5' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop5' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.622 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop6' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop6' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.62 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop7' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop7' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.642 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop8' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop8' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.639 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop9' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.71 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'OUT_R', 'OUT_I', 'X_R_0', 'X_R_1', 'X_R_2', 'X_R_3', 'X_R_4', 'X_R_5', 'X_R_6', 'X_R_7', 'X_I_0', 'X_I_1', 'X_I_2', 'X_I_3', 'X_I_4', 'X_I_5', 'X_I_6', 'X_I_7' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 7006, found 5 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state16), (1'b1 == ap_CS_fsm_state18), (1'b1 == ap_CS_fsm_state14), (1'b1 == ap_CS_fsm_state20), (1'b1 == ap_CS_fsm_state12)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.463 seconds; current allocated memory: 1.453 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf0_R_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.074 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.414 seconds; current allocated memory: 1.453 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 183.52 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 46 seconds. CPU system time: 4 seconds. Elapsed time: 56.012 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 49 seconds. Total CPU system time: 5 seconds. Total elapsed time: 58.494 seconds; peak allocated memory: 1.453 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file coefficients1024.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.716 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'bit_reverse(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<1>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<2>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<3>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<4>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<5>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<6>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<7>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<8>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<9>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<10>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:29:8)
INFO: [HLS 214-248] Applying array_partition to 'buf0_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:29:22)
INFO: [HLS 214-248] Applying array_partition to 'buf1_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:30:8)
INFO: [HLS 214-248] Applying array_partition to 'buf1_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:30:22)
INFO: [HLS 214-248] Applying array_partition to 'X_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'X_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:18:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.296 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.378 GB.
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:57) in function 'dft' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'All_Loop' (fft.cpp:57) in function 'dft' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Reversal_Loop' (fft.cpp:57) in function 'dft' completely with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:94) in function 'dft' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:91) in function 'dft' partially with a factor of 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.097 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:61:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:62:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.1' (fft.cpp:108:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.1' (fft.cpp:109:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:111:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.2' (fft.cpp:108:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.2' (fft.cpp:109:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:111:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.4' (fft.cpp:108:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.4' (fft.cpp:109:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:111:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:108:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:109:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:111:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:108:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:109:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:111:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:108:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:109:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:111:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:108:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:109:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:111:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:108:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:109:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:111:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:108:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:109:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:111:12)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.511 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.378 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.378 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.577 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.893 seconds; current allocated memory: 1.378 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.619 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.378 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.612 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.038 seconds; current allocated memory: 1.378 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.715 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.076 seconds; current allocated memory: 1.378 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.668 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.104 seconds; current allocated memory: 1.378 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.673 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.119 seconds; current allocated memory: 1.378 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.675 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.119 seconds; current allocated memory: 1.378 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.116 seconds; current allocated memory: 1.378 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.693 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_write_ln108', fft.cpp:108) of variable 'bitcast_ln108', fft.cpp:108 on array 'OUT_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.126 seconds; current allocated memory: 1.378 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.613 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.711 seconds; current allocated memory: 1.378 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.461 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_All_Loop' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_All_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.72 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop' is 7574 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop1' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop1' is 15317 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.208 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop2' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop2' is 17832 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.417 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop3' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop3' is 22505 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.422 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop4' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop4' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.527 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop5' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop5' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.669 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop6' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop6' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.673 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop7' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop7' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.729 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop8' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop8' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.659 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop9' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.6 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'X_R_0', 'X_R_1', 'X_R_2', 'X_R_3', 'X_R_4', 'X_R_5', 'X_R_6', 'X_R_7', 'X_I_0', 'X_I_1', 'X_I_2', 'X_I_3', 'X_I_4', 'X_I_5', 'X_I_6', 'X_I_7', 'OUT_R_0', 'OUT_I_0' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 7004, found 5 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state12), (1'b1 == ap_CS_fsm_state14), (1'b1 == ap_CS_fsm_state20), (1'b1 == ap_CS_fsm_state16), (1'b1 == ap_CS_fsm_state18)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.138 seconds; current allocated memory: 1.378 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf0_R_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.426 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.22 seconds; current allocated memory: 1.378 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 200.60 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 47 seconds. CPU system time: 4 seconds. Elapsed time: 58.075 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 51 seconds. Total CPU system time: 5 seconds. Total elapsed time: 62.467 seconds; peak allocated memory: 1.378 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file coefficients1024.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.624 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'bit_reverse(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<1>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<2>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<3>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<4>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<5>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<6>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<7>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<8>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<9>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<10>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:29:8)
INFO: [HLS 214-248] Applying array_partition to 'buf0_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:29:22)
INFO: [HLS 214-248] Applying array_partition to 'buf1_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:30:8)
INFO: [HLS 214-248] Applying array_partition to 'buf1_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:30:22)
INFO: [HLS 214-248] Applying array_partition to 'X_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'X_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:18:0)
WARNING: [HLS 214-204] 'ap_hs/ap_vld/ap_ovld/ap_ack' are unsupported modes for array/hls::stream port OUT_R. Using default mode 'bram'. (fft.cpp:18:0)
WARNING: [HLS 214-204] 'ap_hs/ap_vld/ap_ovld/ap_ack' are unsupported modes for array/hls::stream port OUT_I. Using default mode 'bram'. (fft.cpp:18:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.224 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.395 GB.
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:57) in function 'dft' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'All_Loop' (fft.cpp:57) in function 'dft' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Reversal_Loop' (fft.cpp:57) in function 'dft' completely with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:76) in function 'dft' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:73) in function 'dft' partially with a factor of 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.062 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:61:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:62:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.1' (fft.cpp:90:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.1' (fft.cpp:91:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:92:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:93:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.2' (fft.cpp:90:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.2' (fft.cpp:91:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:92:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:93:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.4' (fft.cpp:90:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.4' (fft.cpp:91:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:92:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:93:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:90:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:91:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:92:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:93:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:90:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:91:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:92:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:93:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:90:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:91:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:92:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:93:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:90:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:91:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:92:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:93:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:90:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:91:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:92:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:93:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:90:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:91:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:92:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:93:12)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.753 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.395 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 1.395 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.582 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.913 seconds; current allocated memory: 1.395 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.612 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.968 seconds; current allocated memory: 1.395 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.647 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.026 seconds; current allocated memory: 1.395 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.726 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.159 seconds; current allocated memory: 1.395 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.725 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.187 seconds; current allocated memory: 1.395 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.177 seconds; current allocated memory: 1.395 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.713 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.169 seconds; current allocated memory: 1.395 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.707 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.163 seconds; current allocated memory: 1.395 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.712 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_write_ln90', fft.cpp:90) of variable 'bitcast_ln90', fft.cpp:90 on array 'OUT_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.175 seconds; current allocated memory: 1.395 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.643 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.743 seconds; current allocated memory: 1.395 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.507 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_All_Loop' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_All_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.837 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop' is 7574 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop1' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop1' is 15317 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.254 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop2' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop2' is 17832 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.465 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop3' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop3' is 22505 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.484 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop4' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop4' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.595 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop5' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop5' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.729 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop6' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop6' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.735 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop7' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop7' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.765 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop8' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop8' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.749 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop9' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.697 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'X_R_0', 'X_R_1', 'X_R_2', 'X_R_3', 'X_R_4', 'X_R_5', 'X_R_6', 'X_R_7', 'X_I_0', 'X_I_1', 'X_I_2', 'X_I_3', 'X_I_4', 'X_I_5', 'X_I_6', 'X_I_7', 'OUT_R_0', 'OUT_I_0' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 7004, found 5 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state12), (1'b1 == ap_CS_fsm_state14), (1'b1 == ap_CS_fsm_state16), (1'b1 == ap_CS_fsm_state18), (1'b1 == ap_CS_fsm_state20)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.277 seconds; current allocated memory: 1.395 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf0_R_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 6.686 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.244 seconds; current allocated memory: 1.395 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 200.60 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 49 seconds. CPU system time: 5 seconds. Elapsed time: 59.971 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 52 seconds. Total CPU system time: 6 seconds. Total elapsed time: 62.803 seconds; peak allocated memory: 1.395 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file coefficients1024.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'bit_reverse(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<1>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<2>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<3>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<4>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<5>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<6>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<7>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<8>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<9>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<10>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:29:8)
INFO: [HLS 214-248] Applying array_partition to 'buf0_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:29:22)
INFO: [HLS 214-248] Applying array_partition to 'buf1_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:30:8)
INFO: [HLS 214-248] Applying array_partition to 'buf1_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:30:22)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:18:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.18 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.416 GB.
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:55) in function 'dft' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'All_Loop' (fft.cpp:55) in function 'dft' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Reversal_Loop' (fft.cpp:55) in function 'dft' completely with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:74) in function 'dft' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:71) in function 'dft' partially with a factor of 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.015 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:59:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:60:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.1' (fft.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.1' (fft.cpp:89:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:90:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:91:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.2' (fft.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.2' (fft.cpp:89:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:90:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:91:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.4' (fft.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.4' (fft.cpp:89:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:90:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:91:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:90:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:91:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:90:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:91:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:90:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:91:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:90:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:91:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:90:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:91:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:90:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:91:12)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.606 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.416 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.416 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.602 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.919 seconds; current allocated memory: 1.416 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.617 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.981 seconds; current allocated memory: 1.416 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.621 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.026 seconds; current allocated memory: 1.416 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.667 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.114 seconds; current allocated memory: 1.416 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.699 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.161 seconds; current allocated memory: 1.416 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.707 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.166 seconds; current allocated memory: 1.416 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.697 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.173 seconds; current allocated memory: 1.416 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.716 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.169 seconds; current allocated memory: 1.416 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.707 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_write_ln88', fft.cpp:88) of variable 'bitcast_ln88', fft.cpp:88 on array 'OUT_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.167 seconds; current allocated memory: 1.416 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.644 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.725 seconds; current allocated memory: 1.416 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.498 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_All_Loop' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_All_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.785 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop' is 7574 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop1' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop1' is 15317 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.237 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop2' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop2' is 17832 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.46 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop3' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop3' is 22505 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.492 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop4' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop4' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.608 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop5' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop5' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.733 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop6' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop6' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.723 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop7' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop7' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.747 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop8' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop8' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.746 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop9' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.686 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'OUT_R_0', 'OUT_I_0', 'X_R', 'X_I' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 7004, found 5 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state16), (1'b1 == ap_CS_fsm_state18), (1'b1 == ap_CS_fsm_state14), (1'b1 == ap_CS_fsm_state12), (1'b1 == ap_CS_fsm_state20)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.101 seconds; current allocated memory: 1.416 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf0_R_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 6.488 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.058 seconds; current allocated memory: 1.416 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 200.60 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 47 seconds. CPU system time: 4 seconds. Elapsed time: 58.747 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 50 seconds. Total CPU system time: 5 seconds. Total elapsed time: 61.563 seconds; peak allocated memory: 1.416 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file coefficients1024.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.622 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'bit_reverse(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<1>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<2>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<3>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<4>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<5>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<6>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<7>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<8>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<9>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<10>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:29:8)
INFO: [HLS 214-248] Applying array_partition to 'buf0_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:29:22)
INFO: [HLS 214-248] Applying array_partition to 'buf1_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:30:8)
INFO: [HLS 214-248] Applying array_partition to 'buf1_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:30:22)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:18:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.171 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.391 GB.
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:59) in function 'dft' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'All_Loop' (fft.cpp:59) in function 'dft' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Reversal_Loop' (fft.cpp:59) in function 'dft' completely with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:78) in function 'dft' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:75) in function 'dft' partially with a factor of 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.034 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:63:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:64:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.1' (fft.cpp:92:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.1' (fft.cpp:93:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:94:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:95:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.2' (fft.cpp:92:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.2' (fft.cpp:93:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:94:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:95:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.4' (fft.cpp:92:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.4' (fft.cpp:93:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:94:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:95:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:92:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:93:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:94:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:95:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:92:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:93:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:94:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:95:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:92:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:93:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:94:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:95:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:92:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:93:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:94:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:95:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:92:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:93:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:94:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:95:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:92:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:93:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:94:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:95:12)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.409 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('buf1_R_1_addr_write_ln92', fft.cpp:92) of variable 'sub27_i', fft.cpp:92 on array 'buf1_R_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf1_R_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.567 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop1' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('buf0_R_2_addr_3_write_ln92', fft.cpp:92) of variable 'sub27_i1', fft.cpp:92 on array 'buf0_R_2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf0_R_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.868 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.582 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop2' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('buf1_R_4_addr_4_write_ln92', fft.cpp:92) of variable 'sub27_i2', fft.cpp:92 on array 'buf1_R_4' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf1_R_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.908 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.594 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop3' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('buf0_R_addr_write_ln92', fft.cpp:92) of variable 'sub27_i3', fft.cpp:92 on array 'buf0_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf0_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 29, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.948 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.617 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop4' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('buf1_R_addr_write_ln92', fft.cpp:92) of variable 'sub27_i4', fft.cpp:92 on array 'buf1_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf1_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 29, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.023 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.687 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop5' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('buf0_R_addr_write_ln92', fft.cpp:92) of variable 'sub27_i5', fft.cpp:92 on array 'buf0_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf0_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 29, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.067 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.664 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop6' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('buf1_R_addr_write_ln92', fft.cpp:92) of variable 'sub27_i6', fft.cpp:92 on array 'buf1_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf1_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 29, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.668 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop7' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('buf0_R_addr_write_ln92', fft.cpp:92) of variable 'sub27_i7', fft.cpp:92 on array 'buf0_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf0_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 29, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.085 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.665 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop8' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('buf1_R_addr_write_ln92', fft.cpp:92) of variable 'sub27_i8', fft.cpp:92 on array 'buf1_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf1_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 29, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.083 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.667 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_write_ln92', fft.cpp:92) of variable 'bitcast_ln92', fft.cpp:92 on array 'OUT_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.037 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.657 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.723 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.977 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_All_Loop' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_All_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.817 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop1' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.116 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop2' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.306 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop3' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop3' is 5549 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.354 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop4' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop4' is 9101 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.478 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop5' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop5' is 9101 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.576 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop6' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop6' is 9101 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.589 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop7' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop7' is 9101 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.618 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop8' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop8' is 9101 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.592 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop9' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.565 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'OUT_R_0', 'OUT_I_0', 'X_R', 'X_I' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.869 seconds; current allocated memory: 1.391 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf0_R_RAM_2P_BRAM_1R1W_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.57 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.189 seconds; current allocated memory: 1.391 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 200.60 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 42 seconds. CPU system time: 4 seconds. Elapsed time: 52.644 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 45 seconds. Total CPU system time: 5 seconds. Total elapsed time: 55.447 seconds; peak allocated memory: 1.391 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.868 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.033 seconds; peak allocated memory: 1.389 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.444 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.306 seconds; peak allocated memory: 1.409 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.749 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.734 seconds; peak allocated memory: 1.390 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.488 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.418 seconds; peak allocated memory: 1.389 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.948 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.638 seconds; peak allocated memory: 1.421 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.5 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.151 seconds; peak allocated memory: 1.400 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.542 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.191 seconds; peak allocated memory: 1.434 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.366 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.056 seconds; peak allocated memory: 1.421 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.019 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.729 seconds; peak allocated memory: 1.394 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.039 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.604 seconds; peak allocated memory: 1.420 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.066 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.853 seconds; peak allocated memory: 1.391 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.823 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.473 seconds; peak allocated memory: 1.440 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.869 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.491 seconds; peak allocated memory: 1.423 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.542 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.162 seconds; peak allocated memory: 1.422 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.628 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.322 seconds; peak allocated memory: 1.424 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.713 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.352 seconds; peak allocated memory: 1.404 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.465 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.098 seconds; peak allocated memory: 1.445 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.503 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.253 seconds; peak allocated memory: 1.391 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.555 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.24 seconds; peak allocated memory: 1.423 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.822 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.5 seconds; peak allocated memory: 1.411 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.788 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.568 seconds; peak allocated memory: 1.410 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.834 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.783 seconds; peak allocated memory: 1.389 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.788 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.482 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.76 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.3 seconds; peak allocated memory: 1.443 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file coefficients1024.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.5 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base(long)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:262:68)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1681:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1681:1546)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int<55>::ap_int<55, true>(ap_int_base<55, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base(int)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:941:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:941:37)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi54ELb0EEC2EDq54_j' into 'ap_int_base<54, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, false>::ap_int_base(int)' into 'ap_int_base<54, false>::RType<54, false>::arg1 operator>><54, false>(ap_int_base<54, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<54>::ap_uint<54, false>(ap_int_base<54, false> const&)' into 'ap_int_base<54, false>::RType<54, false>::arg1 operator>><54, false>(ap_int_base<54, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:591:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:700:9)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<54, false>::operator==<54, false>(ap_int_base<54, false> const&) const' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:671:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, false>::RType<54, false>::arg1 operator>><54, false>(ap_int_base<54, false> const&, int)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:671:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, false>::ap_int_base(int)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:664:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:634:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:605:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:605:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:598:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:598:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:60)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:69)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:78)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:87)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:96)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:105)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:114)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:123)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:132)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:150)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:159)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:168)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:43)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:53)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:63)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:83)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:93)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:103)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:113)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:123)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:133)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:143)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:153)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:163)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:173)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:183)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:193)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:203)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:213)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:223)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:233)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:243)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:253)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:263)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:273)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:283)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:293)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:303)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:313)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:323)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:343)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:353)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:363)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:373)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:383)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:393)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:403)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:413)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:423)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:433)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:443)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:453)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:463)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:473)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:483)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:493)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:503)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:513)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:523)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:533)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:543)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:553)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:563)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:573)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:583)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:593)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:603)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:613)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:623)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:633)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:643)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:653)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:663)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:673)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:683)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:693)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:703)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:713)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:723)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:733)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:743)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:753)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:763)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:773)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:783)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:793)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:803)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:813)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:823)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:833)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:843)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:853)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:863)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:873)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:883)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:893)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:903)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:913)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:923)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:933)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:943)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:953)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:963)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:973)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:983)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:993)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1003)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1013)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1023)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1033)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1043)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1053)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1063)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1073)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1083)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1093)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1103)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1113)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1123)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1133)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1143)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1153)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1163)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1173)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1183)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1193)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1203)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1213)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1223)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1233)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1243)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1253)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1263)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1273)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1283)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1293)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1303)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1313)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1323)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1333)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1343)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1353)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1363)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1373)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1383)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1393)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1403)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1413)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1423)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1433)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1443)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1453)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1463)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1473)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1483)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1493)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1503)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1513)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1523)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1533)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1543)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1553)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1563)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1573)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1583)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1593)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1603)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1613)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1623)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1633)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1643)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1653)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1663)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1673)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1683)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1693)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1703)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1713)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1723)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1733)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1743)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1753)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1763)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1773)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1783)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1793)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1803)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1813)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1823)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1833)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1843)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1853)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1863)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1873)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1883)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1893)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1903)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1913)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1923)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1933)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1943)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1953)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1963)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1973)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1983)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1993)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2003)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2013)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2023)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2033)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2043)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2053)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2063)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2073)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2083)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2093)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2103)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2113)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2123)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2133)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2143)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2153)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2163)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2173)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2183)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2193)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2203)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2213)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2223)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2233)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2243)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2253)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2263)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2273)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2283)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2293)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2303)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2313)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2323)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2333)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2343)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2353)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2363)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2373)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2383)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2393)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2403)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2413)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2423)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2433)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2443)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2453)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2463)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2473)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2483)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2493)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2503)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2513)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2523)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2533)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2543)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2553)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2563)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2573)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2583)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2593)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2603)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2613)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2623)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2633)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2643)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2653)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2663)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2673)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2683)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2693)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2703)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2713)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2723)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2733)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2743)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2753)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2763)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2773)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2783)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2793)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2803)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2813)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2823)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2833)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2843)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2853)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2863)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2873)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2883)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2893)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2903)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2913)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2923)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2933)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2943)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2953)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2963)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2973)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2983)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2993)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3003)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3013)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3023)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3033)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3043)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3053)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3063)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3073)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3083)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3093)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3103)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3113)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3123)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3133)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3143)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3153)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3163)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3173)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3183)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3193)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3203)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3213)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3223)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3233)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3243)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3253)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3263)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3273)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3283)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3293)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3303)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3313)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3323)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3333)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3343)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3353)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3363)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3373)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3383)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3393)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3403)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3413)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3423)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3433)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3443)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3453)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3463)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3473)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3483)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3493)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3503)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3513)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3523)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3533)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3543)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3553)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3563)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3573)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3583)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3593)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3603)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3613)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3623)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3633)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3643)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3653)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3663)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3673)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3683)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3693)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3703)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3713)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3723)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3733)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3743)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3753)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3763)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3773)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3783)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3793)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3803)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3813)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3823)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3833)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3843)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3853)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3863)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3873)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3883)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3893)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3903)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3913)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3923)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3933)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3943)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3953)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3963)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3973)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3983)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3993)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4003)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4013)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4023)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4033)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4043)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4053)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4063)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4073)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4083)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4093)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4103)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4113)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4123)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4133)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4143)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4153)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4163)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4173)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4183)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4193)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4203)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4213)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4223)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4233)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4243)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4253)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4263)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4273)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4283)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4293)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4303)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4313)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4323)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4333)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4343)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4353)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4363)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4373)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4383)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4393)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4403)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4413)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4423)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4433)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4443)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4453)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4463)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4473)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4483)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4493)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4503)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4513)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4523)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4533)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4543)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4553)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4563)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4573)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4583)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4593)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4603)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4613)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4623)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4633)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4643)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4653)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4663)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4673)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4683)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4693)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4703)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4713)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4723)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4733)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4743)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4753)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4763)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4773)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4783)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4793)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4803)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4813)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4823)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4833)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4843)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4853)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4863)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4873)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4883)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4893)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4903)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4913)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4923)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4933)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4943)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4953)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4963)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4973)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4983)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4993)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5003)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5013)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5023)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5033)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5043)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5053)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5063)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5073)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5083)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5093)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5103)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5113)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5123)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5133)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(float)' into 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(float)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:190:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(float)' into 'bit_reverse(float*, float*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:65:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(float)' into 'bit_reverse(float*, float*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:66:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<70, 38, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi71ELb1EEC2EDq71_i' into 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:327)
INFO: [HLS 214-131] Inlining function 'ap_fixed<71, 39, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:387)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:335)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi71ELb0EEC2EDq71_j' into 'ap_int_base<71, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<71, false>::ap_int_base(int)' into 'ap_int_base<71, false>::RType<71, false>::arg1 operator>><71, false>(ap_int_base<71, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<71>::ap_uint<71, false>(ap_int_base<71, false> const&)' into 'ap_int_base<71, false>::RType<71, false>::arg1 operator>><71, false>(ap_int_base<71, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<71, false>::operator==<71, false>(ap_int_base<71, false> const&) const' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<71, false>::RType<71, false>::arg1 operator>><71, false>(ap_int_base<71, false> const&, int)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<71, false>::ap_int_base(int)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<71, false>::operator==<71, false>(ap_int_base<71, false> const&) const' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<71, false>::RType<71, false>::arg1 operator>><71, false>(ap_int_base<71, false> const&, int)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<71, false>::ap_int_base(int)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<71, false>::ap_int_base(int)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi35ELb1EEC2EDq35_i' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<71, 39, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi36ELb1EEC2EDq36_i' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:327)
INFO: [HLS 214-131] Inlining function 'ap_fixed<36, 20, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:387)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:335)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi36ELb0EEC2EDq36_j' into 'ap_int_base<36, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi35ELb1EEC2EDq35_i' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<36, 20, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:91:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:97:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:97:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:96:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:95:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:95:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:94:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:94:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:92:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:92:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:92:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:92:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:91:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:91:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:91:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:91:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:97:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:97:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:96:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:95:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:95:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:94:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:94:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:92:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:92:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:92:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:92:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:91:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:91:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:91:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:91:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:97:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:97:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:96:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:95:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:95:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:94:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:94:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:92:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:92:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:92:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:92:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:91:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:91:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:91:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:91:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:97:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:97:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:96:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:95:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:95:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:94:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:94:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:92:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:92:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:92:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:92:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:91:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:91:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:91:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:91:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:97:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:97:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:96:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:95:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:95:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:94:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:94:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:92:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:92:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:92:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:92:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:91:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:91:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:91:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:91:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:97:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:97:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:96:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:95:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:95:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:94:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:94:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:92:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:92:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:92:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:92:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:91:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:91:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:91:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:91:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:97:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:97:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:96:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:95:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:95:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:94:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:94:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:92:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:92:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:92:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:92:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:91:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:91:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:91:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:91:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:97:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:97:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:96:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:95:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:95:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:94:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:94:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:92:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:92:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:92:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:92:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:91:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:91:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:91:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:91:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:97:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:97:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:96:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:95:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:95:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:94:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:94:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:92:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:92:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:92:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:92:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:91:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:91:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:91:34)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base(unsigned long long)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:265:72)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long long)' into 'ap_int_base<36, false>::countLeadingZeros() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1247:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::countLeadingZeros() const' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1143:17)
INFO: [HLS 214-131] Inlining function 'rawBitsToFloat(unsigned long)' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1172:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float() const' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator float() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1227:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:122:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator float() const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:128:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:128:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator float() const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:127:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:127:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator float() const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:126:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:126:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator float() const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:125:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:125:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:123:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:123:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:123:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:123:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:122:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:122:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:122:34)
INFO: [HLS 214-178] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' into 'bit_reverse(float*, float*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:31:8)
INFO: [HLS 214-248] Applying array_partition to 'buf0_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:31:22)
INFO: [HLS 214-248] Applying array_partition to 'buf1_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:32:8)
INFO: [HLS 214-248] Applying array_partition to 'buf1_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:32:22)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 17 seconds. CPU system time: 1 seconds. Elapsed time: 31.971 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1148: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.403 GB.
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:61) in function 'bit_reverse' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'All_Loop' (fft.cpp:61) in function 'bit_reverse' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:108) in function 'fft_stage_last' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:77) in function 'fft_stage<9>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:77) in function 'fft_stage<8>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:77) in function 'fft_stage<7>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:77) in function 'fft_stage<6>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:77) in function 'fft_stage<5>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:77) in function 'fft_stage<4>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:77) in function 'fft_stage<3>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:77) in function 'fft_stage<2>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:80) in function 'fft_stage<1>' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Reversal_Loop' (fft.cpp:61) in function 'bit_reverse' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fft.cpp:110:9) to (fft.cpp:108:12) in function 'fft_stage_last'... converting 321 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fft.cpp:79:9) to (fft.cpp:77:12) in function 'fft_stage<9>'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fft.cpp:79:9) to (fft.cpp:77:12) in function 'fft_stage<8>'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fft.cpp:79:9) to (fft.cpp:77:12) in function 'fft_stage<7>'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fft.cpp:79:9) to (fft.cpp:77:12) in function 'fft_stage<6>'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fft.cpp:79:9) to (fft.cpp:77:12) in function 'fft_stage<5>'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fft.cpp:79:9) to (fft.cpp:77:12) in function 'fft_stage<4>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fft.cpp:79:9) to (fft.cpp:77:12) in function 'fft_stage<3>'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fft.cpp:61:18) to (fft.cpp:65:12) in function 'bit_reverse'... converting 28 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fft.cpp:66:14) to (fft.cpp:66:12) in function 'bit_reverse'... converting 28 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.087 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:94:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:95:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:96:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:97:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:94:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:95:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:96:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:97:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:94:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:95:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:96:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:97:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:94:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:95:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:96:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:97:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:94:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:95:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:96:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:97:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:94:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:95:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:96:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:97:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_4' (fft.cpp:94:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_4' (fft.cpp:95:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:96:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:97:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_2' (fft.cpp:94:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_2' (fft.cpp:95:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:96:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:97:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_1' (fft.cpp:94:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_1' (fft.cpp:95:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:96:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:97:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:65:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:66:12)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 12.726 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<1>' to 'fft_stage_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<2>' to 'fft_stage_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<3>' to 'fft_stage_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<4>' to 'fft_stage_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<5>' to 'fft_stage_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<6>' to 'fft_stage_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<7>' to 'fft_stage_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<8>' to 'fft_stage_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<9>' to 'fft_stage_9_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.843 seconds; current allocated memory: 1.403 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'fft_stage_1_s' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_1_addr_write_ln94', fft.cpp:94) of variable 'select_ln348' on array 'OUT_R_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.918 seconds; current allocated memory: 1.403 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'fft_stage_2_s' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_2_addr_write_ln94', fft.cpp:94) of variable 'select_ln348' on array 'OUT_R_2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 8, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.339 seconds; current allocated memory: 1.403 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.622 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'fft_stage_3_s' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_4_addr_write_ln94', fft.cpp:94) of variable 'select_ln348' on array 'OUT_R_4' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 12, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.649 seconds; current allocated memory: 1.403 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.847 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'fft_stage_4_s' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_write_ln94', fft.cpp:94) of variable 'select_ln348' on array 'OUT_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 14, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.139 seconds; current allocated memory: 1.403 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.996 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'fft_stage_5_s' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_write_ln94', fft.cpp:94) of variable 'select_ln348' on array 'OUT_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 14, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.392 seconds; current allocated memory: 1.403 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.179 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'fft_stage_6_s' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_write_ln94', fft.cpp:94) of variable 'select_ln348' on array 'OUT_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 14, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.602 seconds; current allocated memory: 1.403 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.121 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'fft_stage_7_s' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_write_ln94', fft.cpp:94) of variable 'select_ln348' on array 'OUT_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 14, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 2.625 seconds; current allocated memory: 1.403 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.155 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'fft_stage_8_s' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_write_ln94', fft.cpp:94) of variable 'select_ln348' on array 'OUT_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 14, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.766 seconds; current allocated memory: 1.403 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.134 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'fft_stage_9_s' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_write_ln94', fft.cpp:94) of variable 'select_ln348' on array 'OUT_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 14, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.607 seconds; current allocated memory: 1.403 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.111 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_last' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'fft_stage_last' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_write_ln125', fft.cpp:125) of variable 'select_ln125', fft.cpp:125 on array 'OUT_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 18, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.406 seconds; current allocated memory: 1.403 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.209 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.421 seconds; current allocated memory: 1.403 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.282 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bit_reverse' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_reverse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12 seconds. CPU system time: 0 seconds. Elapsed time: 11.934 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.592 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.607 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17ns_51_5_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_51_5_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_36s_17s_51_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.261 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_35s_16ns_51_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_35s_16s_51_5_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17ns_51_5_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_51_5_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_36s_17s_51_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.377 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_5_s' is 6261 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_51_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_52_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.961 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_6_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_6_s' is 6261 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_51_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_52_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 5.521 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_7_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_7_s' is 6261 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_51_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_52_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.534 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_8_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_8_s' is 6261 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_51_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_52_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 5.571 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_9_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_9_s' is 6261 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_51_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_52_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.611 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_last' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_last' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_last' is 6083 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_51_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_52_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_last'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 6.014 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'OUT_R_0', 'OUT_I_0', 'X_R', 'X_I' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17ns_51_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_51_5_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_52_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_36s_17s_51_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8 seconds. CPU system time: 2 seconds. Elapsed time: 11.008 seconds; current allocated memory: 1.403 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_W_real_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_imag_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf0_R_V_RAM_2P_BRAM_1R1W_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 22 seconds. CPU system time: 1 seconds. Elapsed time: 21.516 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.58 seconds; current allocated memory: 1.403 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 200.60 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 157 seconds. CPU system time: 14 seconds. Elapsed time: 194.816 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 161 seconds. Total CPU system time: 15 seconds. Total elapsed time: 197.614 seconds; peak allocated memory: 1.403 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file coefficients1024.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.373 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base(long)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:262:68)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1681:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1681:1546)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int<55>::ap_int<55, true>(ap_int_base<55, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base(int)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:941:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:941:37)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi54ELb0EEC2EDq54_j' into 'ap_int_base<54, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, false>::ap_int_base(int)' into 'ap_int_base<54, false>::RType<54, false>::arg1 operator>><54, false>(ap_int_base<54, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<54>::ap_uint<54, false>(ap_int_base<54, false> const&)' into 'ap_int_base<54, false>::RType<54, false>::arg1 operator>><54, false>(ap_int_base<54, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:591:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:700:9)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<54, false>::operator==<54, false>(ap_int_base<54, false> const&) const' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:671:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, false>::RType<54, false>::arg1 operator>><54, false>(ap_int_base<54, false> const&, int)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:671:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, false>::ap_int_base(int)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:664:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:634:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:605:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:605:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:598:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:598:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:60)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:69)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:78)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:87)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:96)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:105)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:114)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:123)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:132)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:150)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:159)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:168)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:43)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:53)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:63)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:83)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:93)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:103)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:113)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:123)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:133)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:143)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:153)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:163)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:173)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:183)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:193)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:203)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:213)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:223)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:233)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:243)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:253)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:263)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:273)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:283)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:293)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:303)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:313)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:323)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:343)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:353)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:363)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:373)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:383)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:393)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:403)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:413)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:423)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:433)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:443)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:453)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:463)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:473)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:483)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:493)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:503)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:513)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:523)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:533)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:543)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:553)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:563)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:573)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:583)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:593)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:603)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:613)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:623)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:633)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:643)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:653)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:663)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:673)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:683)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:693)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:703)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:713)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:723)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:733)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:743)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:753)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:763)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:773)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:783)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:793)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:803)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:813)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:823)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:833)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:843)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:853)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:863)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:873)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:883)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:893)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:903)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:913)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:923)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:933)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:943)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:953)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:963)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:973)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:983)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:993)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1003)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1013)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1023)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1033)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1043)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1053)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1063)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1073)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1083)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1093)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1103)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1113)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1123)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1133)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1143)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1153)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1163)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1173)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1183)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1193)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1203)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1213)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1223)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1233)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1243)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1253)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1263)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1273)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1283)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1293)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1303)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1313)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1323)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1333)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1343)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1353)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1363)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1373)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1383)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1393)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1403)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1413)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1423)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1433)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1443)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1453)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1463)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1473)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1483)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1493)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1503)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1513)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1523)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1533)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1543)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1553)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1563)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1573)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1583)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1593)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1603)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1613)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1623)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1633)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1643)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1653)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1663)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1673)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1683)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1693)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1703)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1713)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1723)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1733)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1743)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1753)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1763)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1773)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1783)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1793)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1803)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1813)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1823)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1833)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1843)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1853)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1863)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1873)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1883)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1893)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1903)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1913)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1923)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1933)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1943)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1953)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1963)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1973)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1983)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1993)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2003)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2013)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2023)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2033)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2043)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2053)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2063)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2073)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2083)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2093)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2103)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2113)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2123)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2133)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2143)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2153)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2163)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2173)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2183)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2193)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2203)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2213)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2223)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2233)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2243)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2253)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2263)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2273)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2283)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2293)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2303)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2313)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2323)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2333)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2343)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2353)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2363)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2373)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2383)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2393)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2403)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2413)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2423)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2433)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2443)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2453)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2463)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2473)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2483)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2493)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2503)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2513)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2523)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2533)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2543)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2553)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2563)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2573)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2583)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2593)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2603)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2613)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2623)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2633)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2643)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2653)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2663)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2673)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2683)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2693)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2703)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2713)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2723)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2733)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2743)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2753)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2763)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2773)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2783)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2793)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2803)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2813)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2823)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2833)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2843)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2853)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2863)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2873)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2883)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2893)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2903)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2913)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2923)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2933)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2943)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2953)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2963)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2973)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2983)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2993)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3003)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3013)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3023)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3033)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3043)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3053)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3063)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3073)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3083)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3093)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3103)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3113)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3123)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3133)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3143)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3153)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3163)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3173)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3183)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3193)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3203)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3213)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3223)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3233)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3243)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3253)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3263)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3273)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3283)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3293)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3303)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3313)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3323)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3333)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3343)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3353)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3363)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3373)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3383)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3393)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3403)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3413)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3423)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3433)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3443)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3453)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3463)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3473)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3483)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3493)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3503)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3513)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3523)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3533)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3543)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3553)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3563)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3573)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3583)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3593)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3603)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3613)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3623)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3633)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3643)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3653)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3663)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3673)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3683)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3693)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3703)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3713)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3723)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3733)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3743)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3753)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3763)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3773)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3783)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3793)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3803)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3813)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3823)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3833)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3843)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3853)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3863)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3873)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3883)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3893)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3903)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3913)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3923)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3933)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3943)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3953)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3963)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3973)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3983)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3993)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4003)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4013)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4023)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4033)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4043)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4053)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4063)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4073)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4083)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4093)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4103)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4113)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4123)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4133)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4143)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4153)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4163)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4173)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4183)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4193)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4203)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4213)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4223)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4233)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4243)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4253)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4263)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4273)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4283)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4293)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4303)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4313)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4323)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4333)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4343)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4353)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4363)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4373)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4383)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4393)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4403)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4413)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4423)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4433)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4443)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4453)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4463)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4473)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4483)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4493)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4503)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4513)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4523)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4533)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4543)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4553)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4563)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4573)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4583)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4593)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4603)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4613)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4623)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4633)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4643)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4653)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4663)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4673)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4683)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4693)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4703)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4713)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4723)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4733)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4743)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4753)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4763)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4773)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4783)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4793)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4803)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4813)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4823)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4833)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4843)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4853)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4863)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4873)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4883)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4893)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4903)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4913)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4923)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4933)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4943)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4953)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4963)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4973)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4983)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4993)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5003)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5013)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5023)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5033)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5043)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5053)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5063)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5073)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5083)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5093)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5103)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5113)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5123)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5133)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(float)' into 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(float)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:190:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(float)' into 'bit_reverse(float*, float*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:57:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(float)' into 'bit_reverse(float*, float*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:58:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<70, 38, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi71ELb1EEC2EDq71_i' into 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:327)
INFO: [HLS 214-131] Inlining function 'ap_fixed<71, 39, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:387)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:335)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi71ELb0EEC2EDq71_j' into 'ap_int_base<71, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<71, false>::ap_int_base(int)' into 'ap_int_base<71, false>::RType<71, false>::arg1 operator>><71, false>(ap_int_base<71, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<71>::ap_uint<71, false>(ap_int_base<71, false> const&)' into 'ap_int_base<71, false>::RType<71, false>::arg1 operator>><71, false>(ap_int_base<71, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<71, false>::operator==<71, false>(ap_int_base<71, false> const&) const' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<71, false>::RType<71, false>::arg1 operator>><71, false>(ap_int_base<71, false> const&, int)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<71, false>::ap_int_base(int)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<71, false>::operator==<71, false>(ap_int_base<71, false> const&) const' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<71, false>::RType<71, false>::arg1 operator>><71, false>(ap_int_base<71, false> const&, int)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<71, false>::ap_int_base(int)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<71, false>::ap_int_base(int)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi35ELb1EEC2EDq35_i' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<71, 39, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi36ELb1EEC2EDq36_i' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:327)
INFO: [HLS 214-131] Inlining function 'ap_fixed<36, 20, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:387)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:335)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi36ELb0EEC2EDq36_j' into 'ap_int_base<36, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi35ELb1EEC2EDq35_i' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<36, 20, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:89:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:89:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:88:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:88:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:87:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:87:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:86:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:86:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:89:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:89:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:88:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:88:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:87:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:87:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:86:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:86:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:89:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:89:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:88:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:88:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:87:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:87:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:86:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:86:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:89:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:89:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:88:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:88:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:87:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:87:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:86:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:86:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:89:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:89:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:88:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:88:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:87:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:87:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:86:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:86:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:89:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:89:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:88:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:88:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:87:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:87:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:86:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:86:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:89:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:89:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:88:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:88:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:87:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:87:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:86:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:86:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:89:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:89:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:88:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:88:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:87:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:87:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:86:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:86:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:89:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:89:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:88:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:88:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:87:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:87:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:86:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:86:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:34)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base(unsigned long long)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:265:72)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long long)' into 'ap_int_base<36, false>::countLeadingZeros() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1247:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::countLeadingZeros() const' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1143:17)
INFO: [HLS 214-131] Inlining function 'rawBitsToFloat(unsigned long)' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1172:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float() const' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator float() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1227:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:114:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator float() const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:120:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:120:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator float() const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:119:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:119:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator float() const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:118:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:118:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator float() const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:117:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:117:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:115:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:115:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:115:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:115:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:114:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:114:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:114:34)
INFO: [HLS 214-178] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' into 'bit_reverse(float*, float*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:49:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:27:8)
INFO: [HLS 214-248] Applying array_partition to 'buf0_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:27:22)
INFO: [HLS 214-248] Applying array_partition to 'buf1_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:28:8)
INFO: [HLS 214-248] Applying array_partition to 'buf1_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:28:22)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 18 seconds. CPU system time: 1 seconds. Elapsed time: 31.295 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.388 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1148: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 1.418 GB.
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:53) in function 'bit_reverse' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'All_Loop' (fft.cpp:53) in function 'bit_reverse' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:100) in function 'fft_stage_last' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'fft_stage<9>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'fft_stage<8>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'fft_stage<7>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'fft_stage<6>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'fft_stage<5>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'fft_stage<4>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'fft_stage<3>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'fft_stage<2>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:72) in function 'fft_stage<1>' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Reversal_Loop' (fft.cpp:53) in function 'bit_reverse' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fft.cpp:102:9) to (fft.cpp:100:12) in function 'fft_stage_last'... converting 321 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fft.cpp:71:9) to (fft.cpp:69:12) in function 'fft_stage<9>'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fft.cpp:71:9) to (fft.cpp:69:12) in function 'fft_stage<8>'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fft.cpp:71:9) to (fft.cpp:69:12) in function 'fft_stage<7>'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fft.cpp:71:9) to (fft.cpp:69:12) in function 'fft_stage<6>'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fft.cpp:71:9) to (fft.cpp:69:12) in function 'fft_stage<5>'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fft.cpp:71:9) to (fft.cpp:69:12) in function 'fft_stage<4>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fft.cpp:71:9) to (fft.cpp:69:12) in function 'fft_stage<3>'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fft.cpp:53:18) to (fft.cpp:57:12) in function 'bit_reverse'... converting 28 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fft.cpp:58:14) to (fft.cpp:58:12) in function 'bit_reverse'... converting 28 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.991 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_4' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_4' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_2' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_2' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_1' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_1' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:57:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:58:12)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 12.87 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<1>' to 'fft_stage_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<2>' to 'fft_stage_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<3>' to 'fft_stage_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<4>' to 'fft_stage_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<5>' to 'fft_stage_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<6>' to 'fft_stage_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<7>' to 'fft_stage_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<8>' to 'fft_stage_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<9>' to 'fft_stage_9_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.802 seconds; current allocated memory: 1.418 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.938 seconds; current allocated memory: 1.418 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.514 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.345 seconds; current allocated memory: 1.418 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.609 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.64 seconds; current allocated memory: 1.418 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.888 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.114 seconds; current allocated memory: 1.418 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.992 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.377 seconds; current allocated memory: 1.418 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.049 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.557 seconds; current allocated memory: 1.418 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.065 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.524 seconds; current allocated memory: 1.418 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.062 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.598 seconds; current allocated memory: 1.418 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.072 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.665 seconds; current allocated memory: 1.418 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.109 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_last' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'fft_stage_last' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_write_ln117', fft.cpp:117) of variable 'select_ln117', fft.cpp:117 on array 'OUT_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 18, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.527 seconds; current allocated memory: 1.418 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.086 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.396 seconds; current allocated memory: 1.418 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.19 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bit_reverse' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_reverse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12 seconds. CPU system time: 0 seconds. Elapsed time: 12.385 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.715 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.829 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_3_s' is 7280 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17ns_51_5_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_51_5_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_36s_17s_51_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.467 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_4_s' is 11137 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_35s_16ns_51_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_35s_16s_51_5_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17ns_51_5_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_51_5_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_36s_17s_51_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.738 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_5_s' is 12777 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_51_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_52_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.289 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_6_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_6_s' is 12777 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_51_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_52_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 5.895 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_7_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_7_s' is 12777 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_51_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_52_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.871 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_8_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_8_s' is 12777 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_51_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_52_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 2 seconds. Elapsed time: 5.932 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_9_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_9_s' is 12777 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_51_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_52_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 5.977 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_last' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_last' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_last' is 6083 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_51_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_52_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_last'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.313 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'OUT_R_0', 'OUT_I_0', 'X_R', 'X_I' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17ns_51_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_51_5_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_52_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_36s_17s_51_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9 seconds. CPU system time: 2 seconds. Elapsed time: 11.713 seconds; current allocated memory: 1.418 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_W_real_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_imag_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf0_R_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 23 seconds. CPU system time: 1 seconds. Elapsed time: 23.538 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.153 seconds; current allocated memory: 1.418 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 200.60 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 162 seconds. CPU system time: 15 seconds. Elapsed time: 199.934 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 165 seconds. Total CPU system time: 16 seconds. Total elapsed time: 202.764 seconds; peak allocated memory: 1.418 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.012 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.954 seconds; peak allocated memory: 1.390 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.985 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.942 seconds; peak allocated memory: 1.409 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.04 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.027 seconds; peak allocated memory: 1.389 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file coefficients1024.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.625 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base(long)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:262:68)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1681:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1681:1546)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int<55>::ap_int<55, true>(ap_int_base<55, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base(int)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:941:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:941:37)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi54ELb0EEC2EDq54_j' into 'ap_int_base<54, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, false>::ap_int_base(int)' into 'ap_int_base<54, false>::RType<54, false>::arg1 operator>><54, false>(ap_int_base<54, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<54>::ap_uint<54, false>(ap_int_base<54, false> const&)' into 'ap_int_base<54, false>::RType<54, false>::arg1 operator>><54, false>(ap_int_base<54, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:591:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:700:9)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<54, false>::operator==<54, false>(ap_int_base<54, false> const&) const' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:671:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, false>::RType<54, false>::arg1 operator>><54, false>(ap_int_base<54, false> const&, int)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:671:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, false>::ap_int_base(int)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:664:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:634:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:605:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:605:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:598:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:598:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:60)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:69)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:78)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:87)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:96)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:105)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:114)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:123)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:132)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:150)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:159)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:23:168)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:25:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:27:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:29:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:31:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:33:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:35:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:37:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:39:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:41:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:43:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:45:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:47:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:49:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:51:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:53:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:55:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:57:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:59:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:61:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:63:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:65:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:67:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:69:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:71:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:73:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:75:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:77:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:79:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:81:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:83:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:85:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:43)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:53)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:63)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:83)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:93)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:103)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:113)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:123)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:133)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:143)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:153)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:163)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:173)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:183)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:193)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:203)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:213)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:223)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:233)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:243)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:253)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:263)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:273)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:283)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:293)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:303)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:313)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:323)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:343)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:353)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:363)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:373)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:383)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:393)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:403)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:413)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:423)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:433)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:443)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:453)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:463)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:473)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:483)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:493)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:503)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:513)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:523)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:533)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:543)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:553)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:563)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:573)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:583)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:593)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:603)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:613)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:623)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:633)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:643)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:653)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:663)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:673)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:683)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:693)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:703)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:713)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:723)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:733)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:743)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:753)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:763)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:773)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:783)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:793)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:803)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:813)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:823)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:833)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:843)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:853)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:863)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:873)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:883)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:893)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:903)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:913)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:923)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:933)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:943)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:953)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:963)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:973)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:983)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:993)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1003)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1013)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1023)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1033)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1043)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1053)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1063)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1073)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1083)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1093)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1103)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1113)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1123)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1133)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1143)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1153)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1163)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1173)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1183)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1193)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1203)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1213)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1223)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1233)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1243)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1253)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1263)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1273)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1283)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1293)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1303)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1313)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1323)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1333)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1343)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1353)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1363)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1373)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1383)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1393)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1403)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1413)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1423)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1433)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1443)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1453)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1463)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1473)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1483)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1493)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1503)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1513)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1523)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1533)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1543)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1553)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1563)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1573)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1583)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1593)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1603)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1613)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1623)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1633)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1643)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1653)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1663)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1673)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1683)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1693)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1703)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1713)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1723)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1733)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1743)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1753)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1763)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1773)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1783)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1793)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1803)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1813)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1823)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1833)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1843)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1853)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1863)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1873)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1883)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1893)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1903)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1913)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1923)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1933)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1943)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1953)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1963)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1973)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1983)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:1993)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2003)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2013)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2023)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2033)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2043)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2053)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2063)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2073)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2083)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2093)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2103)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2113)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2123)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2133)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2143)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2153)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2163)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2173)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2183)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2193)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2203)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2213)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2223)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2233)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2243)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2253)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2263)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2273)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2283)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2293)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2303)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2313)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2323)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2333)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2343)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2353)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2363)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2373)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2383)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2393)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2403)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2413)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2423)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2433)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2443)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2453)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2463)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2473)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2483)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2493)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2503)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2513)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2523)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2533)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2543)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2553)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2563)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2573)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2583)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2593)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2603)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2613)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2623)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2633)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2643)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2653)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2663)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2673)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2683)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2693)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2703)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2713)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2723)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2733)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2743)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2753)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2763)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2773)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2783)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2793)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2803)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2813)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2823)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2833)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2843)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2853)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2863)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2873)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2883)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2893)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2903)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2913)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2923)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2933)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2943)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2953)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2963)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2973)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2983)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:2993)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3003)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3013)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3023)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3033)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3043)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3053)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3063)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3073)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3083)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3093)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3103)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3113)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3123)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3133)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3143)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3153)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3163)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3173)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3183)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3193)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3203)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3213)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3223)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3233)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3243)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3253)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3263)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3273)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3283)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3293)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3303)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3313)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3323)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3333)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3343)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3353)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3363)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3373)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3383)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3393)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3403)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3413)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3423)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3433)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3443)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3453)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3463)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3473)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3483)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3493)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3503)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3513)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3523)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3533)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3543)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3553)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3563)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3573)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3583)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3593)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3603)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3613)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3623)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3633)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3643)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3653)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3663)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3673)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3683)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3693)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3703)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3713)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3723)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3733)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3743)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3753)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3763)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3773)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3783)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3793)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3803)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3813)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3823)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3833)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3843)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3853)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3863)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3873)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3883)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3893)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3903)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3913)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3923)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3933)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3943)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3953)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3963)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3973)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3983)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:3993)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4003)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4013)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4023)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4033)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4043)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4053)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4063)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4073)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4083)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4093)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4103)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4113)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4123)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4133)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4143)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4153)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4163)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4173)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4183)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4193)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4203)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4213)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4223)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4233)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4243)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4253)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4263)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4273)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4283)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4293)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4303)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4313)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4323)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4333)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4343)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4353)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4363)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4373)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4383)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4393)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4403)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4413)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4423)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4433)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4443)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4453)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4463)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4473)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4483)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4493)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4503)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4513)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4523)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4533)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4543)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4553)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4563)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4573)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4583)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4593)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4603)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4613)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4623)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4633)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4643)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4653)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4663)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4673)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4683)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4693)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4703)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4713)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4723)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4733)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4743)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4753)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4763)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4773)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4783)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4793)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4803)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4813)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4823)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4833)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4843)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4853)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4863)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4873)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4883)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4893)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4903)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4913)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4923)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4933)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4943)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4953)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4963)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4973)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4983)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:4993)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5003)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5013)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5023)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5033)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5043)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5053)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5063)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5073)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5083)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5093)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5103)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5113)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5123)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:86:5133)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(float)' into 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(float)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:190:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(float)' into 'bit_reverse(float*, float*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:57:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(float)' into 'bit_reverse(float*, float*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:58:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<70, 38, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi71ELb1EEC2EDq71_i' into 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:327)
INFO: [HLS 214-131] Inlining function 'ap_fixed<71, 39, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:387)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:335)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi71ELb0EEC2EDq71_j' into 'ap_int_base<71, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<71, false>::ap_int_base(int)' into 'ap_int_base<71, false>::RType<71, false>::arg1 operator>><71, false>(ap_int_base<71, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<71>::ap_uint<71, false>(ap_int_base<71, false> const&)' into 'ap_int_base<71, false>::RType<71, false>::arg1 operator>><71, false>(ap_int_base<71, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<71, false>::operator==<71, false>(ap_int_base<71, false> const&) const' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<71, false>::RType<71, false>::arg1 operator>><71, false>(ap_int_base<71, false> const&, int)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<71, false>::ap_int_base(int)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<71, false>::operator==<71, false>(ap_int_base<71, false> const&) const' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<71, false>::RType<71, false>::arg1 operator>><71, false>(ap_int_base<71, false> const&, int)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<71, false>::ap_int_base(int)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<71, false>::ap_int_base(int)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi35ELb1EEC2EDq35_i' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<71, 39, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi36ELb1EEC2EDq36_i' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:327)
INFO: [HLS 214-131] Inlining function 'ap_fixed<36, 20, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:387)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:335)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi36ELb0EEC2EDq36_j' into 'ap_int_base<36, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi35ELb1EEC2EDq35_i' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<36, 20, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:89:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:89:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:88:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:88:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:87:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:87:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:86:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:86:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<1>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:89:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:89:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:88:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:88:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:87:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:87:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:86:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:86:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<2>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:89:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:89:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:88:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:88:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:87:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:87:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:86:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:86:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<3>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:89:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:89:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:88:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:88:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:87:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:87:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:86:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:86:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<4>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:89:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:89:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:88:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:88:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:87:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:87:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:86:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:86:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<5>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:89:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:89:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:88:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:88:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:87:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:87:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:86:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:86:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<6>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:89:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:89:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:88:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:88:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:87:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:87:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:86:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:86:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<7>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:89:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:89:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:88:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:88:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:87:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:87:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:86:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:86:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<8>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:89:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:89:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:88:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:88:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:87:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:87:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:86:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:86:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:84:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'void fft_stage<9>(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:83:34)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base(unsigned long long)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:265:72)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long long)' into 'ap_int_base<36, false>::countLeadingZeros() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1247:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::countLeadingZeros() const' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1143:17)
INFO: [HLS 214-131] Inlining function 'rawBitsToFloat(unsigned long)' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1172:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float() const' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator float() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1227:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:114:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator float() const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:120:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:120:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator float() const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:119:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::plus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:119:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator float() const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:118:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:118:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator float() const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:117:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::minus ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:117:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:115:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::plus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:115:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:115:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:115:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<71, 39, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:114:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<70, 38, true>::minus ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<70, 38, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:114:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<35, 19, true>::mult ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fft_stage_last(ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, float*, float*)' (fft.cpp:114:34)
INFO: [HLS 214-178] Inlining function 'ap_fixed_base<35, 19, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' into 'bit_reverse(float*, float*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<35, 19, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (fft.cpp:49:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:27:8)
INFO: [HLS 214-248] Applying array_partition to 'buf0_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:27:22)
INFO: [HLS 214-248] Applying array_partition to 'buf1_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:28:8)
INFO: [HLS 214-248] Applying array_partition to 'buf1_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:28:22)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 17 seconds. CPU system time: 1 seconds. Elapsed time: 30.24 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1148: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.502 seconds; current allocated memory: 1.391 GB.
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:53) in function 'bit_reverse' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'All_Loop' (fft.cpp:53) in function 'bit_reverse' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:100) in function 'fft_stage_last' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'fft_stage<9>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'fft_stage<8>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'fft_stage<7>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'fft_stage<6>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'fft_stage<5>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'fft_stage<4>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'fft_stage<3>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'fft_stage<2>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:72) in function 'fft_stage<1>' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Reversal_Loop' (fft.cpp:53) in function 'bit_reverse' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fft.cpp:102:9) to (fft.cpp:100:12) in function 'fft_stage_last'... converting 321 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fft.cpp:71:9) to (fft.cpp:69:12) in function 'fft_stage<9>'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fft.cpp:71:9) to (fft.cpp:69:12) in function 'fft_stage<8>'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fft.cpp:71:9) to (fft.cpp:69:12) in function 'fft_stage<7>'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fft.cpp:71:9) to (fft.cpp:69:12) in function 'fft_stage<6>'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fft.cpp:71:9) to (fft.cpp:69:12) in function 'fft_stage<5>'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fft.cpp:71:9) to (fft.cpp:69:12) in function 'fft_stage<4>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fft.cpp:71:9) to (fft.cpp:69:12) in function 'fft_stage<3>'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fft.cpp:53:18) to (fft.cpp:57:12) in function 'bit_reverse'... converting 28 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fft.cpp:58:14) to (fft.cpp:58:12) in function 'bit_reverse'... converting 28 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.598 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_4' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_4' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_2' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_2' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_1' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_1' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:57:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:58:12)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 12.843 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<1>' to 'fft_stage_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<2>' to 'fft_stage_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<3>' to 'fft_stage_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<4>' to 'fft_stage_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<5>' to 'fft_stage_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<6>' to 'fft_stage_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<7>' to 'fft_stage_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<8>' to 'fft_stage_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<9>' to 'fft_stage_9_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.823 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.934 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.479 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.791 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.795 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.836 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.076 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.938 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.261 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.052 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.456 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.466 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.058 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.46 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.046 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.459 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_last' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'fft_stage_last' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_write_ln117', fft.cpp:117) of variable 'select_ln117', fft.cpp:117 on array 'OUT_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 18, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.259 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.938 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.206 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.127 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bit_reverse' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_reverse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12 seconds. CPU system time: 0 seconds. Elapsed time: 11.594 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.585 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.554 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_3_s' is 7280 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17ns_51_5_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_51_5_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_36s_17s_51_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.199 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_4_s' is 11137 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_35s_16ns_51_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_35s_16s_51_5_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17ns_51_5_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_51_5_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_36s_17s_51_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.328 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_5_s' is 12777 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_51_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_52_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.902 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_6_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_6_s' is 12777 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_51_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_52_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 5.418 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_7_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_7_s' is 12777 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_51_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_52_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.448 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_8_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_8_s' is 12777 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_51_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_52_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 5.531 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_9_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_9_s' is 12777 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_51_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_52_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 5.48 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_last' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_last' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_last' is 6083 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_51_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_52_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_last'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 5.77 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'OUT_R_0', 'OUT_I_0', 'X_R', 'X_I' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17ns_51_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_51_5_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_35s_17s_52_5_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_36s_17s_51_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9 seconds. CPU system time: 2 seconds. Elapsed time: 10.871 seconds; current allocated memory: 1.391 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_W_real_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_imag_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf0_R_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 21 seconds. CPU system time: 0 seconds. Elapsed time: 21.507 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.515 seconds; current allocated memory: 1.391 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 200.60 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 152 seconds. CPU system time: 13 seconds. Elapsed time: 189.535 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 157 seconds. Total CPU system time: 14 seconds. Total elapsed time: 192.518 seconds; peak allocated memory: 1.391 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.228 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.756 seconds; peak allocated memory: 1.446 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.97 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.701 seconds; peak allocated memory: 1.392 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.214 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.846 seconds; peak allocated memory: 1.409 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.186 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.848 seconds; peak allocated memory: 1.398 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.174 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.805 seconds; peak allocated memory: 1.443 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.232 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.735 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file coefficients1024.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.375 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi27ELb1EEC2EDq27_i' into 'ap_int_base<27, true>::ap_int_base(unsigned long)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:263:77)
INFO: [HLS 214-131] Inlining function 'ap_int_base<27, true>::ap_int_base(unsigned long)' into 'ap_int<27>::ap_int(unsigned long)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:182:67)
INFO: [HLS 214-131] Inlining function 'ap_int<27>::ap_int(unsigned long)' into 'float2int(float)' (fft.cpp:30:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<27, true>::operator long long() const' into 'int2float(ap_int<27>)' (fft.cpp:22:21)
INFO: [HLS 214-178] Inlining function 'float2int(float)' into 'bit_reverse(float*, float*, ap_int<27>*, ap_int<27>*)' (fft.cpp:71:0)
INFO: [HLS 214-178] Inlining function 'int2float(ap_int<27>)' into 'void fft_stage<1>(ap_int<27>*, ap_int<27>*, ap_int<27>*, ap_int<27>*)' (fft.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'float2int(float)' into 'void fft_stage<1>(ap_int<27>*, ap_int<27>*, ap_int<27>*, ap_int<27>*)' (fft.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'int2float(ap_int<27>)' into 'void fft_stage<2>(ap_int<27>*, ap_int<27>*, ap_int<27>*, ap_int<27>*)' (fft.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'float2int(float)' into 'void fft_stage<2>(ap_int<27>*, ap_int<27>*, ap_int<27>*, ap_int<27>*)' (fft.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'int2float(ap_int<27>)' into 'void fft_stage<3>(ap_int<27>*, ap_int<27>*, ap_int<27>*, ap_int<27>*)' (fft.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'float2int(float)' into 'void fft_stage<3>(ap_int<27>*, ap_int<27>*, ap_int<27>*, ap_int<27>*)' (fft.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'int2float(ap_int<27>)' into 'void fft_stage<4>(ap_int<27>*, ap_int<27>*, ap_int<27>*, ap_int<27>*)' (fft.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'float2int(float)' into 'void fft_stage<4>(ap_int<27>*, ap_int<27>*, ap_int<27>*, ap_int<27>*)' (fft.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'int2float(ap_int<27>)' into 'void fft_stage<5>(ap_int<27>*, ap_int<27>*, ap_int<27>*, ap_int<27>*)' (fft.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'float2int(float)' into 'void fft_stage<5>(ap_int<27>*, ap_int<27>*, ap_int<27>*, ap_int<27>*)' (fft.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'int2float(ap_int<27>)' into 'void fft_stage<6>(ap_int<27>*, ap_int<27>*, ap_int<27>*, ap_int<27>*)' (fft.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'float2int(float)' into 'void fft_stage<6>(ap_int<27>*, ap_int<27>*, ap_int<27>*, ap_int<27>*)' (fft.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'int2float(ap_int<27>)' into 'void fft_stage<7>(ap_int<27>*, ap_int<27>*, ap_int<27>*, ap_int<27>*)' (fft.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'float2int(float)' into 'void fft_stage<7>(ap_int<27>*, ap_int<27>*, ap_int<27>*, ap_int<27>*)' (fft.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'int2float(ap_int<27>)' into 'void fft_stage<8>(ap_int<27>*, ap_int<27>*, ap_int<27>*, ap_int<27>*)' (fft.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'float2int(float)' into 'void fft_stage<8>(ap_int<27>*, ap_int<27>*, ap_int<27>*, ap_int<27>*)' (fft.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'int2float(ap_int<27>)' into 'void fft_stage<9>(ap_int<27>*, ap_int<27>*, ap_int<27>*, ap_int<27>*)' (fft.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'float2int(float)' into 'void fft_stage<9>(ap_int<27>*, ap_int<27>*, ap_int<27>*, ap_int<27>*)' (fft.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'int2float(ap_int<27>)' into 'fft_stage_last(ap_int<27>*, ap_int<27>*, float*, float*)' (fft.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'bit_reverse(float*, float*, ap_int<27>*, ap_int<27>*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<1>(ap_int<27>*, ap_int<27>*, ap_int<27>*, ap_int<27>*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'fft_stage_last(ap_int<27>*, ap_int<27>*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:42:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:49:8)
INFO: [HLS 214-248] Applying array_partition to 'buf0_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:49:22)
INFO: [HLS 214-248] Applying array_partition to 'buf1_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:50:8)
INFO: [HLS 214-248] Applying array_partition to 'buf1_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:50:22)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:42:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:42:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 7.328 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.417 GB.
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:75) in function 'dft' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'All_Loop' (fft.cpp:75) in function 'dft' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:91) in function 'fft_stage<9>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:91) in function 'fft_stage<8>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:91) in function 'fft_stage<7>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:91) in function 'fft_stage<6>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:91) in function 'fft_stage<5>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:91) in function 'fft_stage<4>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:91) in function 'fft_stage<3>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:91) in function 'fft_stage<2>' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Reversal_Loop' (fft.cpp:75) in function 'dft' completely with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:94) in function 'dft' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:122) in function 'dft' partially with a factor of 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.164 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:108:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:109:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:111:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:108:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:109:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:111:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:108:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:109:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:111:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:108:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:109:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:111:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:108:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:109:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:111:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:108:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:109:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:111:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_4' (fft.cpp:108:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_4' (fft.cpp:109:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:111:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_2' (fft.cpp:108:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_2' (fft.cpp:109:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:111:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.V' (fft.cpp:79:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.V' (fft.cpp:80:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.V.1' (fft.cpp:108:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.V.1' (fft.cpp:109:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.V' (fft.cpp:110:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.V' (fft.cpp:111:12)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.V.7' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.V.6' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.V.5' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.V.4' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.V.3' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.V.2' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.V.1' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.V' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.V.7' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.V.6' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.V.5' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.V.4' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.V.3' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.V.2' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.V.1' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.V' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.V.7' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.V.6' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.V.5' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.V.4' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.V.3' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.V.2' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.V.1' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.V' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.V.7' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.V.6' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.V.5' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.V.4' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.V.3' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.V.2' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.V.1' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.V' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.709 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<2>' to 'fft_stage_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<3>' to 'fft_stage_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<4>' to 'fft_stage_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<5>' to 'fft_stage_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<6>' to 'fft_stage_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<7>' to 'fft_stage_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<8>' to 'fft_stage_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<9>' to 'fft_stage_9_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.417 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.417 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.565 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.909 seconds; current allocated memory: 1.417 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.592 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.951 seconds; current allocated memory: 1.417 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.614 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.999 seconds; current allocated memory: 1.417 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.639 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.417 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.676 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.133 seconds; current allocated memory: 1.417 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.678 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.134 seconds; current allocated memory: 1.417 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.677 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.136 seconds; current allocated memory: 1.417 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.147 seconds; current allocated memory: 1.417 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.685 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop1' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_write_ln139', fft.cpp:139) of variable 'bitcast_ln139', fft.cpp:139 on array 'OUT_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.135 seconds; current allocated memory: 1.417 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.632 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.695 seconds; current allocated memory: 1.417 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.474 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_All_Loop' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_All_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.73 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop' is 7414 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 47 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_2_s' is 15157 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 47 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.345 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_3_s' is 17672 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 47 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.543 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_4_s' is 22275 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 47 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 26 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.542 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_5_s' is 22016 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 47 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.672 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_6_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_6_s' is 22016 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 47 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.798 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_7_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_7_s' is 22016 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 47 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.829 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_8_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_8_s' is 22016 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 47 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.815 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_9_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_9_s' is 22016 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 47 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.822 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop1' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.741 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'OUT_R_0', 'OUT_I_0', 'X_R', 'X_I' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 6862, found 5 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state20), (1'b1 == ap_CS_fsm_state14), (1'b1 == ap_CS_fsm_state12), (1'b1 == ap_CS_fsm_state18), (1'b1 == ap_CS_fsm_state16)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 47 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.993 seconds; current allocated memory: 1.417 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf0_R_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.161 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.165 seconds; current allocated memory: 1.417 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 200.60 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 50 seconds. CPU system time: 5 seconds. Elapsed time: 64.695 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 54 seconds. Total CPU system time: 6 seconds. Total elapsed time: 67.376 seconds; peak allocated memory: 1.417 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.917 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.532 seconds; peak allocated memory: 1.403 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.284 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.079 seconds; peak allocated memory: 1.389 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file coefficients1024.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.31 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'bit_reverse(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<1>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<2>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<3>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<4>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<5>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<6>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<7>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<8>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<9>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<10>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:27:8)
INFO: [HLS 214-248] Applying array_partition to 'buf0_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:27:22)
INFO: [HLS 214-248] Applying array_partition to 'buf1_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:28:8)
INFO: [HLS 214-248] Applying array_partition to 'buf1_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:28:22)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.934 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.399 GB.
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:53) in function 'dft' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'All_Loop' (fft.cpp:53) in function 'dft' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Reversal_Loop' (fft.cpp:53) in function 'dft' completely with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:72) in function 'dft' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'dft' partially with a factor of 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.906 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:57:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:58:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.1' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.1' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.2' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.2' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.4' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.4' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.085 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.399 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.399 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.584 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.869 seconds; current allocated memory: 1.399 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.588 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.964 seconds; current allocated memory: 1.399 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.604 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.018 seconds; current allocated memory: 1.399 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.634 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.053 seconds; current allocated memory: 1.399 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.658 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.399 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.659 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.109 seconds; current allocated memory: 1.399 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.658 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.161 seconds; current allocated memory: 1.399 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.689 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.117 seconds; current allocated memory: 1.399 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_write_ln86', fft.cpp:86) of variable 'bitcast_ln86', fft.cpp:86 on array 'OUT_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.116 seconds; current allocated memory: 1.399 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.702 seconds; current allocated memory: 1.399 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.41 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_All_Loop' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_All_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.717 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop' is 7574 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop1' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop1' is 15317 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.208 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop2' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop2' is 17832 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.41 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop3' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop3' is 22505 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.44 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop4' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop4' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.789 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop5' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop5' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.789 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop6' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop6' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.711 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop7' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop7' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.742 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop8' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop8' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.711 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop9' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.654 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'OUT_R_0', 'OUT_I_0', 'X_R', 'X_I' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 7004, found 5 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state12), (1'b1 == ap_CS_fsm_state14), (1'b1 == ap_CS_fsm_state16), (1'b1 == ap_CS_fsm_state20), (1'b1 == ap_CS_fsm_state18)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.981 seconds; current allocated memory: 1.399 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf0_R_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.201 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.005 seconds; current allocated memory: 1.399 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 200.60 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 47 seconds. CPU system time: 4 seconds. Elapsed time: 59.205 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 50 seconds. Total CPU system time: 5 seconds. Total elapsed time: 61.88 seconds; peak allocated memory: 1.399 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.837 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.593 seconds; peak allocated memory: 1.390 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.861 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.557 seconds; peak allocated memory: 1.391 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.871 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.405 seconds; peak allocated memory: 1.418 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.019 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.92 seconds; peak allocated memory: 1.385 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.869 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.664 seconds; peak allocated memory: 1.390 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.055 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.641 seconds; peak allocated memory: 1.438 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.83 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.48 seconds; peak allocated memory: 1.411 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.201 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.837 seconds; peak allocated memory: 1.443 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.193 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.808 seconds; peak allocated memory: 1.412 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.236 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.251 seconds; peak allocated memory: 1.387 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file coefficients1024.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.669 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base(long)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:262:68)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1681:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1681:1546)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int<55>::ap_int<55, true>(ap_int_base<55, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base(int)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:941:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:941:37)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi54ELb0EEC2EDq54_j' into 'ap_int_base<54, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, false>::ap_int_base(int)' into 'ap_int_base<54, false>::RType<54, false>::arg1 operator>><54, false>(ap_int_base<54, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<54>::ap_uint<54, false>(ap_int_base<54, false> const&)' into 'ap_int_base<54, false>::RType<54, false>::arg1 operator>><54, false>(ap_int_base<54, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<20, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:591:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<20, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:700:9)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<54, false>::operator==<54, false>(ap_int_base<54, false> const&) const' into 'ap_fixed_base<20, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:671:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, false>::RType<54, false>::arg1 operator>><54, false>(ap_int_base<54, false> const&, int)' into 'ap_fixed_base<20, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:671:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, false>::ap_int_base(int)' into 'ap_fixed_base<20, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:664:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<20, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:634:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<20, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:605:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<20, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:605:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<20, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:598:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<20, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:598:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:20:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:20:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:20:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:20:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:20:60)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:20:69)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:20:78)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:20:87)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:20:96)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:20:105)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:20:114)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:20:123)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:20:132)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:20:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:20:150)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:20:159)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:20:168)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:22:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:22:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:22:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:22:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:22:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:22:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:22:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:22:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:22:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:22:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:22:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:22:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:22:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:22:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:22:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:22:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:24:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:24:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:24:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:24:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:24:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:24:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:24:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:24:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:24:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:24:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:24:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:24:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:24:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:24:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:24:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:24:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:26:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:26:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:26:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:26:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:26:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:26:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:26:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:26:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:26:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:26:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:26:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:26:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:26:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:26:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:26:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:26:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:28:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:28:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:28:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:28:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:28:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:28:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:28:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:28:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:28:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:28:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:28:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:28:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:28:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:28:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:28:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:28:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:30:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:30:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:30:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:30:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:30:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:30:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:30:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:30:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:30:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:30:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:30:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:30:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:30:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:30:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:30:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:30:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:32:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:32:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:32:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:32:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:32:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:32:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:32:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:32:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:32:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:32:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:32:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:32:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:32:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:32:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:32:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:32:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:34:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:34:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:34:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:34:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:34:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:34:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:34:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:34:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:34:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:34:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:34:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:34:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:34:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:34:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:34:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:34:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:36:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:36:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:36:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:36:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:36:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:36:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:36:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:36:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:36:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:36:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:36:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:36:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:36:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:36:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:36:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:36:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:38:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:38:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:38:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:38:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:38:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:38:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:38:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:38:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:38:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:38:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:38:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:38:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:38:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:38:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:38:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:38:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:40:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:40:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:40:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:40:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:40:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:40:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:40:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:40:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:40:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:40:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:40:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:40:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:40:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:40:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:40:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:40:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:42:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:42:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:42:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:42:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:42:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:42:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:42:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:42:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:42:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:42:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:42:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:42:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:42:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:42:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:42:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:42:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:44:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:44:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:44:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:44:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:44:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:44:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:44:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:44:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:44:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:44:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:44:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:44:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:44:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:44:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:44:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:44:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:46:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:46:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:46:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:46:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:46:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:46:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:46:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:46:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:46:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:46:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:46:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:46:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:46:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:46:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:46:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:46:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:48:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:48:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:48:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:48:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:48:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:48:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:48:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:48:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:48:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:48:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:48:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:48:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:48:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:48:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:48:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:48:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:50:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:50:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:50:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:50:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:50:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:50:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:50:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:50:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:50:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:50:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:50:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:50:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:50:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:50:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:50:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:50:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:52:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:52:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:52:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:52:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:52:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:52:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:52:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:52:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:52:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:52:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:52:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:52:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:52:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:52:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:52:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:52:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:54:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:54:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:54:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:54:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:54:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:54:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:54:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:54:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:54:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:54:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:54:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:54:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:54:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:54:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:54:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:54:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:56:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:56:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:56:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:56:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:56:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:56:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:56:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:56:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:56:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:56:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:56:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:56:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:56:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:56:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:56:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:56:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:58:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:58:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:58:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:58:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:58:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:58:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:58:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:58:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:58:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:58:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:58:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:58:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:58:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:58:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:58:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:58:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:60:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:60:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:60:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:60:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:60:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:60:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:60:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:60:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:60:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:60:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:60:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:60:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:60:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:60:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:60:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:60:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:62:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:62:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:62:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:62:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:62:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:62:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:62:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:62:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:62:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:62:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:62:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:62:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:62:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:62:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:62:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:62:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:64:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:64:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:64:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:64:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:64:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:64:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:64:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:64:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:64:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:64:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:64:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:64:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:64:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:64:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:64:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:64:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:66:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:66:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:66:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:66:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:66:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:66:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:66:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:66:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:66:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:66:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:66:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:66:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:66:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:66:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:66:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:66:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:68:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:68:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:68:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:68:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:68:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:68:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:68:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:68:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:68:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:68:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:68:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:68:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:68:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:68:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:68:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:68:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:70:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:70:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:70:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:70:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:70:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:70:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:70:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:70:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:70:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:70:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:70:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:70:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:70:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:70:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:70:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:70:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:72:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:72:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:72:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:72:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:72:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:72:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:72:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:72:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:72:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:72:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:72:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:72:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:72:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:72:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:72:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:72:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:74:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:74:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:74:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:74:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:74:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:74:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:74:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:74:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:74:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:74:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:74:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:74:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:74:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:74:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:74:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:74:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:76:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:76:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:76:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:76:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:76:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:76:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:76:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:76:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:76:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:76:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:76:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:76:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:76:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:76:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:76:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:76:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:78:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:78:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:78:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:78:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:78:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:78:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:78:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:78:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:78:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:78:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:78:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:78:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:78:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:78:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:78:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:78:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:80:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:80:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:80:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:80:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:80:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:80:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:80:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:80:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:80:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:80:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:80:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:80:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:80:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:80:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:80:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:80:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:82:1)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:82:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:82:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:82:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:82:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:82:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:82:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:82:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:82:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:82:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:82:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:82:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:82:121)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:82:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init' (./fft.h:82:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:43)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:53)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:63)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:83)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:93)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:103)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:113)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:123)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:133)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:143)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:153)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:163)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:173)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:183)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:193)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:203)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:213)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:223)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:233)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:243)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:253)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:263)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:273)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:283)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:293)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:303)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:313)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:323)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:343)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:353)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:363)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:373)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:383)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:393)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:403)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:413)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:423)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:433)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:443)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:453)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:463)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:473)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:483)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:493)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:503)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:513)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:523)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:533)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:543)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:553)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:563)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:573)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:583)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:593)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:603)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:613)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:623)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:633)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:643)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:653)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:663)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:673)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:683)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:693)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:703)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:713)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:723)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:733)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:743)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:753)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:763)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:773)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:783)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:793)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:803)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:813)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:823)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:833)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:843)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:853)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:863)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:873)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:883)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:893)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:903)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:913)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:923)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:933)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:943)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:953)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:963)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:973)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:983)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:993)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1003)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1013)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1023)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1033)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1043)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1053)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1063)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1073)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1083)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1093)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1103)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1113)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1123)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1133)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1143)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1153)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1163)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1173)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1183)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1193)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1203)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1213)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1223)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1233)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1243)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1253)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1263)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1273)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1283)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1293)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1303)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1313)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1323)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1333)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1343)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1353)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1363)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1373)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1383)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1393)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1403)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1413)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1423)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1433)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1443)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1453)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1463)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1473)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1483)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1493)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1503)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1513)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1523)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1533)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1543)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1553)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1563)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1573)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1583)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1593)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1603)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1613)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1623)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1633)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1643)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1653)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1663)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1673)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1683)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1693)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1703)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1713)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1723)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1733)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1743)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1753)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1763)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1773)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1783)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1793)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1803)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1813)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1823)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1833)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1843)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1853)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1863)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1873)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1883)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1893)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1903)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1913)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1923)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1933)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1943)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1953)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1963)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1973)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1983)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:1993)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2003)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2013)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2023)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2033)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2043)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2053)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2063)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2073)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2083)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2093)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2103)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2113)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2123)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2133)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2143)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2153)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2163)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2173)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2183)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2193)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2203)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2213)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2223)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2233)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2243)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2253)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2263)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2273)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2283)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2293)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2303)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2313)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2323)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2333)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2343)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2353)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2363)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2373)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2383)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2393)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2403)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2413)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2423)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2433)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2443)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2453)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2463)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2473)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2483)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2493)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2503)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2513)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2523)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2533)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2543)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2553)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2563)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2573)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2583)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2593)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2603)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2613)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2623)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2633)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2643)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2653)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2663)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2673)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2683)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2693)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2703)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2713)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2723)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2733)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2743)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2753)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2763)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2773)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2783)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2793)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2803)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2813)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2823)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2833)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2843)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2853)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2863)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2873)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2883)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2893)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2903)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2913)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2923)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2933)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2943)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2953)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2963)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2973)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2983)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:2993)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3003)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3013)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3023)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3033)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3043)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3053)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3063)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3073)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3083)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3093)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3103)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3113)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3123)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3133)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3143)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3153)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3163)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3173)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3183)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3193)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3203)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3213)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3223)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3233)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3243)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3253)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3263)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3273)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3283)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3293)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3303)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3313)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3323)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3333)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3343)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3353)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3363)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3373)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3383)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3393)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3403)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3413)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3423)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3433)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3443)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3453)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3463)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3473)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3483)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3493)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3503)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3513)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3523)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3533)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3543)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3553)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3563)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3573)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3583)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3593)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3603)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3613)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3623)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3633)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3643)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3653)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3663)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3673)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3683)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3693)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3703)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3713)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3723)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3733)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3743)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3753)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3763)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3773)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3783)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3793)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3803)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3813)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3823)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3833)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3843)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3853)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3863)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3873)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3883)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3893)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3903)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3913)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3923)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3933)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3943)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3953)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3963)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3973)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3983)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:3993)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4003)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4013)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4023)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4033)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4043)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4053)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4063)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4073)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4083)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4093)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4103)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4113)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4123)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4133)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4143)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4153)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4163)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4173)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4183)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4193)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4203)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4213)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4223)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4233)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4243)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4253)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4263)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4273)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4283)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4293)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4303)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4313)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4323)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4333)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4343)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4353)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4363)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4373)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4383)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4393)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4403)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4413)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4423)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4433)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4443)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4453)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4463)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4473)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4483)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4493)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4503)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4513)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4523)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4533)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4543)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4553)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4563)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4573)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4583)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4593)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4603)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4613)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4623)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4633)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4643)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4653)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4663)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4673)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4683)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4693)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4703)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4713)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4723)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4733)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4743)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4753)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4763)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4773)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4783)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4793)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4803)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4813)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4823)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4833)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4843)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4853)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4863)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4873)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4883)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4893)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4903)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4913)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4923)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4933)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4943)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4953)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4963)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4973)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4983)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:4993)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:5003)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:5013)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:5023)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:5033)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:5043)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:5053)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:5063)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:5073)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:5083)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:5093)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:5103)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:5113)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:5123)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 2, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(double)' into '__cxx_global_var_init.1' (./fft.h:83:5133)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(unsigned long)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:263:77)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned long)' into 'ap_int_base<20, false>::countLeadingZeros() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1242:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::countLeadingZeros() const' into 'ap_fixed_base<20, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_float() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1143:17)
INFO: [HLS 214-131] Inlining function 'rawBitsToFloat(unsigned long)' into 'ap_fixed_base<20, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_float() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1172:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_float() const' into 'ap_fixed_base<20, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1227:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'void fft_stage<1>(float*, float*, float*, float*)' (fft.cpp:73:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'void fft_stage<1>(float*, float*, float*, float*)' (fft.cpp:74:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'void fft_stage<2>(float*, float*, float*, float*)' (fft.cpp:73:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'void fft_stage<2>(float*, float*, float*, float*)' (fft.cpp:74:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'void fft_stage<3>(float*, float*, float*, float*)' (fft.cpp:73:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'void fft_stage<3>(float*, float*, float*, float*)' (fft.cpp:74:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'void fft_stage<4>(float*, float*, float*, float*)' (fft.cpp:73:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'void fft_stage<4>(float*, float*, float*, float*)' (fft.cpp:74:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'void fft_stage<5>(float*, float*, float*, float*)' (fft.cpp:73:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'void fft_stage<5>(float*, float*, float*, float*)' (fft.cpp:74:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'void fft_stage<6>(float*, float*, float*, float*)' (fft.cpp:73:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'void fft_stage<6>(float*, float*, float*, float*)' (fft.cpp:74:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'void fft_stage<7>(float*, float*, float*, float*)' (fft.cpp:73:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'void fft_stage<7>(float*, float*, float*, float*)' (fft.cpp:74:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'void fft_stage<8>(float*, float*, float*, float*)' (fft.cpp:73:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'void fft_stage<8>(float*, float*, float*, float*)' (fft.cpp:74:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'void fft_stage<9>(float*, float*, float*, float*)' (fft.cpp:73:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'void fft_stage<9>(float*, float*, float*, float*)' (fft.cpp:74:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'void fft_stage<10>(float*, float*, float*, float*)' (fft.cpp:73:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'void fft_stage<10>(float*, float*, float*, float*)' (fft.cpp:74:13)
INFO: [HLS 214-178] Inlining function 'bit_reverse(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<1>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:27:8)
INFO: [HLS 214-248] Applying array_partition to 'buf0_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:27:22)
INFO: [HLS 214-248] Applying array_partition to 'buf1_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:28:8)
INFO: [HLS 214-248] Applying array_partition to 'buf1_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:28:22)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 12 seconds. CPU system time: 1 seconds. Elapsed time: 22.266 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1148: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 1.440 GB.
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:53) in function 'dft' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'All_Loop' (fft.cpp:53) in function 'dft' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'fft_stage<9>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'fft_stage<8>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'fft_stage<7>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'fft_stage<6>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'fft_stage<5>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'fft_stage<4>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'fft_stage<3>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'fft_stage<2>' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'fft_stage<10>' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Reversal_Loop' (fft.cpp:53) in function 'dft' completely with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:72) in function 'dft' partially with a factor of 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fft.cpp:71:9) to (fft.cpp:69:12) in function 'fft_stage<9>'... converting 145 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fft.cpp:71:9) to (fft.cpp:69:12) in function 'fft_stage<8>'... converting 145 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fft.cpp:71:9) to (fft.cpp:69:12) in function 'fft_stage<7>'... converting 145 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fft.cpp:71:9) to (fft.cpp:69:12) in function 'fft_stage<6>'... converting 145 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fft.cpp:71:9) to (fft.cpp:69:12) in function 'fft_stage<5>'... converting 145 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fft.cpp:71:9) to (fft.cpp:69:12) in function 'fft_stage<10>'... converting 145 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.979 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_4' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_4' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_2' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_2' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:57:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:58:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.1' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.1' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 10.296 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<2>' to 'fft_stage_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<3>' to 'fft_stage_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<4>' to 'fft_stage_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<5>' to 'fft_stage_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<6>' to 'fft_stage_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<7>' to 'fft_stage_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<8>' to 'fft_stage_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<9>' to 'fft_stage_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage<10>' to 'fft_stage_10_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.635 seconds; current allocated memory: 1.440 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.425 seconds; current allocated memory: 1.440 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.632 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.996 seconds; current allocated memory: 1.440 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.666 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.044 seconds; current allocated memory: 1.440 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.673 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.440 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.704 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 34, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.58 seconds; current allocated memory: 1.440 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.279 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 34, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.624 seconds; current allocated memory: 1.440 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.271 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 34, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.61 seconds; current allocated memory: 1.440 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.287 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 34, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.649 seconds; current allocated memory: 1.440 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.277 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 34, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.615 seconds; current allocated memory: 1.440 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.291 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'fft_stage_10_s' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_write_ln86', fft.cpp:86) of variable 'bitcast_ln86', fft.cpp:86 on array 'OUT_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 34, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.698 seconds; current allocated memory: 1.440 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.248 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.746 seconds; current allocated memory: 1.440 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.007 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_All_Loop' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_All_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 6.919 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop' is 7574 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_2_s' is 15317 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.366 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_3_s' is 17832 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.544 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_4_s' is 22505 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.549 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_5_s' is 27438 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.874 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_6_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_6_s' is 27438 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.479 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_7_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_7_s' is 27438 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 5.388 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_8_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_8_s' is 27438 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 5.357 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_9_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_9_s' is 27438 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.389 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_10_s' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 5.251 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'OUT_R_0', 'OUT_I_0', 'X_R', 'X_I' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 7004, found 5 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state20), (1'b1 == ap_CS_fsm_state12), (1'b1 == ap_CS_fsm_state14), (1'b1 == ap_CS_fsm_state16), (1'b1 == ap_CS_fsm_state18)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 5.743 seconds; current allocated memory: 1.440 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_W_real_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_imag_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf0_R_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 14 seconds. CPU system time: 1 seconds. Elapsed time: 13.667 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.712 seconds; current allocated memory: 1.440 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 200.60 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 112 seconds. CPU system time: 10 seconds. Elapsed time: 138.836 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 115 seconds. Total CPU system time: 11 seconds. Total elapsed time: 141.505 seconds; peak allocated memory: 1.440 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.461 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.958 seconds; peak allocated memory: 1.443 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file coefficients1024.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.581 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'bit_reverse(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<1>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<2>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<3>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<4>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<5>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<6>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<7>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<8>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<9>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<10>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:27:8)
INFO: [HLS 214-248] Applying array_partition to 'buf0_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:27:22)
INFO: [HLS 214-248] Applying array_partition to 'buf1_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:28:8)
INFO: [HLS 214-248] Applying array_partition to 'buf1_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:28:22)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.003 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.414 GB.
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:53) in function 'dft' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'All_Loop' (fft.cpp:53) in function 'dft' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Reversal_Loop' (fft.cpp:53) in function 'dft' completely with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:72) in function 'dft' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'dft' partially with a factor of 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.918 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:57:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:58:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.1' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.1' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.2' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.2' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.4' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.4' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.22 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.414 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 1.414 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.872 seconds; current allocated memory: 1.414 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.593 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.961 seconds; current allocated memory: 1.414 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.608 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.029 seconds; current allocated memory: 1.414 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.643 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.414 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.102 seconds; current allocated memory: 1.414 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.098 seconds; current allocated memory: 1.414 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.659 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.109 seconds; current allocated memory: 1.414 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.676 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.136 seconds; current allocated memory: 1.414 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.694 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_write_ln86', fft.cpp:86) of variable 'bitcast_ln86', fft.cpp:86 on array 'OUT_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.096 seconds; current allocated memory: 1.414 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.609 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.414 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.408 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_All_Loop' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_All_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.721 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop' is 7574 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop1' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop1' is 15317 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.197 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop2' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop2' is 17832 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.406 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop3' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop3' is 22505 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.441 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop4' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop4' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.551 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop5' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop5' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.688 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop6' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop6' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.667 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop7' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop7' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.693 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop8' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop8' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.656 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop9' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.655 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'OUT_R_0', 'OUT_I_0', 'X_R', 'X_I' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 7004, found 5 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state14), (1'b1 == ap_CS_fsm_state16), (1'b1 == ap_CS_fsm_state18), (1'b1 == ap_CS_fsm_state12), (1'b1 == ap_CS_fsm_state20)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.991 seconds; current allocated memory: 1.414 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf0_R_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.193 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.953 seconds; current allocated memory: 1.414 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 200.60 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 46 seconds. CPU system time: 4 seconds. Elapsed time: 56.117 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 49 seconds. Total CPU system time: 5 seconds. Total elapsed time: 58.919 seconds; peak allocated memory: 1.414 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file coefficients1024.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.582 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'bit_reverse(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<1>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<2>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<3>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<4>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<5>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<6>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<7>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<8>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<9>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<10>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:27:8)
INFO: [HLS 214-248] Applying array_partition to 'buf0_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:27:22)
INFO: [HLS 214-248] Applying array_partition to 'buf1_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:28:8)
INFO: [HLS 214-248] Applying array_partition to 'buf1_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:28:22)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.058 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.405 GB.
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:53) in function 'dft' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'All_Loop' (fft.cpp:53) in function 'dft' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Reversal_Loop' (fft.cpp:53) in function 'dft' completely with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:73) in function 'dft' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:70) in function 'dft' partially with a factor of 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.962 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:57:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:58:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.1' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.1' (fft.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:90:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.2' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.2' (fft.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:90:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.4' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.4' (fft.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:90:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:90:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:90:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:90:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:90:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:90:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:90:12)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.363 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.405 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 1.405 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.896 seconds; current allocated memory: 1.405 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.581 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.921 seconds; current allocated memory: 1.405 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.594 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.977 seconds; current allocated memory: 1.405 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.629 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.405 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.674 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.115 seconds; current allocated memory: 1.405 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.723 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.097 seconds; current allocated memory: 1.405 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.678 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.134 seconds; current allocated memory: 1.405 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.673 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.103 seconds; current allocated memory: 1.405 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.678 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_write_ln87', fft.cpp:87) of variable 'bitcast_ln87', fft.cpp:87 on array 'OUT_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.135 seconds; current allocated memory: 1.405 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.616 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.405 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.507 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_All_Loop' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_All_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.712 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop' is 7574 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop1' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop1' is 15317 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.275 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop2' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop2' is 17832 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.409 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop3' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop3' is 22505 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.431 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop4' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop4' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.609 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop5' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop5' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.703 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop6' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop6' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.692 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop7' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop7' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.667 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop8' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop8' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.687 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop9' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.624 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'OUT_R_0', 'OUT_I_0', 'X_R', 'X_I' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 7004, found 5 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state16), (1'b1 == ap_CS_fsm_state12), (1'b1 == ap_CS_fsm_state14), (1'b1 == ap_CS_fsm_state20), (1'b1 == ap_CS_fsm_state18)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.032 seconds; current allocated memory: 1.405 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf0_R_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.261 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.995 seconds; current allocated memory: 1.405 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 200.60 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 46 seconds. CPU system time: 4 seconds. Elapsed time: 56.775 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 49 seconds. Total CPU system time: 5 seconds. Total elapsed time: 59.475 seconds; peak allocated memory: 1.405 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.455 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.048 seconds; peak allocated memory: 1.409 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file coefficients1024.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.588 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'bit_reverse(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<1>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<2>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<3>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<4>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<5>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<6>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<7>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<8>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<9>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<10>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:27:8)
INFO: [HLS 214-248] Applying array_partition to 'buf0_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:27:22)
INFO: [HLS 214-248] Applying array_partition to 'buf1_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:28:8)
INFO: [HLS 214-248] Applying array_partition to 'buf1_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:28:22)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.858 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.408 GB.
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:53) in function 'dft' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'All_Loop' (fft.cpp:53) in function 'dft' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Reversal_Loop' (fft.cpp:53) in function 'dft' completely with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:72) in function 'dft' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'dft' partially with a factor of 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.891 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:57:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:58:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.1' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.1' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.2' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.2' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.4' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.4' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.7' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.6' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.5' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.4' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.943 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.637 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.959 seconds; current allocated memory: 1.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.592 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.958 seconds; current allocated memory: 1.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.597 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.625 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.062 seconds; current allocated memory: 1.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.659 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.101 seconds; current allocated memory: 1.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.679 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.668 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.123 seconds; current allocated memory: 1.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.661 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.148 seconds; current allocated memory: 1.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.677 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_write_ln86', fft.cpp:86) of variable 'bitcast_ln86', fft.cpp:86 on array 'OUT_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_1_write_ln88', fft.cpp:88) of variable 'bitcast_ln88', fft.cpp:88 on array 'OUT_R_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_3_write_ln88', fft.cpp:88) of variable 'bitcast_ln88_4', fft.cpp:88 on array 'OUT_R_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 30, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.441 seconds; current allocated memory: 1.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.614 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.641 seconds; current allocated memory: 1.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.461 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_All_Loop' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_All_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.671 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop' is 7574 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop1' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop1' is 15317 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.245 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop2' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop2' is 17832 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.481 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop3' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop3' is 22505 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.427 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop4' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop4' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.537 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop5' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop5' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.78 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop6' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop6' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.883 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop7' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop7' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.855 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop8' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop8' is 22256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.852 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop9' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.664 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'OUT_R_0', 'OUT_I_0', 'X_R', 'X_I' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 7006, found 5 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state20), (1'b1 == ap_CS_fsm_state16), (1'b1 == ap_CS_fsm_state12), (1'b1 == ap_CS_fsm_state14), (1'b1 == ap_CS_fsm_state18)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.01 seconds; current allocated memory: 1.408 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf0_R_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 6.798 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.549 seconds; current allocated memory: 1.408 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 200.60 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 46 seconds. CPU system time: 5 seconds. Elapsed time: 57.066 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 49 seconds. Total CPU system time: 6 seconds. Total elapsed time: 59.739 seconds; peak allocated memory: 1.408 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file coefficients1024.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.628 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'bit_reverse(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<1>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<2>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<3>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<4>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<5>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<6>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<7>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<8>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<9>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<10>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:27:8)
INFO: [HLS 214-248] Applying array_partition to 'buf0_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:27:22)
INFO: [HLS 214-248] Applying array_partition to 'buf1_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:28:8)
INFO: [HLS 214-248] Applying array_partition to 'buf1_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:28:22)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.95 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.391 GB.
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:53) in function 'dft' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'All_Loop' (fft.cpp:53) in function 'dft' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Reversal_Loop' (fft.cpp:53) in function 'dft' completely with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:72) in function 'dft' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'dft' partially with a factor of 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.976 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:57:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:58:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.1' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.1' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.2' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.2' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.062 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('buf0_R_1_load_1', fft.cpp:78) on array 'buf0_R_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf0_R_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop1' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('buf1_R_3_load_1', fft.cpp:80) on array 'buf1_R_3' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf1_R_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 29, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.825 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.574 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop2' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('buf0_R_1_load_7', fft.cpp:80) on array 'buf0_R_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf0_R_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 29, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.896 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop3' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('buf1_R_1_load_7', fft.cpp:80) on array 'buf1_R_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf1_R_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 30, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.936 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.628 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop4' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('buf0_R_load_9', fft.cpp:80) on array 'buf0_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf0_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 30, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.026 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.677 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop5' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('buf1_R_load_9', fft.cpp:80) on array 'buf1_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf1_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 30, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.137 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop6' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('buf0_R_load_6', fft.cpp:80) on array 'buf0_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf0_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 30, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.068 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.673 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop7' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('buf1_R_load_6', fft.cpp:80) on array 'buf1_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf1_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 30, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.073 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.784 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop8' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('buf0_R_load_3', fft.cpp:80) on array 'buf0_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf0_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 30, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.068 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('buf1_R_load_3', fft.cpp:80) on array 'buf1_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf1_R'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_1_write_ln88', fft.cpp:88) of variable 'bitcast_ln88', fft.cpp:88 on array 'OUT_R_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_2_write_ln86', fft.cpp:86) of variable 'bitcast_ln86_4', fft.cpp:86 on array 'OUT_R_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 29, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.624 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.648 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_All_Loop' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_All_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.737 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop1' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop2' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop2' is 5575 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.428 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop3' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop3' is 6221 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.413 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop4' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop4' is 6413 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.487 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop5' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop5' is 6413 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.654 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop6' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop6' is 6413 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.625 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop7' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop7' is 6413 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.603 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop8' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop8' is 6413 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.625 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop9' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.571 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'OUT_R_0', 'OUT_I_0', 'X_R', 'X_I' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.7 seconds; current allocated memory: 1.391 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf0_R_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.568 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.417 seconds; current allocated memory: 1.391 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 200.60 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 39 seconds. CPU system time: 4 seconds. Elapsed time: 49.074 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 42 seconds. Total CPU system time: 5 seconds. Total elapsed time: 51.913 seconds; peak allocated memory: 1.391 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 6 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file coefficients1024.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.614 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'bit_reverse(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<1>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<2>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<3>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<4>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<5>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<6>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<7>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<8>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<9>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<10>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:27:8)
INFO: [HLS 214-248] Applying array_partition to 'buf0_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:27:22)
INFO: [HLS 214-248] Applying array_partition to 'buf1_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:28:8)
INFO: [HLS 214-248] Applying array_partition to 'buf1_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:28:22)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.969 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.391 GB.
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:53) in function 'dft' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'All_Loop' (fft.cpp:53) in function 'dft' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Reversal_Loop' (fft.cpp:53) in function 'dft' completely with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:72) in function 'dft' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'dft' partially with a factor of 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.981 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:57:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:58:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.1' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.1' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.2' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.2' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.836 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('buf0_R_1_load_1', fft.cpp:78) on array 'buf0_R_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf0_R_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop1' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('buf1_R_3_load_1', fft.cpp:80) on array 'buf1_R_3' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf1_R_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 26, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.812 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop2' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('buf0_R_1_load_7', fft.cpp:80) on array 'buf0_R_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf0_R_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 26, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.861 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.545 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop3' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('buf1_R_1_load_7', fft.cpp:80) on array 'buf1_R_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf1_R_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.895 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.573 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop4' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('buf0_R_load_9', fft.cpp:80) on array 'buf0_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf0_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.981 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.603 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop5' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('buf1_R_load_9', fft.cpp:80) on array 'buf1_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf1_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.036 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.609 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop6' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('buf0_R_load_6', fft.cpp:80) on array 'buf0_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf0_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.034 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.609 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop7' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('buf1_R_load_6', fft.cpp:80) on array 'buf1_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf1_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.032 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.614 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop8' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('buf0_R_load_3', fft.cpp:80) on array 'buf0_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf0_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.053 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.613 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('buf1_R_load_3', fft.cpp:80) on array 'buf1_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf1_R'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_1_write_ln88', fft.cpp:88) of variable 'bitcast_ln88', fft.cpp:88 on array 'OUT_R_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_2_write_ln86', fft.cpp:86) of variable 'bitcast_ln86_4', fft.cpp:86 on array 'OUT_R_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 26, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.098 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.565 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.591 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.859 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_All_Loop' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_All_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.74 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_8_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop1' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_8_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop2' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_8_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.284 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop3' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop3' is 5324 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_8_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.35 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop4' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop4' is 5644 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_8_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.433 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop5' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop5' is 5644 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_8_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.574 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop6' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop6' is 5644 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_8_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.558 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop7' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop7' is 5644 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_8_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.562 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop8' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop8' is 5644 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_8_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.557 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop9' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_8_full_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.507 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'OUT_R_0', 'OUT_I_0', 'X_R', 'X_I' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_8_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.647 seconds; current allocated memory: 1.391 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf0_R_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.486 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.414 seconds; current allocated memory: 1.391 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 175.38 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 37 seconds. CPU system time: 4 seconds. Elapsed time: 47.047 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 40 seconds. Total CPU system time: 5 seconds. Total elapsed time: 49.875 seconds; peak allocated memory: 1.391 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file coefficients1024.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.614 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'bit_reverse(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<1>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<2>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<3>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<4>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<5>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<6>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<7>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<8>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<9>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<10>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:27:8)
INFO: [HLS 214-248] Applying array_partition to 'buf0_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:27:22)
INFO: [HLS 214-248] Applying array_partition to 'buf1_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:28:8)
INFO: [HLS 214-248] Applying array_partition to 'buf1_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:28:22)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.961 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.412 GB.
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:53) in function 'dft' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'All_Loop' (fft.cpp:53) in function 'dft' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Reversal_Loop' (fft.cpp:53) in function 'dft' completely with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:72) in function 'dft' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'dft' partially with a factor of 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:57:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:58:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.1' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.1' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.2' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.2' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.895 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.412 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('buf0_R_1_load_1', fft.cpp:78) on array 'buf0_R_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf0_R_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 17, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 1.412 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop1' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('buf1_R_3_load_1', fft.cpp:80) on array 'buf1_R_3' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf1_R_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 19, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.836 seconds; current allocated memory: 1.412 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop2' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('buf0_R_1_load_7', fft.cpp:80) on array 'buf0_R_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf0_R_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 19, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.412 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.427 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop3' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('buf1_R_1_load_7', fft.cpp:80) on array 'buf1_R_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf1_R_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 19, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.412 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop4' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('buf0_R_load_9', fft.cpp:80) on array 'buf0_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf0_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 19, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.168 seconds; current allocated memory: 1.412 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop5' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('buf1_R_load_9', fft.cpp:80) on array 'buf1_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf1_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 19, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.219 seconds; current allocated memory: 1.412 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop6' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('buf0_R_load_6', fft.cpp:80) on array 'buf0_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf0_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 19, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.222 seconds; current allocated memory: 1.412 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop7' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('buf1_R_load_6', fft.cpp:80) on array 'buf1_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf1_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 19, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.211 seconds; current allocated memory: 1.412 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.593 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop8' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('buf0_R_load_3', fft.cpp:80) on array 'buf0_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf0_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 19, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.259 seconds; current allocated memory: 1.412 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('buf1_R_load_3', fft.cpp:80) on array 'buf1_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf1_R'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_1_write_ln88', fft.cpp:88) of variable 'bitcast_ln88', fft.cpp:88 on array 'OUT_R_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_2_write_ln86', fft.cpp:86) of variable 'bitcast_ln86_4', fft.cpp:86 on array 'OUT_R_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 19, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.276 seconds; current allocated memory: 1.412 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 1.412 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.813 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_All_Loop' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_All_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.744 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop1' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.945 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop2' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.162 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop3' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.251 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop4' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.286 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop5' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.387 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop6' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.405 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop7' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.401 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop8' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.396 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop9' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.368 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'OUT_R_0', 'OUT_I_0', 'X_R', 'X_I' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.466 seconds; current allocated memory: 1.412 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf0_R_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.548 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.369 seconds; current allocated memory: 1.412 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 111.66 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 36 seconds. CPU system time: 4 seconds. Elapsed time: 45.931 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 39 seconds. Total CPU system time: 5 seconds. Total elapsed time: 48.72 seconds; peak allocated memory: 1.412 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file coefficients1024.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.596 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'bit_reverse(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<1>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<2>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<3>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<4>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<5>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<6>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<7>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<8>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<9>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<10>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:26:8)
INFO: [HLS 214-248] Applying array_partition to 'buf0_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:26:22)
INFO: [HLS 214-248] Applying array_partition to 'buf1_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:27:8)
INFO: [HLS 214-248] Applying array_partition to 'buf1_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:27:22)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:19:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.932 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.391 GB.
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:52) in function 'dft' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'All_Loop' (fft.cpp:52) in function 'dft' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Reversal_Loop' (fft.cpp:52) in function 'dft' completely with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:71) in function 'dft' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:68) in function 'dft' partially with a factor of 4.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:56:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:57:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.1' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.1' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.2' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.2' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:88:12)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.541 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.608 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.536 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.572 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.622 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.616 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.625 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.402 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.625 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.624 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_write_ln85', fft.cpp:85) of variable 'bitcast_ln85', fft.cpp:85 on array 'OUT_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.621 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.704 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_All_Loop' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_All_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.468 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop' is 5270 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop1' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop1' is 9087 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.698 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop2' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop2' is 11440 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.793 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop3' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop3' is 11192 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.853 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop4' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop4' is 11192 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.922 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop5' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop5' is 11192 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.928 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop6' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop6' is 11192 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.942 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop7' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop7' is 11192 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.938 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop8' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop8' is 11192 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.959 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop9' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.915 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'OUT_R_0', 'OUT_I_0', 'X_R', 'X_I' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.184 seconds; current allocated memory: 1.391 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf0_R_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 3.812 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.219 seconds; current allocated memory: 1.391 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 200.60 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26 seconds. CPU system time: 3 seconds. Elapsed time: 33.871 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 29 seconds. Total CPU system time: 4 seconds. Total elapsed time: 36.684 seconds; peak allocated memory: 1.391 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.475 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.151 seconds; peak allocated memory: 1.417 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file coefficients1024.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.564 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'bit_reverse(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<1>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_8<2>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<3>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_8<4>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<5>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_8<6>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<7>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_8<8>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<9>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_8<10>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:27:8)
INFO: [HLS 214-248] Applying array_partition to 'buf0_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:27:22)
INFO: [HLS 214-248] Applying array_partition to 'buf1_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:28:8)
INFO: [HLS 214-248] Applying array_partition to 'buf1_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:28:22)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.794 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.399 GB.
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:53) in function 'dft' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'All_Loop' (fft.cpp:53) in function 'dft' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Reversal_Loop' (fft.cpp:53) in function 'dft' completely with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:72) in function 'dft' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:100) in function 'dft' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'dft' partially with a factor of 4.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.125 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:57:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:58:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.1' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.1' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.2' (fft.cpp:117:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.2' (fft.cpp:118:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:119:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:120:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.4' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.4' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:117:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:118:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:119:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:120:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:117:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:118:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:119:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:120:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:117:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:118:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:119:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:120:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.7' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.6' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.5' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.4' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.348 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.399 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.399 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop1' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('buf0_R_2_addr_4_write_ln117', fft.cpp:117) of variable 'sub27_i1_2', fft.cpp:117 on array 'buf0_R_2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf0_R_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 29, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.634 seconds; current allocated memory: 1.399 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop2' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('buf1_R_7_addr_6_write_ln88', fft.cpp:88) of variable 'add33_i2_1', fft.cpp:88 on array 'buf1_R_7' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf1_R_7'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop2' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('buf1_R_7_addr_12_write_ln88', fft.cpp:88) of variable 'add33_i2_2', fft.cpp:88 on array 'buf1_R_7' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf1_R_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 32, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.829 seconds; current allocated memory: 1.399 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop3' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('buf0_R_1_addr_write_ln119', fft.cpp:119) of variable 'add33_i3_1', fft.cpp:119 on array 'buf0_R_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf0_R_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 30, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.682 seconds; current allocated memory: 1.399 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.608 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop4' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('buf1_R_7_addr_11_write_ln88', fft.cpp:88) of variable 'add33_i4', fft.cpp:88 on array 'buf1_R_7' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf1_R_7'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop4' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('buf1_R_7_addr_write_ln88', fft.cpp:88) of variable 'add33_i4_1', fft.cpp:88 on array 'buf1_R_7' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf1_R_7'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop4' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('buf1_R_7_addr_18_write_ln88', fft.cpp:88) of variable 'add33_i4_2', fft.cpp:88 on array 'buf1_R_7' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf1_R_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.984 seconds; current allocated memory: 1.399 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop5' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('buf0_R_addr_6_write_ln119', fft.cpp:119) of variable 'add33_i5', fft.cpp:119 on array 'buf0_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf0_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 30, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.723 seconds; current allocated memory: 1.399 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.642 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop6' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('buf1_R_7_addr_10_write_ln88', fft.cpp:88) of variable 'add33_i6', fft.cpp:88 on array 'buf1_R_7' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf1_R_7'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop6' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('buf1_R_7_addr_12_write_ln88', fft.cpp:88) of variable 'add33_i6_1', fft.cpp:88 on array 'buf1_R_7' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf1_R_7'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop6' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('buf1_R_7_addr_14_write_ln88', fft.cpp:88) of variable 'add33_i6_2', fft.cpp:88 on array 'buf1_R_7' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf1_R_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.052 seconds; current allocated memory: 1.399 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop7' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('buf0_R_addr_2_write_ln119', fft.cpp:119) of variable 'add33_i7', fft.cpp:119 on array 'buf0_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf0_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 30, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.711 seconds; current allocated memory: 1.399 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.648 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop8' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('buf1_R_7_addr_2_write_ln88', fft.cpp:88) of variable 'add33_i8', fft.cpp:88 on array 'buf1_R_7' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf1_R_7'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop8' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('buf1_R_7_addr_4_write_ln88', fft.cpp:88) of variable 'add33_i8_1', fft.cpp:88 on array 'buf1_R_7' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf1_R_7'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop8' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('buf1_R_7_addr_6_write_ln88', fft.cpp:88) of variable 'add33_i8_2', fft.cpp:88 on array 'buf1_R_7' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf1_R_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.057 seconds; current allocated memory: 1.399 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_write_ln117', fft.cpp:117) of variable 'bitcast_ln117', fft.cpp:117 on array 'OUT_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_1_write_ln119', fft.cpp:119) of variable 'bitcast_ln119', fft.cpp:119 on array 'OUT_R_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_3_write_ln119', fft.cpp:119) of variable 'bitcast_ln119_4', fft.cpp:119 on array 'OUT_R_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 30, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.009 seconds; current allocated memory: 1.399 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.616 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.626 seconds; current allocated memory: 1.399 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.623 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_All_Loop' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_All_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.213 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop1' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop2' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.308 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop3' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.982 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop4' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.359 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop5' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.074 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop6' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.561 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop7' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.116 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop8' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.648 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop9' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.145 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'OUT_R_0', 'OUT_I_0', 'X_R', 'X_I' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.812 seconds; current allocated memory: 1.399 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf0_R_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf1_R_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf1_R_7_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.246 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.266 seconds; current allocated memory: 1.399 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 200.60 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 33 seconds. CPU system time: 4 seconds. Elapsed time: 42.531 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 36 seconds. Total CPU system time: 5 seconds. Total elapsed time: 45.191 seconds; peak allocated memory: 1.399 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file coefficients1024.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.613 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'bit_reverse(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<1>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<2>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_8<3>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<4>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<5>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_8<6>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<7>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<8>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_8<9>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<10>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:27:8)
INFO: [HLS 214-248] Applying array_partition to 'buf0_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:27:22)
INFO: [HLS 214-248] Applying array_partition to 'buf1_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:28:8)
INFO: [HLS 214-248] Applying array_partition to 'buf1_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:28:22)
INFO: [HLS 214-248] Applying array_partition to 'buf2_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:29:8)
INFO: [HLS 214-248] Applying array_partition to 'buf2_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:29:22)
INFO: [HLS 214-248] Applying array_partition to 'buf3_R': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:30:8)
INFO: [HLS 214-248] Applying array_partition to 'buf3_I': Cyclic partitioning with factor 8 on dimension 1. (fft.cpp:30:22)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.113 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.389 GB.
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:59) in function 'dft' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'All_Loop' (fft.cpp:59) in function 'dft' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Reversal_Loop' (fft.cpp:59) in function 'dft' completely with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:78) in function 'dft' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:75) in function 'dft' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:106) in function 'dft' partially with a factor of 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.971 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:63:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:64:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.1' (fft.cpp:92:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.1' (fft.cpp:93:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:94:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:95:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf2_R.2' (fft.cpp:92:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf2_I.2' (fft.cpp:93:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf2_R' (fft.cpp:94:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf2_I' (fft.cpp:95:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf3_R.4' (fft.cpp:123:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf3_I.4' (fft.cpp:124:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf3_R' (fft.cpp:125:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf3_I' (fft.cpp:126:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:92:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:93:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:94:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:95:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:92:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:93:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:94:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:95:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf2_R' (fft.cpp:123:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf2_I' (fft.cpp:124:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf2_R' (fft.cpp:125:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf2_I' (fft.cpp:126:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf3_R' (fft.cpp:94:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf3_I' (fft.cpp:95:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf3_R' (fft.cpp:92:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf3_I' (fft.cpp:93:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:92:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:93:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:94:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:95:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:123:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:124:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:125:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:126:12)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_R.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_R.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_R.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_R.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_R.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_R.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_R.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_R' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_I.7' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_I.6' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_I.5' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_I.4' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_I.3' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_I.2' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_I.1' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf2_I' (fft.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_R.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_R.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_R.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_R.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_R.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_R.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_R.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_R' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_I.7' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_I.6' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_I.5' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_I.4' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_I.3' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_I.2' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_I.1' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf3_I' (fft.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.422 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop1' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('buf2_R_7_addr_write_ln94', fft.cpp:94) of variable 'add33_i1_1', fft.cpp:94 on array 'buf2_R_7' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf2_R_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 29, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.622 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.634 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.952 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.445 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.412 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop5' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('buf1_R_load_4', fft.cpp:117) on array 'buf1_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf1_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 29, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.799 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.754 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop6' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('buf3_R_7_addr_2_write_ln94', fft.cpp:94) of variable 'add33_i6', fft.cpp:94 on array 'buf3_R_7' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf3_R_7'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop6' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('buf3_R_7_addr_4_write_ln94', fft.cpp:94) of variable 'add33_i6_1', fft.cpp:94 on array 'buf3_R_7' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf3_R_7'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop6' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('buf3_R_7_addr_6_write_ln94', fft.cpp:94) of variable 'add33_i6_2', fft.cpp:94 on array 'buf3_R_7' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf3_R_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.297 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.457 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop8' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('buf0_R_load_3', fft.cpp:117) on array 'buf0_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf0_R'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 30, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.864 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.686 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_write_ln92', fft.cpp:92) of variable 'bitcast_ln92', fft.cpp:92 on array 'OUT_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.917 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.815 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_All_Loop' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_All_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.659 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop' is 5270 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop1' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.683 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop2' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop2' is 17832 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.022 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop3' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.61 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop4' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop4' is 11192 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.169 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop5' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.001 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop6' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.591 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop7' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.253 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop8' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop8' is 6413 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.224 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop9' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.539 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'OUT_R_0', 'OUT_I_0', 'X_R', 'X_I' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.239 seconds; current allocated memory: 1.389 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf0_R_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf2_R_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf2_R_7_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.605 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.369 seconds; current allocated memory: 1.389 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 200.60 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 33 seconds. CPU system time: 4 seconds. Elapsed time: 42.995 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 37 seconds. Total CPU system time: 5 seconds. Total elapsed time: 45.851 seconds; peak allocated memory: 1.389 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file coefficients1024.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.614 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'bit_reverse(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<1>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<2>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<3>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<4>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<5>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<6>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<7>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<8>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<9>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<10>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:27:8)
INFO: [HLS 214-248] Applying array_partition to 'buf0_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:27:22)
INFO: [HLS 214-248] Applying array_partition to 'buf1_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:28:8)
INFO: [HLS 214-248] Applying array_partition to 'buf1_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:28:22)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.028 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.400 GB.
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:53) in function 'dft' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'All_Loop' (fft.cpp:53) in function 'dft' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Reversal_Loop' (fft.cpp:53) in function 'dft' completely with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:72) in function 'dft' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'dft' partially with a factor of 4.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.571 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:57:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:58:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.1' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.1' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.2' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.2' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.637 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.400 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.400 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop1' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('buf1_R_3_addr_2_write_ln86', fft.cpp:86) of variable 'sub27_i1_1', fft.cpp:86 on array 'buf1_R_3' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf1_R_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 54, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.556 seconds; current allocated memory: 1.400 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop2' (loop 'DFT_Loop'): Unable to schedule 'load' operation ('buf0_R_1_load_2', fft.cpp:78) on array 'buf0_R_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf0_R_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 29, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 1.400 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.534 seconds; current allocated memory: 1.400 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.641 seconds; current allocated memory: 1.400 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.638 seconds; current allocated memory: 1.400 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.400 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.637 seconds; current allocated memory: 1.400 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.633 seconds; current allocated memory: 1.400 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_write_ln86', fft.cpp:86) of variable 'bitcast_ln86', fft.cpp:86 on array 'OUT_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.639 seconds; current allocated memory: 1.400 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.414 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.409 seconds; current allocated memory: 1.400 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.693 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_All_Loop' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_All_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.391 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop' is 5270 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop1' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.707 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop2' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop3' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop3' is 11192 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.874 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop4' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop4' is 11192 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.948 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop5' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop5' is 11192 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.955 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop6' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop6' is 11192 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.945 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop7' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop7' is 11192 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.957 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop8' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop8' is 11192 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.965 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop9' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.928 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'OUT_R_0', 'OUT_I_0', 'X_R', 'X_I' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.205 seconds; current allocated memory: 1.400 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf0_R_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 3.88 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.235 seconds; current allocated memory: 1.400 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 200.60 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26 seconds. CPU system time: 3 seconds. Elapsed time: 34.504 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 29 seconds. Total CPU system time: 4 seconds. Total elapsed time: 37.315 seconds; peak allocated memory: 1.400 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file coefficients1024.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.608 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'bit_reverse(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<1>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<2>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<3>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<4>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<5>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<6>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<7>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<8>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<9>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<10>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:27:8)
INFO: [HLS 214-248] Applying array_partition to 'buf0_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:27:22)
INFO: [HLS 214-248] Applying array_partition to 'buf1_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:28:8)
INFO: [HLS 214-248] Applying array_partition to 'buf1_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:28:22)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.026 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.389 GB.
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:53) in function 'dft' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'All_Loop' (fft.cpp:53) in function 'dft' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Reversal_Loop' (fft.cpp:53) in function 'dft' completely with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:72) in function 'dft' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'dft' partially with a factor of 4.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:57:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:58:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.1' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.1' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.2' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.2' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.533 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.353 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.503 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.578 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.669 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.622 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.631 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.411 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.641 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.425 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_write_ln86', fft.cpp:86) of variable 'bitcast_ln86', fft.cpp:86 on array 'OUT_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 27, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.631 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.718 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_All_Loop' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_All_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop' is 5270 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop1' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop1' is 9087 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.703 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop2' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop2' is 11440 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.805 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop3' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop3' is 11192 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.858 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop4' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop4' is 11192 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.937 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop5' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop5' is 11192 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.941 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop6' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop6' is 11192 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.939 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop7' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop7' is 11192 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.944 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop8' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop8' is 11192 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.945 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop9' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.913 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'OUT_R_0', 'OUT_I_0', 'X_R', 'X_I' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_9_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.389 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf0_R_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 3.896 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.234 seconds; current allocated memory: 1.389 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 200.60 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26 seconds. CPU system time: 3 seconds. Elapsed time: 34.151 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 29 seconds. Total CPU system time: 4 seconds. Total elapsed time: 36.989 seconds; peak allocated memory: 1.389 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.34ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 3.34 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file coefficients1024.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'bit_reverse(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<1>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<2>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<3>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<4>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<5>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<6>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<7>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<8>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<9>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<10>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:27:8)
INFO: [HLS 214-248] Applying array_partition to 'buf0_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:27:22)
INFO: [HLS 214-248] Applying array_partition to 'buf1_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:28:8)
INFO: [HLS 214-248] Applying array_partition to 'buf1_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:28:22)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.988 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.392 GB.
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:53) in function 'dft' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'All_Loop' (fft.cpp:53) in function 'dft' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Reversal_Loop' (fft.cpp:53) in function 'dft' completely with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:72) in function 'dft' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'dft' partially with a factor of 4.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.585 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:57:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:58:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.1' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.1' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.2' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.2' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.788 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.392 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 37, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.392 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.473 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 39, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.392 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.483 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.776 seconds; current allocated memory: 1.392 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.742 seconds; current allocated memory: 1.392 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.807 seconds; current allocated memory: 1.392 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.537 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.823 seconds; current allocated memory: 1.392 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.546 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.897 seconds; current allocated memory: 1.392 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.816 seconds; current allocated memory: 1.392 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.547 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.823 seconds; current allocated memory: 1.392 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.545 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_write_ln86', fft.cpp:86) of variable 'bitcast_ln86', fft.cpp:86 on array 'OUT_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.815 seconds; current allocated memory: 1.392 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.616 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.392 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.762 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_All_Loop' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_All_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.486 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop' is 7457 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop1' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop1' is 13131 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.824 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop2' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop2' is 16116 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop3' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop3' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.991 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop4' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop4' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.082 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop5' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop5' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.078 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop6' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop6' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.181 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop7' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop7' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.083 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop8' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop8' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.083 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop9' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.062 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'OUT_R_0', 'OUT_I_0', 'X_R', 'X_I' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.358 seconds; current allocated memory: 1.392 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf0_R_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 3.827 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.266 seconds; current allocated memory: 1.392 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 301.30 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 30 seconds. CPU system time: 3 seconds. Elapsed time: 39.408 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 34 seconds. Total CPU system time: 4 seconds. Total elapsed time: 42.236 seconds; peak allocated memory: 1.392 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.34ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 3.34 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 100.391 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 103.29 seconds; peak allocated memory: 1.391 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.34ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 3.34 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 106.799 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 109.559 seconds; peak allocated memory: 1.391 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.34ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 3.34 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 102.146 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 104.691 seconds; peak allocated memory: 1.447 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.319ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 3.319 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file coefficients1024.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'bit_reverse(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<1>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<2>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<3>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<4>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<5>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<6>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<7>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<8>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<9>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<10>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:27:8)
INFO: [HLS 214-248] Applying array_partition to 'buf0_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:27:22)
INFO: [HLS 214-248] Applying array_partition to 'buf1_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:28:8)
INFO: [HLS 214-248] Applying array_partition to 'buf1_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:28:22)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.684 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.445 GB.
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:53) in function 'dft' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'All_Loop' (fft.cpp:53) in function 'dft' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Reversal_Loop' (fft.cpp:53) in function 'dft' completely with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:72) in function 'dft' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'dft' partially with a factor of 4.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.474 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:57:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:58:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.1' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.1' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.2' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.2' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.745 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 37, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 39, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.599 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.461 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.755 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.511 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.746 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.755 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.752 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.756 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_write_ln86', fft.cpp:86) of variable 'bitcast_ln86', fft.cpp:86 on array 'OUT_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.762 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.716 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_All_Loop' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_All_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.402 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop' is 7457 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop1' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop1' is 13131 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.768 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop2' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop2' is 16116 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.874 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop3' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop3' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.928 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop4' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop4' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.034 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop5' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop5' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.007 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop6' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop6' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.026 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop7' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop7' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.022 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop8' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop8' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.024 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop9' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.982 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'OUT_R_0', 'OUT_I_0', 'X_R', 'X_I' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.224 seconds; current allocated memory: 1.445 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf0_R_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.55 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.118 seconds; current allocated memory: 1.445 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 301.30 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 28 seconds. CPU system time: 3 seconds. Elapsed time: 36.172 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 32 seconds. Total CPU system time: 4 seconds. Total elapsed time: 38.753 seconds; peak allocated memory: 1.445 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.31ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 3.31 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file coefficients1024.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.582 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'bit_reverse(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<1>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<2>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<3>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<4>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<5>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<6>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<7>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<8>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<9>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<10>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:27:8)
INFO: [HLS 214-248] Applying array_partition to 'buf0_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:27:22)
INFO: [HLS 214-248] Applying array_partition to 'buf1_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:28:8)
INFO: [HLS 214-248] Applying array_partition to 'buf1_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:28:22)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.676 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.443 GB.
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:53) in function 'dft' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'All_Loop' (fft.cpp:53) in function 'dft' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Reversal_Loop' (fft.cpp:53) in function 'dft' completely with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:72) in function 'dft' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'dft' partially with a factor of 4.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.468 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:57:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:58:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.1' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.1' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.2' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.2' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.491 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 37, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.452 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 39, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.595 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.464 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.688 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.752 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.507 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.753 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.748 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.752 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.755 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.514 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_write_ln86', fft.cpp:86) of variable 'bitcast_ln86', fft.cpp:86 on array 'OUT_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.757 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.479 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_All_Loop' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_All_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.406 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop' is 7457 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop1' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop1' is 13131 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.769 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop2' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop2' is 16116 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.865 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop3' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop3' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.927 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop4' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop4' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.007 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop5' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop5' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.016 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop6' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop6' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.022 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop7' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop7' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.025 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop8' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop8' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.013 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop9' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.979 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'OUT_R_0', 'OUT_I_0', 'X_R', 'X_I' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.197 seconds; current allocated memory: 1.443 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf0_R_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 3.483 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.114 seconds; current allocated memory: 1.443 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 307.31 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 28 seconds. CPU system time: 3 seconds. Elapsed time: 35.745 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 31 seconds. Total CPU system time: 4 seconds. Total elapsed time: 38.3 seconds; peak allocated memory: 1.443 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file coefficients1024.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.599 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'bit_reverse(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<1>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<2>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<3>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<4>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<5>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<6>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<7>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<8>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<9>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<10>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:27:8)
INFO: [HLS 214-248] Applying array_partition to 'buf0_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:27:22)
INFO: [HLS 214-248] Applying array_partition to 'buf1_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:28:8)
INFO: [HLS 214-248] Applying array_partition to 'buf1_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:28:22)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.643 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.448 GB.
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:53) in function 'dft' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'All_Loop' (fft.cpp:53) in function 'dft' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Reversal_Loop' (fft.cpp:53) in function 'dft' completely with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:72) in function 'dft' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'dft' partially with a factor of 4.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.465 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:57:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:58:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.1' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.1' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.2' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.2' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.498 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 37, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 39, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.618 seconds; current allocated memory: 1.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.439 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.631 seconds; current allocated memory: 1.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.696 seconds; current allocated memory: 1.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.507 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.748 seconds; current allocated memory: 1.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.502 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.752 seconds; current allocated memory: 1.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.507 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.744 seconds; current allocated memory: 1.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.511 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.745 seconds; current allocated memory: 1.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.507 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.749 seconds; current allocated memory: 1.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.505 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_write_ln86', fft.cpp:86) of variable 'bitcast_ln86', fft.cpp:86 on array 'OUT_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.754 seconds; current allocated memory: 1.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.479 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.476 seconds; current allocated memory: 1.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_All_Loop' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_All_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.403 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop' is 7457 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop1' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop1' is 13131 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.758 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop2' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop2' is 16116 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.868 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop3' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop3' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.919 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop4' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop4' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop5' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop5' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.013 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop6' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop6' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop7' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop7' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.018 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop8' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop8' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.021 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop9' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'OUT_R_0', 'OUT_I_0', 'X_R', 'X_I' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.197 seconds; current allocated memory: 1.448 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf0_R_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.497 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.132 seconds; current allocated memory: 1.448 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 301.30 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 28 seconds. CPU system time: 3 seconds. Elapsed time: 35.64 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 31 seconds. Total CPU system time: 4 seconds. Total elapsed time: 38.146 seconds; peak allocated memory: 1.448 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 98.437 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 100.842 seconds; peak allocated memory: 1.450 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 99.313 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 101.915 seconds; peak allocated memory: 1.434 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file coefficients1024.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
WARNING: [HLS 207-5560] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type  (fft.cpp:33:38)
WARNING: [HLS 207-5560] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type  (fft.cpp:34:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'bit_reverse(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<1>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<2>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<3>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<4>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<5>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<6>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<7>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<8>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<9>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_4<10>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:27:8)
INFO: [HLS 214-248] Applying array_partition to 'buf0_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:27:22)
INFO: [HLS 214-248] Applying array_partition to 'buf1_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:28:8)
INFO: [HLS 214-248] Applying array_partition to 'buf1_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:28:22)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'X_R' (fft.cpp:20:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'X_I' (fft.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.792 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.443 GB.
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:53) in function 'dft' automatically.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:72) in function 'dft' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'dft' partially with a factor of 4.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:57:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:58:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.1' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.1' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.2' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.2' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I' (fft.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R' (fft.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'gmem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'gmem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I' (fft.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R' (fft.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'gmem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'gmem'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.693 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 37, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 39, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.616 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.466 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.664 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.493 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.799 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.561 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.781 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.758 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.522 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.768 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.762 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.525 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.766 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.518 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule bus request operation ('gmem_addr_3_req', fft.cpp:87) on port 'gmem' (fft.cpp:87) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule bus request operation ('gmem_addr_4_req', fft.cpp:88) on port 'gmem' (fft.cpp:88) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule bus request operation ('gmem_addr_5_req', fft.cpp:89) on port 'gmem' (fft.cpp:89) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule bus request operation ('gmem_addr_6_req', fft.cpp:86) on port 'gmem' (fft.cpp:86) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule bus request operation ('gmem_addr_13_req', fft.cpp:89) on port 'gmem' (fft.cpp:89) due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule bus request operation ('gmem_addr_17_req', fft.cpp:89) on port 'gmem' (fft.cpp:89) due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 124, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.103 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (4.0738ns) exceeds the target (target clock period: 3.33ns, clock uncertainty: 0ns, effective delay budget: 3.33ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fsub' operation ('t_R_9', fft.cpp:83) (4.07 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.565 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.708 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_All_Loop' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_All_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.385 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop' is 7457 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop1' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop1' is 13131 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.785 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop2' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop2' is 16116 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop3' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop3' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.932 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop4' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop4' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.041 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop5' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop5' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.045 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop6' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop6' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.031 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop7' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop7' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.049 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop8' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop8' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.065 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop9' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_64ns_64ns_64_2_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.061 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'OUT_R', 'OUT_I' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.482 seconds; current allocated memory: 1.443 GB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dft_add_64ns_64ns_64_2_1_Adder_0'
INFO: [RTMG 210-279] Implementing memory 'dft_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf0_R_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.84 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.082 seconds; current allocated memory: 1.443 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 245.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 30 seconds. CPU system time: 3 seconds. Elapsed time: 38.112 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 33 seconds. Total CPU system time: 4 seconds. Total elapsed time: 40.685 seconds; peak allocated memory: 1.443 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.34ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 3.34 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file coefficients1024.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
WARNING: [HLS 207-5560] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type  (fft.cpp:31:38)
WARNING: [HLS 207-5560] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type  (fft.cpp:32:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.652 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'bit_reverse(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<1>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<2>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<3>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<4>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<5>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<6>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<7>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<8>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<9>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<10>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:25:8)
INFO: [HLS 214-248] Applying array_partition to 'buf0_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:25:22)
INFO: [HLS 214-248] Applying array_partition to 'buf1_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:26:8)
INFO: [HLS 214-248] Applying array_partition to 'buf1_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:26:22)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'X_R' (fft.cpp:18:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'X_I' (fft.cpp:18:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.727 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.442 GB.
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:51) in function 'dft' automatically.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:70) in function 'dft' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:67) in function 'dft' partially with a factor of 4.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:55:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:56:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.1' (fft.cpp:84:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.1' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.2' (fft.cpp:84:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.2' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:84:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:84:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:84:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:84:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:84:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:84:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:84:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:12)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I' (fft.cpp:18).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R' (fft.cpp:18).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'gmem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'gmem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I' (fft.cpp:18).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R' (fft.cpp:18).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'gmem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'gmem'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.72 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 37, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 39, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.628 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.644 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.469 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.711 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.766 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.514 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.769 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.759 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.522 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.523 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.765 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule bus request operation ('gmem_addr_3_req', fft.cpp:85) on port 'gmem' (fft.cpp:85) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule bus request operation ('gmem_addr_4_req', fft.cpp:86) on port 'gmem' (fft.cpp:86) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule bus request operation ('gmem_addr_5_req', fft.cpp:87) on port 'gmem' (fft.cpp:87) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule bus request operation ('gmem_addr_6_req', fft.cpp:84) on port 'gmem' (fft.cpp:84) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule bus request operation ('gmem_addr_13_req', fft.cpp:87) on port 'gmem' (fft.cpp:87) due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule bus request operation ('gmem_addr_17_req', fft.cpp:87) on port 'gmem' (fft.cpp:87) due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 124, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.115 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (4.0738ns) exceeds the target (target clock period: 3.34ns, clock uncertainty: 0ns, effective delay budget: 3.34ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fsub' operation ('t_R_9', fft.cpp:81) (4.07 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.787 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.551 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_All_Loop' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_All_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.384 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop' is 7457 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop1' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop1' is 13131 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.771 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop2' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop2' is 16116 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.879 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop3' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop3' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.935 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop4' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop4' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.019 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop5' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop5' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.026 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop6' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop6' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.031 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop7' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop7' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop8' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop8' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.033 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop9' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_64ns_64ns_64_2_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.047 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'OUT_R', 'OUT_I' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.432 seconds; current allocated memory: 1.442 GB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dft_add_64ns_64ns_64_2_1_Adder_0'
INFO: [RTMG 210-279] Implementing memory 'dft_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf0_R_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.614 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.442 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 245.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 30 seconds. CPU system time: 3 seconds. Elapsed time: 37.466 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 33 seconds. Total CPU system time: 4 seconds. Total elapsed time: 40.059 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.34ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 3.34 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file coefficients1024.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
WARNING: [HLS 207-5560] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type  (fft.cpp:31:38)
WARNING: [HLS 207-5560] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type  (fft.cpp:32:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.603 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'bit_reverse(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<1>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<2>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<3>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<4>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<5>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<6>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<7>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<8>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<9>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<10>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:25:8)
INFO: [HLS 214-248] Applying array_partition to 'buf0_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:25:22)
INFO: [HLS 214-248] Applying array_partition to 'buf1_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:26:8)
INFO: [HLS 214-248] Applying array_partition to 'buf1_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:26:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.668 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.443 GB.
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:51) in function 'dft' automatically.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:70) in function 'dft' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:67) in function 'dft' partially with a factor of 4.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:55:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:56:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.1' (fft.cpp:84:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.1' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.2' (fft.cpp:84:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.2' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:84:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:84:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:84:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:84:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:84:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:84:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:84:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:12)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I' (fft.cpp:18).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R' (fft.cpp:18).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R' (fft.cpp:18).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I' (fft.cpp:18).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I' (fft.cpp:18).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R' (fft.cpp:18).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R' (fft.cpp:18).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I' (fft.cpp:18).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.531 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 37, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 39, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.617 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.464 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.653 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.489 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.786 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.775 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.527 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.523 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.776 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.529 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 36, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.626 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.736 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_All_Loop' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_All_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.418 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop' is 7457 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop1' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop1' is 13131 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.797 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop2' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop2' is 16116 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.917 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop3' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop3' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.948 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop4' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop4' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.042 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop5' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop5' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.051 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop6' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop6' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.084 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop7' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop7' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.053 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop8' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop8' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.051 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop9' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.979 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'X_R', 'X_I', 'OUT_R', 'OUT_I' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.638 seconds; current allocated memory: 1.443 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf0_R_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 3.615 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.826 seconds; current allocated memory: 1.443 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 307.31 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 27 seconds. CPU system time: 3 seconds. Elapsed time: 34.987 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 30 seconds. Total CPU system time: 4 seconds. Total elapsed time: 37.565 seconds; peak allocated memory: 1.443 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.34ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 3.34 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file coefficients1024.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
WARNING: [HLS 207-5560] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type  (fft.cpp:33:38)
WARNING: [HLS 207-5560] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type  (fft.cpp:34:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.622 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'bit_reverse(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<1>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<2>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<3>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<4>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<5>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<6>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<7>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<8>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<9>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<10>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:27:8)
INFO: [HLS 214-248] Applying array_partition to 'buf0_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:27:22)
INFO: [HLS 214-248] Applying array_partition to 'buf1_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:28:8)
INFO: [HLS 214-248] Applying array_partition to 'buf1_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:28:22)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'X_R' (fft.cpp:18:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'X_I' (fft.cpp:18:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.71 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.447 GB.
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:53) in function 'dft' automatically.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:72) in function 'dft' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'dft' partially with a factor of 4.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:57:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:58:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.1' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.1' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.2' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.2' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I' (fft.cpp:18).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R' (fft.cpp:18).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R' (fft.cpp:18).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I' (fft.cpp:18).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I' (fft.cpp:18).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R' (fft.cpp:18).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R' (fft.cpp:18).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I' (fft.cpp:18).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.49 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 37, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.446 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 39, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.617 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.448 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.639 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.699 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.757 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.761 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.761 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.519 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.762 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 36, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.618 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_All_Loop' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_All_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.363 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop' is 7457 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop1' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop1' is 13131 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.782 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop2' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop2' is 16116 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.876 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop3' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop3' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.924 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop4' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop4' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.017 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop5' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop5' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.018 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop6' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop6' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.025 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop7' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop7' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.031 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop8' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop8' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop9' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.954 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'OUT_R', 'OUT_I' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.634 seconds; current allocated memory: 1.447 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf0_R_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 3.467 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.447 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 307.31 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26 seconds. CPU system time: 3 seconds. Elapsed time: 34.273 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 29 seconds. Total CPU system time: 4 seconds. Total elapsed time: 36.794 seconds; peak allocated memory: 1.447 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.34ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 3.34 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
ERROR: [COSIM 212-366] Cannot delete directory  'sim/verilog': it is being used by another program. Please close the program and try again.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.886 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.39 seconds; peak allocated memory: 1.443 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.34ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 3.34 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.579 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.016 seconds; peak allocated memory: 1.448 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.34ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 3.34 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file coefficients1024.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'bit_reverse(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<1>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<2>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<3>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<4>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<5>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<6>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<7>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<8>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<9>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<10>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:27:8)
INFO: [HLS 214-248] Applying array_partition to 'buf0_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:27:22)
INFO: [HLS 214-248] Applying array_partition to 'buf1_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:28:8)
INFO: [HLS 214-248] Applying array_partition to 'buf1_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:28:22)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:18:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'X_R' (fft.cpp:18:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'X_I' (fft.cpp:18:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.742 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.445 GB.
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:53) in function 'dft' automatically.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:72) in function 'dft' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:69) in function 'dft' partially with a factor of 4.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:57:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:58:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.1' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.1' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.2' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.2' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:89:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:87:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:89:12)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:28).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.658 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 37, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.441 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 39, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.604 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.641 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.697 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.755 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.506 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.753 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.752 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.507 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.756 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.755 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.511 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_write_ln86', fft.cpp:86) of variable 'bitcast_ln86', fft.cpp:86 on array 'OUT_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.777 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.714 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_All_Loop' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_All_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.418 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop' is 7457 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop1' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop1' is 13131 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop2' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop2' is 16116 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.879 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop3' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop3' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.924 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop4' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop4' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.022 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop5' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop5' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.027 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop6' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop6' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.028 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop7' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop7' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.029 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop8' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop8' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.037 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop9' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.983 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'OUT_R_0', 'OUT_I_0' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.206 seconds; current allocated memory: 1.445 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf0_R_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.576 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.139 seconds; current allocated memory: 1.445 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 301.30 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 29 seconds. CPU system time: 3 seconds. Elapsed time: 36.22 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 32 seconds. Total CPU system time: 4 seconds. Total elapsed time: 38.74 seconds; peak allocated memory: 1.445 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.34ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 3.34 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 72.019 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 74.554 seconds; peak allocated memory: 1.434 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.34ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 3.34 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.086 seconds; peak allocated memory: 1.433 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.34ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 3.34 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file coefficients1024.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'bit_reverse(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<1>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<2>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<3>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<4>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<5>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<6>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<7>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<8>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<9>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<10>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:26:8)
INFO: [HLS 214-248] Applying array_partition to 'buf0_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:26:22)
INFO: [HLS 214-248] Applying array_partition to 'buf1_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:27:8)
INFO: [HLS 214-248] Applying array_partition to 'buf1_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:27:22)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:18:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'X_R' (fft.cpp:18:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'X_I' (fft.cpp:18:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.764 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.444 GB.
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:52) in function 'dft' automatically.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:71) in function 'dft' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:68) in function 'dft' partially with a factor of 4.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:56:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:57:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.1' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.1' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.2' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.2' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:88:12)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.768 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 37, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 39, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.598 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.448 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.637 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.465 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.511 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.761 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.507 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.753 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.511 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.754 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.755 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.765 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.511 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_write_ln85', fft.cpp:85) of variable 'bitcast_ln85', fft.cpp:85 on array 'OUT_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.756 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.482 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.735 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_All_Loop' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_All_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.414 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop' is 7457 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop1' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop1' is 13131 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.774 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop2' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop2' is 16116 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.867 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop3' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop3' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop4' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop4' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.015 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop5' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop5' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.018 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop6' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop6' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.025 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop7' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop7' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.027 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop8' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop8' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.041 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop9' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.986 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'OUT_R_0', 'OUT_I_0' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.226 seconds; current allocated memory: 1.444 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf0_R_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.59 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.444 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 301.30 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 29 seconds. CPU system time: 2 seconds. Elapsed time: 36.437 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 32 seconds. Total CPU system time: 3 seconds. Total elapsed time: 38.939 seconds; peak allocated memory: 1.444 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.34ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 3.34 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 71.444 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 73.903 seconds; peak allocated memory: 1.443 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.34ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 3.34 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file coefficients1024.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.565 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'bit_reverse(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<1>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<2>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<3>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<4>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<5>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<6>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<7>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<8>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<9>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage<10>(float*, float*, float*, float*)' into 'dft(float*, float*, float*, float*)' (fft.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:26:8)
INFO: [HLS 214-248] Applying array_partition to 'buf0_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:26:22)
INFO: [HLS 214-248] Applying array_partition to 'buf1_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:27:8)
INFO: [HLS 214-248] Applying array_partition to 'buf1_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:27:22)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:18:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'X_R' (fft.cpp:18:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'X_I' (fft.cpp:18:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.798 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.447 GB.
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:52) in function 'dft' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'All_Loop' (fft.cpp:52) in function 'dft' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Reversal_Loop' (fft.cpp:52) in function 'dft' completely with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:71) in function 'dft' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:68) in function 'dft' partially with a factor of 4.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:56:13)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:57:13)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R.1' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I.1' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R.2' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I.2' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_R' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0_I' (fft.cpp:88:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_R' (fft.cpp:87:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1_I' (fft.cpp:88:12)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_R' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.3' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.2' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I.1' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0_I' (fft.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_R' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.3' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.2' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I.1' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf1_I' (fft.cpp:27).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.687 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 37, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 39, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.622 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.453 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.652 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.473 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.713 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.522 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.769 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.518 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.778 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.767 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.764 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.765 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'dft_Pipeline_DFT_Loop9' (loop 'DFT_Loop'): Unable to schedule 'store' operation ('OUT_R_0_addr_write_ln85', fft.cpp:85) of variable 'bitcast_ln85', fft.cpp:85 on array 'OUT_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OUT_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 40, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.762 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.489 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.723 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_All_Loop' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_All_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.417 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop' is 7457 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop1' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop1' is 13131 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.778 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop2' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop2' is 16116 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.877 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop3' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop3' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.938 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop4' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop4' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.026 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop5' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop5' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.031 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop6' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop6' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.032 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop7' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop7' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.037 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop8' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dft_Pipeline_DFT_Loop8' is 15556 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.038 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_DFT_Loop9' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_DFT_Loop9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.001 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_R' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/X_I' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'OUT_R_0', 'OUT_I_0' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_13_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.216 seconds; current allocated memory: 1.447 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dft_buf0_R_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.617 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.447 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 301.30 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 29 seconds. CPU system time: 2 seconds. Elapsed time: 36.713 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 32 seconds. Total CPU system time: 3 seconds. Total elapsed time: 39.242 seconds; peak allocated memory: 1.447 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.34ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 3.34 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./dft/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 71.721 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 74.171 seconds; peak allocated memory: 1.443 GB.
