Verified RTL with one master and two APB slave memory interfaces 
 Developed sequences for read/write operations including back-to-back transactions, wait state handling and error injection scenarios 
Added protocol assertions and functional coverage. 
