library IEEE;
use IEEE.std_logic_1164.ALL;

architecture behavioral of adder12x12_2 is
begin

	A2_Out <= std_logic_vector(resize(unsigned(In1), 15) + resize(unsigned(In2), 15) + resize(unsigned(In3), 15) + resize(unsigned(In4), 15));

end behavioral;

