# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../AXI_stream.srcs/sources_1/new/AXI_stream_master.sv" \
"../../../../AXI_stream.srcs/sources_1/new/AXI_stream_slave.sv" \
"../../../../AXI_stream.srcs/sim_1/new/tb_AXI_stream.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
