<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ID_MMFR1_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">ID_MMFR1_EL1, AArch32 Memory Model Feature Register 1</h1><p>The ID_MMFR1_EL1 characteristics are:</p><h2>Purpose</h2>
          <p>Provides information about the implemented memory model and memory management support in AArch32 state.</p>
        
          <p>Must be interpreted with <a href="AArch64-id_mmfr0_el1.html">ID_MMFR0_EL1</a>, <a href="AArch64-id_mmfr2_el1.html">ID_MMFR2_EL1</a>, <a href="AArch64-id_mmfr3_el1.html">ID_MMFR3_EL1</a>, and <a href="AArch64-id_mmfr4_el1.html">ID_MMFR4_EL1</a>.</p>
        
          <p>For general information about the interpretation of the ID registers see <span class="xref">'Principles of the ID scheme for fields in ID registers' in the ARMv8 ARM, section D7.1.3</span>.</p>
        <p>This 
        register
       is part of the Identification registers functional group.</p><h2>Configuration</h2><p>AArch64 System register ID_MMFR1_EL1
                is architecturally mapped to
              AArch32 System register <a href="AArch32-id_mmfr1.html">ID_MMFR1</a>.
          </p>
          <p>In an implementation that supports only AArch64 state, this register is <span class="arm-defined-word">UNKNOWN</span>.</p>
        <h2>Attributes</h2>
          <p>ID_MMFR1_EL1 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The ID_MMFR1_EL1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4"><a href="#BPred">BPred</a></td><td class="lr" colspan="4"><a href="#L1TstCln">L1TstCln</a></td><td class="lr" colspan="4"><a href="#L1Uni">L1Uni</a></td><td class="lr" colspan="4"><a href="#L1Hvd">L1Hvd</a></td><td class="lr" colspan="4"><a href="#L1UniSW">L1UniSW</a></td><td class="lr" colspan="4"><a href="#L1HvdSW">L1HvdSW</a></td><td class="lr" colspan="4"><a href="#L1UniVA">L1UniVA</a></td><td class="lr" colspan="4"><a href="#L1HvdVA">L1HvdVA</a></td></tr></tbody></table><h4 id="BPred">BPred, bits [31:28]
                  </h4>
              <p>Branch Predictor. Indicates branch predictor management requirements. Defined values are:</p>
            <table class="valuetable"><tr><th>BPred</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>No branch predictor, or no MMU present. Implies a fixed MPU configuration.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Branch predictor requires flushing on:</p>
                
                  <ul>
                    <li>
                      Enabling or disabling a stage of address translation.
                    </li>
                    <li>
                      Writing new data to instruction locations.
                    </li>
                    <li>
                      Writing new mappings to the translation tables.
                    </li>
                    <li>
                      Changes to the <a href="AArch32-ttbr0.html">TTBR0</a>, <a href="AArch32-ttbr1.html">TTBR1</a>, or <a href="AArch32-ttbcr.html">TTBCR</a> registers.
                    </li>
                    <li>
                      Changes to the ContextID or ASID, or to the FCSE ProcessID if this is supported.
                    </li>
                  </ul>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>Branch predictor requires flushing on:</p>
                
                  <ul>
                    <li>
                      Enabling or disabling a stage of address translation.
                    </li>
                    <li>
                      Writing new data to instruction locations.
                    </li>
                    <li>
                      Writing new mappings to the translation tables.
                    </li>
                    <li>
                      Any change to the <a href="AArch32-ttbr0.html">TTBR0</a>, <a href="AArch32-ttbr1.html">TTBR1</a>, or <a href="AArch32-ttbcr.html">TTBCR</a> registers without a change to the corresponding ContextID or ASID, or FCSE ProcessID if this is supported.
                    </li>
                  </ul>
                </td></tr><tr><td class="bitfield">0011</td><td>
                  <p>Branch predictor requires flushing only on writing new data to instruction locations.</p>
                </td></tr><tr><td class="bitfield">0100</td><td>
                  <p>For execution correctness, branch predictor requires no flushing at any time.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the permitted values are <span class="binarynumber">0010</span>, <span class="binarynumber">0011</span>, or <span class="binarynumber">0100</span>. For values other than <span class="binarynumber">0000</span> and <span class="binarynumber">0100</span> the ARM Architecture Reference Manual, or the product documentation, might give more information about the required maintenance.</p>
            <h4 id="L1TstCln">L1TstCln, bits [27:24]
                  </h4>
              <p>Level 1 cache Test and Clean. Indicates the supported Level 1 data cache test and clean operations, for Harvard or unified cache implementations. Defined values are:</p>
            <table class="valuetable"><tr><th>L1TstCln</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>None supported.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Supported Level 1 data cache test and clean operations are:</p>
                
                  <ul>
                    <li>
                      Test and clean data cache.
                    </li>
                  </ul>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>As for <span class="binarynumber">0001</span>, and adds:</p>
                
                  <ul>
                    <li>
                      Test, clean, and invalidate data cache.
                    </li>
                  </ul>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0000</span>.</p>
            <h4 id="L1Uni">L1Uni, bits [23:20]
                  </h4>
              <p>Level 1 Unified cache. Indicates the supported entire Level 1 cache maintenance operations for a unified cache implementation. Defined values are:</p>
            <table class="valuetable"><tr><th>L1Uni</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>None supported.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Supported entire Level 1 cache operations are:</p>
                
                  <ul>
                    <li>
                      Invalidate cache, including branch predictor if appropriate.
                    </li>
                    <li>
                      Invalidate branch predictor, if appropriate.
                    </li>
                  </ul>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>As for <span class="binarynumber">0001</span>, and adds:</p>
                
                  <ul>
                    <li>
                      Clean cache, using a recursive model that uses the cache dirty status bit.
                    </li>
                    <li>
                      Clean and invalidate cache, using a recursive model that uses the cache dirty status bit.
                    </li>
                  </ul>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0000</span>.</p>
            <h4 id="L1Hvd">L1Hvd, bits [19:16]
                  </h4>
              <p>Level 1 Harvard cache. Indicates the supported entire Level 1 cache maintenance operations for a Harvard cache implementation. Defined values are:</p>
            <table class="valuetable"><tr><th>L1Hvd</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>None supported.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Supported entire Level 1 cache operations are:</p>
                
                  <ul>
                    <li>
                      Invalidate instruction cache, including branch predictor if appropriate.
                    </li>
                    <li>
                      Invalidate branch predictor, if appropriate.
                    </li>
                  </ul>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>As for <span class="binarynumber">0001</span>, and adds:</p>
                
                  <ul>
                    <li>
                      Invalidate data cache.
                    </li>
                    <li>
                      Invalidate data cache and instruction cache, including branch predictor if appropriate.
                    </li>
                  </ul>
                </td></tr><tr><td class="bitfield">0011</td><td>
                  <p>As for <span class="binarynumber">0010</span>, and adds:</p>
                
                  <ul>
                    <li>
                      Clean data cache, using a recursive model that uses the cache dirty status bit.
                    </li>
                    <li>
                      Clean and invalidate data cache, using a recursive model that uses the cache dirty status bit.
                    </li>
                  </ul>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0000</span>.</p>
            <h4 id="L1UniSW">L1UniSW, bits [15:12]
                  </h4>
              <p>Level 1 Unified cache by Set/Way. Indicates the supported Level 1 cache line maintenance operations by set/way, for a unified cache implementation. Defined values are:</p>
            <table class="valuetable"><tr><th>L1UniSW</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>None supported.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Supported Level 1 unified cache line maintenance operations by set/way are:</p>
                
                  <ul>
                    <li>
                      Clean cache line by set/way.
                    </li>
                  </ul>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>As for <span class="binarynumber">0001</span>, and adds:</p>
                
                  <ul>
                    <li>
                      Clean and invalidate cache line by set/way.
                    </li>
                  </ul>
                </td></tr><tr><td class="bitfield">0011</td><td>
                  <p>As for <span class="binarynumber">0010</span>, and adds:</p>
                
                  <ul>
                    <li>
                      Invalidate cache line by set/way.
                    </li>
                  </ul>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0000</span>.</p>
            <h4 id="L1HvdSW">L1HvdSW, bits [11:8]
                  </h4>
              <p>Level 1 Harvard cache by Set/Way. Indicates the supported Level 1 cache line maintenance operations by set/way, for a Harvard cache implementation. Defined values are:</p>
            <table class="valuetable"><tr><th>L1HvdSW</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>None supported.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Supported Level 1 Harvard cache line maintenance operations by set/way are:</p>
                
                  <ul>
                    <li>
                      Clean data cache line by set/way.
                    </li>
                    <li>
                      Clean and invalidate data cache line by set/way.
                    </li>
                  </ul>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>As for <span class="binarynumber">0001</span>, and adds:</p>
                
                  <ul>
                    <li>
                      Invalidate data cache line by set/way.
                    </li>
                  </ul>
                </td></tr><tr><td class="bitfield">0011</td><td>
                  <p>As for <span class="binarynumber">0010</span>, and adds:</p>
                
                  <ul>
                    <li>
                      Invalidate instruction cache line by set/way.
                    </li>
                  </ul>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0000</span>.</p>
            <h4 id="L1UniVA">L1UniVA, bits [7:4]
                  </h4>
              <p>Level 1 Unified cache by Virtual Address. Indicates the supported Level 1 cache line maintenance operations by VA, for a unified cache implementation. Defined values are:</p>
            <table class="valuetable"><tr><th>L1UniVA</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>None supported.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Supported Level 1 unified cache line maintenance operations by VA are:</p>
                
                  <ul>
                    <li>
                      Clean cache line by VA.
                    </li>
                    <li>
                      Invalidate cache line by VA.
                    </li>
                    <li>
                      Clean and invalidate cache line by VA.
                    </li>
                  </ul>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>As for <span class="binarynumber">0001</span>, and adds:</p>
                
                  <ul>
                    <li>
                      Invalidate branch predictor by VA, if branch predictor is implemented.
                    </li>
                  </ul>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0000</span>.</p>
            <h4 id="L1HvdVA">L1HvdVA, bits [3:0]
                  </h4>
              <p>Level 1 Harvard cache by Virtual Address. Indicates the supported Level 1 cache line maintenance operations by VA, for a Harvard cache implementation. Defined values are:</p>
            <table class="valuetable"><tr><th>L1HvdVA</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>None supported.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Supported Level 1 Harvard cache line maintenance operations by VA are:</p>
                
                  <ul>
                    <li>
                      Clean data cache line by VA.
                    </li>
                    <li>
                      Invalidate data cache line by VA.
                    </li>
                    <li>
                      Clean and invalidate data cache line by VA.
                    </li>
                    <li>
                      Clean instruction cache line by VA.
                    </li>
                  </ul>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>As for <span class="binarynumber">0001</span>, and adds:</p>
                
                  <ul>
                    <li>
                      Invalidate branch predictor by VA, if branch predictor is implemented.
                    </li>
                  </ul>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0000</span>.</p>
            <div class="access_mechanisms"><h2>Accessing the ID_MMFR1_EL1</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRS with the following syntax:</p><p class="asm-code">MRS  &lt;Xt&gt;, &lt;systemreg&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;systemreg&gt;
      </th><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>ID_MMFR1_EL1</td><td>11</td><td>000</td><td>0000</td><td>0001</td><td>101</td></tr></table></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th class="accessibility_control" colspan="3">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">E2H</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>RO</td><td>
        n/a
      </td><td>RO</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>RO</td><td>RO</td><td>RO</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RO</td><td>RO</td></tr></table><p><p>This table applies to all instructions that can access this register.</p></p><h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section D1.13.2 (Synchronous exception prioritization) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i>. Subject to the prioritization rules, the following traps and enables are applicable when 
            accessing this register.
          </p></div><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==0
        :
      </p><ul><li><p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==1 &amp;&amp; HCR_EL2.TGE==0
        :
      </p><ul><li><p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
