
*** Running vivado
    with args -log Main_Driver.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main_Driver.tcl



****** Vivado v2022.2.1 (64-bit)
  **** SW Build 3719031 on Thu Dec  8 18:35:04 MST 2022
  **** IP Build 3718410 on Thu Dec  8 22:11:41 MST 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Main_Driver.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 394.578 ; gain = 68.160
Command: read_checkpoint -auto_incremental -incremental C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/utils_1/imports/synth_1/DDS_SineWave.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/utils_1/imports/synth_1/DDS_SineWave.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Main_Driver -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14360
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1215.137 ; gain = 409.156
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main_Driver' [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/sources_1/new/Main_Driver.vhd:41]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.runs/synth_1/.Xil/Vivado-35240-TS21590/realtime/clk_wiz_0_stub.v:5' bound to instance 'CLK_PORT_MAP' of component 'clk_wiz_0' [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/sources_1/new/Main_Driver.vhd:73]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.runs/synth_1/.Xil/Vivado-35240-TS21590/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.runs/synth_1/.Xil/Vivado-35240-TS21590/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-3491] module 'DDS_SineWave' declared at 'C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/sources_1/new/DDS_SineWave.vhd:6' bound to instance 'PWM_OUT' of component 'DDS_SineWave' [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/sources_1/new/Main_Driver.vhd:78]
INFO: [Synth 8-638] synthesizing module 'DDS_SineWave' [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/sources_1/new/DDS_SineWave.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'DDS_SineWave' (0#1) [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/sources_1/new/DDS_SineWave.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'Main_Driver' (0#1) [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/sources_1/new/Main_Driver.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element phase_U_accumulator_reg was removed.  [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/sources_1/new/DDS_SineWave.vhd:123]
WARNING: [Synth 8-6014] Unused sequential element PWM_U_Phase_delay_tmp_reg was removed.  [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/sources_1/new/DDS_SineWave.vhd:189]
WARNING: [Synth 8-3848] Net JC1 in module/entity Main_Driver does not have driver. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/sources_1/new/Main_Driver.vhd:34]
WARNING: [Synth 8-3848] Net JC2 in module/entity Main_Driver does not have driver. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/sources_1/new/Main_Driver.vhd:35]
WARNING: [Synth 8-3848] Net LED in module/entity Main_Driver does not have driver. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/sources_1/new/Main_Driver.vhd:37]
WARNING: [Synth 8-7129] Port frequency[31] in module DDS_SineWave is either unconnected or has no load
WARNING: [Synth 8-7129] Port frequency[30] in module DDS_SineWave is either unconnected or has no load
WARNING: [Synth 8-7129] Port frequency[29] in module DDS_SineWave is either unconnected or has no load
WARNING: [Synth 8-7129] Port frequency[28] in module DDS_SineWave is either unconnected or has no load
WARNING: [Synth 8-7129] Port frequency[27] in module DDS_SineWave is either unconnected or has no load
WARNING: [Synth 8-7129] Port frequency[26] in module DDS_SineWave is either unconnected or has no load
WARNING: [Synth 8-7129] Port frequency[25] in module DDS_SineWave is either unconnected or has no load
WARNING: [Synth 8-7129] Port frequency[24] in module DDS_SineWave is either unconnected or has no load
WARNING: [Synth 8-7129] Port frequency[23] in module DDS_SineWave is either unconnected or has no load
WARNING: [Synth 8-7129] Port frequency[22] in module DDS_SineWave is either unconnected or has no load
WARNING: [Synth 8-7129] Port frequency[21] in module DDS_SineWave is either unconnected or has no load
WARNING: [Synth 8-7129] Port frequency[20] in module DDS_SineWave is either unconnected or has no load
WARNING: [Synth 8-7129] Port frequency[19] in module DDS_SineWave is either unconnected or has no load
WARNING: [Synth 8-7129] Port frequency[18] in module DDS_SineWave is either unconnected or has no load
WARNING: [Synth 8-7129] Port frequency[17] in module DDS_SineWave is either unconnected or has no load
WARNING: [Synth 8-7129] Port frequency[16] in module DDS_SineWave is either unconnected or has no load
WARNING: [Synth 8-7129] Port frequency[15] in module DDS_SineWave is either unconnected or has no load
WARNING: [Synth 8-7129] Port frequency[14] in module DDS_SineWave is either unconnected or has no load
WARNING: [Synth 8-7129] Port frequency[13] in module DDS_SineWave is either unconnected or has no load
WARNING: [Synth 8-7129] Port frequency[12] in module DDS_SineWave is either unconnected or has no load
WARNING: [Synth 8-7129] Port frequency[11] in module DDS_SineWave is either unconnected or has no load
WARNING: [Synth 8-7129] Port frequency[10] in module DDS_SineWave is either unconnected or has no load
WARNING: [Synth 8-7129] Port frequency[9] in module DDS_SineWave is either unconnected or has no load
WARNING: [Synth 8-7129] Port frequency[8] in module DDS_SineWave is either unconnected or has no load
WARNING: [Synth 8-7129] Port frequency[7] in module DDS_SineWave is either unconnected or has no load
WARNING: [Synth 8-7129] Port frequency[6] in module DDS_SineWave is either unconnected or has no load
WARNING: [Synth 8-7129] Port frequency[5] in module DDS_SineWave is either unconnected or has no load
WARNING: [Synth 8-7129] Port frequency[4] in module DDS_SineWave is either unconnected or has no load
WARNING: [Synth 8-7129] Port frequency[3] in module DDS_SineWave is either unconnected or has no load
WARNING: [Synth 8-7129] Port frequency[2] in module DDS_SineWave is either unconnected or has no load
WARNING: [Synth 8-7129] Port frequency[1] in module DDS_SineWave is either unconnected or has no load
WARNING: [Synth 8-7129] Port frequency[0] in module DDS_SineWave is either unconnected or has no load
WARNING: [Synth 8-7129] Port JD1[4] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port JD2[10] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port JD2[9] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port JD2[8] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port JC1[4] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port JC1[3] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port JC1[2] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port JC1[1] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port JC2[10] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port JC2[9] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port JC2[8] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port JC2[7] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[3] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[2] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[1] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[0] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[1] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[0] in module Main_Driver is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1308.781 ; gain = 502.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1308.781 ; gain = 502.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1308.781 ; gain = 502.801
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1308.781 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'CLK_PORT_MAP'
Finished Parsing XDC File [c:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'CLK_PORT_MAP'
Parsing XDC File [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'RGB0_Blue'. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'RGB0_Green'. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'RGB0_Red'. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'RGB1_Blue'. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'RGB1_Green'. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'RGB1_Red'. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'RGB2_Blue'. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'RGB2_Green'. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'RGB2_Red'. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'RGB3_Blue'. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'RGB3_Green'. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'RGB3_Red'. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'BTN[0]'. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'BTN[1]'. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'BTN[2]'. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'BTN[3]'. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'UART_TXD'. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:101]
Finished Parsing XDC File [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Main_Driver_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Main_Driver_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Main_Driver_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1423.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1423.684 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1423.684 ; gain = 617.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1423.684 ; gain = 617.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK. (constraint file  c:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK. (constraint file  c:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for CLK_PORT_MAP. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1423.684 ; gain = 617.703
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'phase_increment_reg' [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/sources_1/new/DDS_SineWave.vhd:120]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1423.684 ; gain = 617.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port JD1[4] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port JD2[10] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port JD2[9] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port JD2[8] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port JC1[4] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port JC1[3] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port JC1[2] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port JC1[1] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port JC2[10] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port JC2[9] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port JC2[8] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port JC2[7] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[3] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[2] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[1] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[0] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[1] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[0] in module Main_Driver is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (PWM_OUT/phase_increment_reg[31]) is unused and will be removed from module Main_Driver.
WARNING: [Synth 8-3332] Sequential element (PWM_OUT/phase_increment_reg[30]) is unused and will be removed from module Main_Driver.
WARNING: [Synth 8-3332] Sequential element (PWM_OUT/phase_increment_reg[29]) is unused and will be removed from module Main_Driver.
WARNING: [Synth 8-3332] Sequential element (PWM_OUT/phase_increment_reg[28]) is unused and will be removed from module Main_Driver.
WARNING: [Synth 8-3332] Sequential element (PWM_OUT/phase_increment_reg[27]) is unused and will be removed from module Main_Driver.
WARNING: [Synth 8-3332] Sequential element (PWM_OUT/phase_increment_reg[26]) is unused and will be removed from module Main_Driver.
WARNING: [Synth 8-3332] Sequential element (PWM_OUT/phase_increment_reg[25]) is unused and will be removed from module Main_Driver.
WARNING: [Synth 8-3332] Sequential element (PWM_OUT/phase_increment_reg[24]) is unused and will be removed from module Main_Driver.
WARNING: [Synth 8-3332] Sequential element (PWM_OUT/phase_increment_reg[22]) is unused and will be removed from module Main_Driver.
WARNING: [Synth 8-3332] Sequential element (PWM_OUT/phase_increment_reg[20]) is unused and will be removed from module Main_Driver.
WARNING: [Synth 8-3332] Sequential element (PWM_OUT/phase_increment_reg[19]) is unused and will be removed from module Main_Driver.
WARNING: [Synth 8-3332] Sequential element (PWM_OUT/phase_increment_reg[18]) is unused and will be removed from module Main_Driver.
WARNING: [Synth 8-3332] Sequential element (PWM_OUT/phase_increment_reg[13]) is unused and will be removed from module Main_Driver.
WARNING: [Synth 8-3332] Sequential element (PWM_OUT/phase_increment_reg[11]) is unused and will be removed from module Main_Driver.
WARNING: [Synth 8-3332] Sequential element (PWM_OUT/phase_increment_reg[7]) is unused and will be removed from module Main_Driver.
WARNING: [Synth 8-3332] Sequential element (PWM_OUT/phase_increment_reg[6]) is unused and will be removed from module Main_Driver.
WARNING: [Synth 8-3332] Sequential element (PWM_OUT/phase_increment_reg[5]) is unused and will be removed from module Main_Driver.
WARNING: [Synth 8-3332] Sequential element (PWM_OUT/phase_increment_reg[4]) is unused and will be removed from module Main_Driver.
WARNING: [Synth 8-3332] Sequential element (PWM_OUT/phase_increment_reg[2]) is unused and will be removed from module Main_Driver.
WARNING: [Synth 8-3332] Sequential element (PWM_OUT/phase_increment_reg[0]) is unused and will be removed from module Main_Driver.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1423.684 ; gain = 617.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------+-------------------------+---------------+----------------+
|Module Name  | RTL Object              | Depth x Width | Implemented As | 
+-------------+-------------------------+---------------+----------------+
|DDS_SineWave | lookup_table[0]         | 256x8         | LUT            | 
|DDS_SineWave | lookup_table[0]         | 256x8         | LUT            | 
|DDS_SineWave | lookup_table[0]         | 256x8         | LUT            | 
|Main_Driver  | PWM_OUT/lookup_table[0] | 256x8         | LUT            | 
|Main_Driver  | PWM_OUT/lookup_table[0] | 256x8         | LUT            | 
|Main_Driver  | PWM_OUT/lookup_table[0] | 256x8         | LUT            | 
+-------------+-------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1423.684 ; gain = 617.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1423.684 ; gain = 617.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1423.684 ; gain = 617.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1423.684 ; gain = 617.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1423.684 ; gain = 617.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1423.684 ; gain = 617.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1423.684 ; gain = 617.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1423.684 ; gain = 617.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1423.684 ; gain = 617.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |CARRY4  |    29|
|3     |LUT1    |     4|
|4     |LUT2    |    43|
|5     |LUT3    |     3|
|6     |LUT4    |    24|
|7     |LUT5    |    10|
|8     |LUT6    |    78|
|9     |MUXF7   |    36|
|10    |MUXF8   |    18|
|11    |FDRE    |   129|
|12    |LD      |    12|
|13    |OBUF    |     4|
|14    |OBUFT   |    16|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1423.684 ; gain = 617.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 42 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 1423.684 ; gain = 502.801
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1423.684 ; gain = 617.703
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1423.684 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 95 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1423.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 12 instances

Synth Design complete, checksum: 5d208c97
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 117 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 1423.684 ; gain = 995.266
INFO: [Common 17-1381] The checkpoint 'C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.runs/synth_1/Main_Driver.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Main_Driver_utilization_synth.rpt -pb Main_Driver_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 14 12:19:39 2023...
