{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 14 14:56:08 2012 " "Info: Processing started: Sat Apr 14 14:56:08 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off NOC -c NOC " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off NOC -c NOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "NOC EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"NOC\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN AD15 (CLK13, LVDSCLK6p, Input)) " "Info: Automatically promoted node clk (placed in PIN AD15 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 8 -1 0 } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:13 " "Info: Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:23 " "Info: Fitter placement operations ending: elapsed time is 00:00:23" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "14.978 ns register register " "Info: Estimated most critical path is register to register delay of 14.978 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_counter\[0\] 1 REG LAB_X52_Y23 1230 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X52_Y23; Fanout = 1230; REG Node = 'current_counter\[0\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_counter[0] } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.374 ns) + CELL(0.275 ns) 1.649 ns Mux2~98 2 COMB LAB_X45_Y21 1 " "Info: 2: + IC(1.374 ns) + CELL(0.275 ns) = 1.649 ns; Loc. = LAB_X45_Y21; Fanout = 1; COMB Node = 'Mux2~98'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.649 ns" { current_counter[0] Mux2~98 } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 893 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.271 ns) 2.970 ns Mux2~99 3 COMB LAB_X48_Y24 1 " "Info: 3: + IC(1.050 ns) + CELL(0.271 ns) = 2.970 ns; Loc. = LAB_X48_Y24; Fanout = 1; COMB Node = 'Mux2~99'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { Mux2~98 Mux2~99 } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 893 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.150 ns) 4.033 ns Mux2~100 4 COMB LAB_X48_Y23 1 " "Info: 4: + IC(0.913 ns) + CELL(0.150 ns) = 4.033 ns; Loc. = LAB_X48_Y23; Fanout = 1; COMB Node = 'Mux2~100'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { Mux2~99 Mux2~100 } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 893 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.271 ns) 4.806 ns Mux2~101 5 COMB LAB_X49_Y23 1 " "Info: 5: + IC(0.502 ns) + CELL(0.271 ns) = 4.806 ns; Loc. = LAB_X49_Y23; Fanout = 1; COMB Node = 'Mux2~101'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.773 ns" { Mux2~100 Mux2~101 } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 893 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.179 ns) + CELL(0.419 ns) 6.404 ns Mux2~108 6 COMB LAB_X43_Y22 1 " "Info: 6: + IC(1.179 ns) + CELL(0.419 ns) = 6.404 ns; Loc. = LAB_X43_Y22; Fanout = 1; COMB Node = 'Mux2~108'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { Mux2~101 Mux2~108 } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 893 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.271 ns) 7.431 ns Mux2~109 7 COMB LAB_X47_Y22 1 " "Info: 7: + IC(0.756 ns) + CELL(0.271 ns) = 7.431 ns; Loc. = LAB_X47_Y22; Fanout = 1; COMB Node = 'Mux2~109'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { Mux2~108 Mux2~109 } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 893 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.419 ns) 7.995 ns Mux2~124 8 COMB LAB_X47_Y22 1 " "Info: 8: + IC(0.145 ns) + CELL(0.419 ns) = 7.995 ns; Loc. = LAB_X47_Y22; Fanout = 1; COMB Node = 'Mux2~124'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { Mux2~109 Mux2~124 } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 893 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.302 ns) + CELL(0.271 ns) 9.568 ns Mux2~125 9 COMB LAB_X59_Y22 1 " "Info: 9: + IC(1.302 ns) + CELL(0.271 ns) = 9.568 ns; Loc. = LAB_X59_Y22; Fanout = 1; COMB Node = 'Mux2~125'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { Mux2~124 Mux2~125 } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 893 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.438 ns) 10.628 ns Mux2~159 10 COMB LAB_X60_Y26 1 " "Info: 10: + IC(0.622 ns) + CELL(0.438 ns) = 10.628 ns; Loc. = LAB_X60_Y26; Fanout = 1; COMB Node = 'Mux2~159'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { Mux2~125 Mux2~159 } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 893 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 11.193 ns Mux2~160 11 COMB LAB_X60_Y26 1 " "Info: 11: + IC(0.415 ns) + CELL(0.150 ns) = 11.193 ns; Loc. = LAB_X60_Y26; Fanout = 1; COMB Node = 'Mux2~160'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Mux2~159 Mux2~160 } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 893 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.271 ns) 11.945 ns Mux2~161 12 COMB LAB_X61_Y26 1 " "Info: 12: + IC(0.481 ns) + CELL(0.271 ns) = 11.945 ns; Loc. = LAB_X61_Y26; Fanout = 1; COMB Node = 'Mux2~161'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { Mux2~160 Mux2~161 } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 893 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.586 ns) + CELL(0.438 ns) 12.969 ns Mux2~163 13 COMB LAB_X59_Y26 3 " "Info: 13: + IC(0.586 ns) + CELL(0.438 ns) = 12.969 ns; Loc. = LAB_X59_Y26; Fanout = 3; COMB Node = 'Mux2~163'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { Mux2~161 Mux2~163 } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 893 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.393 ns) 13.507 ns LessThan1~1 14 COMB LAB_X59_Y26 1 " "Info: 14: + IC(0.145 ns) + CELL(0.393 ns) = 13.507 ns; Loc. = LAB_X59_Y26; Fanout = 1; COMB Node = 'LessThan1~1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { Mux2~163 LessThan1~1 } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 889 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 14.072 ns numberreg\[5\]~13 15 COMB LAB_X59_Y26 8 " "Info: 15: + IC(0.290 ns) + CELL(0.275 ns) = 14.072 ns; Loc. = LAB_X59_Y26; Fanout = 8; COMB Node = 'numberreg\[5\]~13'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LessThan1~1 numberreg[5]~13 } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 848 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.659 ns) 14.978 ns numberreg\[0\] 16 REG LAB_X59_Y26 2 " "Info: 16: + IC(0.247 ns) + CELL(0.659 ns) = 14.978 ns; Loc. = LAB_X59_Y26; Fanout = 2; REG Node = 'numberreg\[0\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { numberreg[5]~13 numberreg[0] } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 848 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.971 ns ( 33.19 % ) " "Info: Total cell delay = 4.971 ns ( 33.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.007 ns ( 66.81 % ) " "Info: Total interconnect delay = 10.007 ns ( 66.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.978 ns" { current_counter[0] Mux2~98 Mux2~99 Mux2~100 Mux2~101 Mux2~108 Mux2~109 Mux2~124 Mux2~125 Mux2~159 Mux2~160 Mux2~161 Mux2~163 LessThan1~1 numberreg[5]~13 numberreg[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Info: Average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "34 X36_Y26 X47_Y38 " "Info: Peak interconnect usage is 34% of the available device resources in the region that extends from location X36_Y26 to location X47_Y38" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:21 " "Info: Fitter routing operations ending: elapsed time is 00:00:21" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_MAIN_TITLE" "4 " "Info: Fitter merged 4 physical RAM blocks that contain multiple logical RAM slices into a single location" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_TITLE" "" "Info: Following physical RAM blocks contain multiple logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X55_Y38 " "Info: Physical RAM block M4K_X55_Y38 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "node:mem2_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_0\|altsyncram_rii1:auto_generated\|ram_block1a0 " "Info: RAM slice: node:mem2_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_0\|altsyncram_rii1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "node:mem2_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_1\|altsyncram_rii1:auto_generated\|ram_block1a0 " "Info: RAM slice: node:mem2_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_1\|altsyncram_rii1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "node:mem2_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_2\|altsyncram_rii1:auto_generated\|ram_block1a0 " "Info: RAM slice: node:mem2_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_2\|altsyncram_rii1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "node:mem2_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_12\|altsyncram_rii1:auto_generated\|ram_block1a0 " "Info: RAM slice: node:mem2_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_12\|altsyncram_rii1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "node:mem2_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_13\|altsyncram_rii1:auto_generated\|ram_block1a0 " "Info: RAM slice: node:mem2_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_13\|altsyncram_rii1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "node:mem2_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_14\|altsyncram_rii1:auto_generated\|ram_block1a0 " "Info: RAM slice: node:mem2_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_14\|altsyncram_rii1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "node:mem2_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_15\|altsyncram_rii1:auto_generated\|ram_block1a0 " "Info: RAM slice: node:mem2_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_15\|altsyncram_rii1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "node:mem2_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_17\|altsyncram_rii1:auto_generated\|ram_block1a0 " "Info: RAM slice: node:mem2_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_17\|altsyncram_rii1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X84_Y34 " "Info: Physical RAM block M4K_X84_Y34 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "node:uart_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_3\|altsyncram_rii1:auto_generated\|ram_block1a0 " "Info: RAM slice: node:uart_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_3\|altsyncram_rii1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "node:uart_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_4\|altsyncram_rii1:auto_generated\|ram_block1a0 " "Info: RAM slice: node:uart_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_4\|altsyncram_rii1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "node:uart_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_5\|altsyncram_rii1:auto_generated\|ram_block1a0 " "Info: RAM slice: node:uart_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_5\|altsyncram_rii1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "node:uart_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_16\|altsyncram_rii1:auto_generated\|ram_block1a0 " "Info: RAM slice: node:uart_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_16\|altsyncram_rii1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "node:uart_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_18\|altsyncram_rii1:auto_generated\|ram_block1a0 " "Info: RAM slice: node:uart_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_18\|altsyncram_rii1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "node:uart_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_19\|altsyncram_rii1:auto_generated\|ram_block1a0 " "Info: RAM slice: node:uart_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_19\|altsyncram_rii1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "node:uart_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_20\|altsyncram_rii1:auto_generated\|ram_block1a0 " "Info: RAM slice: node:uart_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_20\|altsyncram_rii1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "node:uart_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_21\|altsyncram_rii1:auto_generated\|ram_block1a0 " "Info: RAM slice: node:uart_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_21\|altsyncram_rii1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X55_Y34 " "Info: Physical RAM block M4K_X55_Y34 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "node:router2_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_6\|altsyncram_rii1:auto_generated\|ram_block1a0 " "Info: RAM slice: node:router2_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_6\|altsyncram_rii1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "node:router2_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_7\|altsyncram_rii1:auto_generated\|ram_block1a0 " "Info: RAM slice: node:router2_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_7\|altsyncram_rii1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "node:router2_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_8\|altsyncram_rii1:auto_generated\|ram_block1a0 " "Info: RAM slice: node:router2_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_8\|altsyncram_rii1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "node:router2_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_22\|altsyncram_rii1:auto_generated\|ram_block1a0 " "Info: RAM slice: node:router2_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_22\|altsyncram_rii1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "node:router2_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_23\|altsyncram_rii1:auto_generated\|ram_block1a0 " "Info: RAM slice: node:router2_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_23\|altsyncram_rii1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "node:router2_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_24\|altsyncram_rii1:auto_generated\|ram_block1a0 " "Info: RAM slice: node:router2_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_24\|altsyncram_rii1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "node:router2_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_25\|altsyncram_rii1:auto_generated\|ram_block1a0 " "Info: RAM slice: node:router2_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_25\|altsyncram_rii1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "node:router2_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_26\|altsyncram_rii1:auto_generated\|ram_block1a0 " "Info: RAM slice: node:router2_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_26\|altsyncram_rii1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X64_Y27 " "Info: Physical RAM block M4K_X64_Y27 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "node:router12_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_9\|altsyncram_rii1:auto_generated\|ram_block1a0 " "Info: RAM slice: node:router12_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_9\|altsyncram_rii1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "node:router12_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_10\|altsyncram_rii1:auto_generated\|ram_block1a0 " "Info: RAM slice: node:router12_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_10\|altsyncram_rii1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "node:router12_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_11\|altsyncram_rii1:auto_generated\|ram_block1a0 " "Info: RAM slice: node:router12_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_11\|altsyncram_rii1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "node:router12_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_27\|altsyncram_rii1:auto_generated\|ram_block1a0 " "Info: RAM slice: node:router12_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_27\|altsyncram_rii1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "node:router12_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_28\|altsyncram_rii1:auto_generated\|ram_block1a0 " "Info: RAM slice: node:router12_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_28\|altsyncram_rii1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "node:router12_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_29\|altsyncram_rii1:auto_generated\|ram_block1a0 " "Info: RAM slice: node:router12_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_29\|altsyncram_rii1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "node:router12_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_30\|altsyncram_rii1:auto_generated\|ram_block1a0 " "Info: RAM slice: node:router12_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_30\|altsyncram_rii1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "node:router12_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_31\|altsyncram_rii1:auto_generated\|ram_block1a0 " "Info: RAM slice: node:router12_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|altsyncram:register_array_rtl_31\|altsyncram_rii1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1}  } {  } 2 0 "Following physical RAM blocks contain multiple logical RAM slices" 0 0 "" 0 -1}  } {  } 2 0 "Fitter merged %1!llu! physical RAM blocks that contain multiple logical RAM slices into a single location" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "25 " "Warning: Found 25 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[0\] 0 " "Info: Pin \"led\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[1\] 0 " "Info: Pin \"led\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[2\] 0 " "Info: Pin \"led\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[3\] 0 " "Info: Pin \"led\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[4\] 0 " "Info: Pin \"led\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[5\] 0 " "Info: Pin \"led\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[6\] 0 " "Info: Pin \"led\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[7\] 0 " "Info: Pin \"led\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[0\] 0 " "Info: Pin \"ledg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[1\] 0 " "Info: Pin \"ledg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[2\] 0 " "Info: Pin \"ledg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[3\] 0 " "Info: Pin \"ledg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[4\] 0 " "Info: Pin \"ledg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[5\] 0 " "Info: Pin \"ledg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[6\] 0 " "Info: Pin \"ledg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[7\] 0 " "Info: Pin \"ledg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uart_txd 0 " "Info: Pin \"uart_txd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_ledr\[0\] 0 " "Info: Pin \"test_ledr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_ledr\[1\] 0 " "Info: Pin \"test_ledr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_ledr\[2\] 0 " "Info: Pin \"test_ledr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_ledr\[3\] 0 " "Info: Pin \"test_ledr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_ledr\[4\] 0 " "Info: Pin \"test_ledr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_ledr\[5\] 0 " "Info: Pin \"test_ledr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_ledr\[6\] 0 " "Info: Pin \"test_ledr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_ledr\[7\] 0 " "Info: Pin \"test_ledr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "394 " "Info: Peak virtual memory: 394 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 14 14:58:18 2012 " "Info: Processing ended: Sat Apr 14 14:58:18 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:02:10 " "Info: Elapsed time: 00:02:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:06 " "Info: Total CPU time (on all processors): 00:02:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
