2019,ACM TOPC,"EagerMap: A Task Mapping Algorithm to Improve Communication and Load Balancing in Clusters of Multicore Systems.",Eduardo H. M. Cruz; Matthias Diener; Laércio Lima Pilla; Philippe O. A. Navaux,https://dl.acm.org/citation.cfm?id=3309711,top,J,no_arxiv,
2019,PDP,"A Dynamic Task-Based D3Q19 Lattice-Boltzmann Method for Heterogeneous Architectures.",Joao Vicente Ferreira Lima; Gabriel Freytag; Vinícius Garcia Pinto; Claudio Schepke; Philippe O. A. Navaux,https://doi.org/10.1109/EMPDP.2019.8671583,null,C,no_arxiv,0
2019,PDP,"Impact of Workload Distribution on Energy Consumption, Performance, and Reliability of Heterogeneous Devices.",Gabriel Piscoya Davila; Daniel Oliveira; Philippe O. A. Navaux; Paolo Rech,https://doi.org/10.1109/EMPDP.2019.8671585,null,C,no_arxiv,0
2018,Future Generation CS,"A lightweight plug-and-play elasticity service for self-organizing resource provisioning on parallel applications.",Rodrigo da Rosa Righi; Vinicius Facco Rodrigues; Gustavo Rostirolla; Cristiano André da Costa; Eduardo Roloff; Philippe Olivier Alexandre Navaux,https://doi.org/10.1016/j.future.2017.02.023,null,J,no_arxiv,3
2018,Future Generation CS,"MigPF: Towards on self-organizing process rescheduling of Bulk-Synchronous Parallel applications.",Rodrigo da Rosa Righi; Roberto de Quadros Gomes; Vinicius Facco Rodrigues; Cristiano André da Costa; Antônio Marcos Alberti; Laércio Lima Pilla; Philippe Olivier Alexandre Navaux,https://doi.org/10.1016/j.future.2016.05.004,null,J,no_arxiv,2
2018,PDP,"Collective I/O Performance on the Santos Dumont Supercomputer.",Andre Ramos Carneiro; Jean Luca Bez; Francieli Zanon Boito; Bruno Alves Fagundes; Carla Osthoff; Philippe Olivier Alexandre Navaux,https://doi.org/10.1109/PDP2018.2018.00015,null,C,no_arxiv,0
2018,PDP,"Improving Communication and Load Balancing with Thread Mapping in Manycore Systems.",Eduardo H. M. Cruz; Matthias Diener; Matheus da Silva Serpa; Philippe Olivier Alexandre Navaux; Laércio Lima Pilla; Israel Koren,https://doi.org/10.1109/PDP2018.2018.00021,null,C,no_arxiv,1
2017,Concurrency and Computation,"CAP Bench: a benchmark suite for performance and energy evaluation of low-power many-core processors.",Matheus A. Souza; Pedro Henrique Penna; Matheus M. Queiroz; Alyson D. Pereira; Luís Fabrício Wanderley Góes; Henrique C. Freitas; Márcio Castro; Philippe O. A. Navaux; Jean-François Méhaut,https://doi.org/10.1002/cpe.3892,null,J,no_arxiv,2
2017,Concurrency and Computation,"Performance and energy efficiency analysis of HPC physics simulation applications in a cluster of ARM processors.",Jean Luca Bez; Eliezer E. Bernart; Fernando Fernandes dos Santos; Lucas Mello Schnorr; Philippe Olivier Alexandre Navaux,https://doi.org/10.1002/cpe.4014,null,J,no_arxiv,1
2017,Euro-Par,"Using Simulation to Evaluate and Tune the Performance of Dynamic Load Balancing of an Over-Decomposed Geophysics Application.",Rafael Keller Tesser; Lucas Mello Schnorr; Arnaud Legrand; Fabrice Dupros; Philippe Olivier Alexandre Navaux,https://doi.org/10.1007/978-3-319-64203-1_14,null,C,no_arxiv,1
2017,Euro-Par,"Leveraging Cloud Heterogeneity for Cost-Efficient Execution of Parallel Applications.",Eduardo Roloff; Matthias Diener; Emmanuell Diaz Carreño; Luciano Paschoal Gaspary; Philippe O. A. Navaux,https://doi.org/10.1007/978-3-319-64203-1_29,null,C,no_arxiv,0
2017,HPCA,"Radiation-Induced Error Criticality in Modern HPC Parallel Accelerators.",Daniel Alfonso Gonçalves de Oliveira; Laércio Lima Pilla; Mauricio Hanzich; Vinicius Fratin; Fernando Fernandes; Caio B. Lunardi; José María Cela; Philippe Olivier Alexandre Navaux; Luigi Carro; Paolo Rech,https://doi.org/10.1109/HPCA.2017.41,top,C,no_arxiv,7
2017,PDP,"High Performance I/O for Seismic Wave Propagation Simulations.",Francieli Zanon Boito; Jean Luca Bez; Fabrice Dupros; Mario A. R. Dantas; Philippe O. A. Navaux; Hideo Aochi,https://doi.org/10.1109/PDP.2017.92,null,C,no_arxiv,0
2017,PDP,"TWINS: Server Access Coordination in the I/O Forwarding Layer.",Jean Luca Bez; Francieli Zanon Boito; Lucas Mello Schnorr; Philippe O. A. Navaux; Jean-François Méhaut,https://doi.org/10.1109/PDP.2017.61,null,C,no_arxiv,1
2017,SC,"Experimental and analytical study of Xeon Phi reliability.",Daniel A. G. de Oliveira; Laércio Lima Pilla; Nathan DeBardeleben; Sean Blanchard; Heather Quinn; Israel Koren; Philippe O. A. Navaux; Paolo Rech,https://doi.org/10.1145/3126908.3126960,top,C,no_arxiv,7
2016,Concurrency and Computation,"Automatic I/O scheduling algorithm selection for parallel file systems.",Francieli Zanon Boito; Rodrigo Virote Kassick; Philippe O. A. Navaux; Yves Denneulin,https://doi.org/10.1002/cpe.3606,null,J,no_arxiv,6
2016,Parallel Computing,"A dynamic block-level execution profiler.",Francis B. Moreira; Marco Antonio Zanata Alves; Matthias Diener; Philippe O. A. Navaux; Israel Koren,https://doi.org/10.1016/j.parco.2016.01.010,null,J,no_arxiv,0
2016,Parallel Computing,"LAPT: A locality-aware page table for thread and data mapping.",Eduardo Henrique Molina da Cruz; Matthias Diener; Marco Antonio Zanata Alves; Laércio Lima Pilla; Philippe O. A. Navaux,https://doi.org/10.1016/j.parco.2015.12.001,null,J,no_arxiv,3
2016,Parallel Computing,"Seismic wave propagation simulations on low-power and performance-centric manycores.",Márcio Castro; Emilio Francesquini; Fabrice Dupros; Hideo Aochi; Philippe O. A. Navaux; Jean-François Méhaut,https://doi.org/10.1016/j.parco.2016.01.011,null,J,no_arxiv,7
2016,ACM TACO,"Hardware-Assisted Thread and Data Mapping in Hierarchical Multicore Architectures.",Eduardo H. M. Cruz; Matthias Diener; Laércio Lima Pilla; Philippe O. A. Navaux,https://doi.org/10.1145/2975587,top,J,no_arxiv,7
2016,ACM TACO,"Evaluation of Histogram of Oriented Gradients Soft Errors Criticality for Automotive Applications.",Fernando Fernandes; Lucas Weigel; Claudio Jung; Philippe O. A. Navaux; Luigi Carro; Paolo Rech,https://doi.org/10.1145/2998573,top,J,no_arxiv,1
2016,IEEE TPDS,"Kernel-Based Thread and Data Mapping for Improved Memory Affinity.",Matthias Diener; Eduardo H. M. Cruz; Marco Antonio Zanata Alves; Philippe O. A. Navaux; Anselm Busse; Hans-Ulrich Heiss,https://doi.org/10.1109/TPDS.2015.2504985,top,J,no_arxiv,2
2016,Euro-Par,"A Sharing-Aware Memory Management Unit for Online Mapping in Multi-core Architectures.",Eduardo H. M. Cruz; Matthias Diener; Laércio Lima Pilla; Philippe O. A. Navaux,https://doi.org/10.1007/978-3-319-43659-3_36,null,C,no_arxiv,1
2016,PDP,"Communication in Shared Memory: Concepts, Definitions, and Efficient Detection.",Matthias Diener; Eduardo Henrique Molina da Cruz; Marco Antonio Zanata Alves; Philippe O. A. Navaux,https://doi.org/10.1109/PDP.2016.16,null,C,no_arxiv,2
2015,Concurrency and Computation,"Communication-aware thread mapping using the translation lookaside buffer.",Eduardo Henrique Molina da Cruz; Matthias Diener; Philippe O. A. Navaux,https://doi.org/10.1002/cpe.3487,null,J,no_arxiv,2
2015,J. Parallel Distrib. Comput.,"On the energy efficiency and performance of irregular application executions on multicore, NUMA and manycore platforms.",Emilio Francesquini; Márcio Bastos Castro; Pedro Henrique Penna; Fabrice Dupros; Henrique C. Freitas; Philippe Olivier Alexandre Navaux; Jean-François Méhaut,https://doi.org/10.1016/j.jpdc.2014.11.002,null,J,no_arxiv,17
2015,Parallel Computing,"Communication-aware process and thread mapping using online communication detection.",Matthias Diener; Eduardo Henrique Molina da Cruz; Philippe Olivier Alexandre Navaux; Anselm Busse; Hans-Ulrich Heiß,https://doi.org/10.1016/j.parco.2015.01.005,null,J,no_arxiv,5
2015,Euro-Par,"Locality and Balance for Communication-Aware Thread Mapping in Multicore Systems.",Matthias Diener; Eduardo Henrique Molina da Cruz; Marco Antonio Zanata Alves; Mohammad S. Alhakeem; Philippe Olivier Alexandre Navaux; Hans-Ulrich Heiß,https://doi.org/10.1007/978-3-662-48096-0_16,null,C,no_arxiv,4
2015,HPCA,"Understanding GPU errors on large-scale HPC systems and the implications for system design and operation.",Devesh Tiwari; Saurabh Gupta 0002; James H. Rogers; Don Maxwell; Paolo Rech; Sudharshan S. Vazhkudai; Daniel A. G. de Oliveira; Dave Londo; Nathan DeBardeleben; Philippe Olivier Alexandre Navaux; Luigi Carro; Arthur S. Bland,https://doi.org/10.1109/HPCA.2015.7056044,top,C,no_arxiv,34
2015,PDP,"Locality vs. Balance: Exploring Data Mapping Policies on NUMA Systems.",Matthias Diener; Eduardo Henrique Molina da Cruz; Philippe Olivier Alexandre Navaux,https://doi.org/10.1109/PDP.2015.11,null,C,no_arxiv,5
2015,PDP,"An Efficient Algorithm for Communication-Based Task Mapping.",Eduardo Henrique Molina da Cruz; Matthias Diener; Laércio Lima Pilla; Philippe Olivier Alexandre Navaux,https://doi.org/10.1109/PDP.2015.25,null,C,no_arxiv,11
2014,Future Generation CS,"A topology-aware load balancing algorithm for clustered hierarchical multi-core machines.",Laércio Lima Pilla; Christiane Pousa Ribeiro; Pierre Coucheney; François Broquedis; Bruno Gaujal; Philippe Olivier Alexandre Navaux; Jean-François Méhaut,https://doi.org/10.1016/j.future.2013.06.023,null,J,no_arxiv,12
2014,J. Parallel Distrib. Comput.,"Dynamic thread mapping of shared memory applications by exploiting cache coherence protocols.",Eduardo Henrique Molina da Cruz; Matthias Diener; Marco Antonio Zanata Alves; Philippe Olivier Alexandre Navaux,https://doi.org/10.1016/j.jpdc.2013.11.006,null,J,no_arxiv,12
2014,PACT,"kMAF: automatic kernel-level management of thread and data affinity.",Matthias Diener; Eduardo Henrique Molina da Cruz; Philippe Olivier Alexandre Navaux; Anselm Busse; Hans-Ulrich Heiß,https://doi.org/10.1145/2628071.2628085,null,C,no_arxiv,23
2014,HiPC,"Saving energy by exploiting residual imbalances on iterative applications.",Edson L. Padoin; Márcio Bastos Castro; Laércio Lima Pilla; Philippe Olivier Alexandre Navaux; Jean-François Méhaut,https://doi.org/10.1109/HiPC.2014.7116895,null,C,no_arxiv,3
2014,PDP,"Improving the Performance of Seismic Wave Simulations with Dynamic Load Balancing.",Rafael Keller Tesser; Laércio Lima Pilla; Fabrice Dupros; Philippe Olivier Alexandre Navaux; Jean-François Méhaut; Celso L. Mendes,https://doi.org/10.1109/PDP.2014.37,null,C,no_arxiv,4
2018,ACM Comput. Surveys,"A Checkpoint of Research on Parallel I/O for High-Performance Computing.",Francieli Zanon Boito; Eduardo C. Inacio; Jean Luca Bez; Philippe O. A. Navaux; Mario A. R. Dantas; Yves Denneulin,https://doi.org/10.1145/3152891,null,J,no_arxiv,1
2017,ACM Comput. Surveys,"Affinity-Based Thread and Data Mapping in Shared Memory Systems.",Matthias Diener; Eduardo H. M. Cruz; Marco Antonio Zanata Alves; Philippe O. A. Navaux; Israel Koren,https://doi.org/10.1145/3006385,null,J,no_arxiv,4
2016,CCGrid,"Automatic Communication Optimization of Parallel Applications in Public Clouds.",Emmanuell D. Carreño; Matthias Diener; Eduardo H. M. Cruz; Philippe O. A. Navaux,https://doi.org/10.1109/CCGrid.2016.59,null,C,no_arxiv,3
2016,CCGrid,"enerGyPU and enerGyPhi Monitor for Power Consumption and Performance Evaluation on Nvidia Tesla GPU and Intel Xeon Phi.",John A. Garcia H.; Esteban Hernandez B.; Carlos E. Montenegro; Philippe O. A. Navaux; Carlos Jaime Barrios Hernández,https://doi.org/10.1109/CCGrid.2016.100,null,C,no_arxiv,0
2014,DSN,"Impact of GPUs Parallelism Management on Safety-Critical and HPC Applications Reliability.",Paolo Rech; Laércio Lima Pilla; Philippe Olivier Alexandre Navaux; Luigi Carro,https://doi.org/10.1109/DSN.2014.49,null,C,no_arxiv,25
2019,DATE,"Identifying the Most Reliable Collaborative Workload Distribution in Heterogeneous Devices.",Gabriel Piscoya Davila; Daniel Oliveira; Philippe O. A. Navaux; Paolo Rech,https://doi.org/10.23919/DATE.2019.8715107,null,C,no_arxiv,0
