Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Sep 18 14:09:31 2019
| Host         : DESKTOP-B3RT09T running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    36 |
| Unused register locations in slices containing registers |   133 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      4 |           13 |
|      5 |            1 |
|      8 |            1 |
|      9 |            3 |
|    16+ |           15 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             104 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             327 |           92 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              84 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+--------------------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+
|   Clock Signal  |                            Enable Signal                           |                           Set/Reset Signal                           | Slice Load Count | Bel Load Count |
+-----------------+--------------------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+
|  clk_x1_BUFG    |                                                                    | reset_gen_inst/FSM_sequential_state_reg_reg[1]_1                     |                1 |              1 |
|  clk_x1_BUFG    |                                                                    | reset_gen_inst/FSM_sequential_state_reg_reg[1]_0                     |                1 |              1 |
|  clk_x1_BUFG    |                                                                    | reset_gen_inst/FSM_sequential_state_reg_reg[1]_2                     |                1 |              1 |
|  clk_x10_i_BUFG | control_inst/debounce_module[3].debounce_inst/key_sec_reg_3[0]     | g_rst_IBUF                                                           |                1 |              4 |
|  clk_x10_i_BUFG | control_inst/debounce_module[2].debounce_inst/E[0]                 | g_rst_IBUF                                                           |                1 |              4 |
|  clk_x10_i_BUFG | control_inst/debounce_module[1].debounce_inst/E[0]                 | g_rst_IBUF                                                           |                2 |              4 |
|  clk_x10_i_BUFG | control_inst/debounce_module[8].debounce_inst/E[0]                 | g_rst_IBUF                                                           |                1 |              4 |
|  clk_x10_i_BUFG | control_inst/debounce_module[7].debounce_inst/E[0]                 | g_rst_IBUF                                                           |                1 |              4 |
|  clk_x10_i_BUFG | control_inst/debounce_module[1].debounce_inst/key_sec_reg_1[0]     | g_rst_IBUF                                                           |                1 |              4 |
|  clk_x10_i_BUFG | control_inst/debounce_module[0].debounce_inst/E[0]                 | g_rst_IBUF                                                           |                1 |              4 |
|  clk_x10_i_BUFG | eq_delay_inst/eq_delay[2].counter_reg[2][3]_i_1_n_0                | g_rst_IBUF                                                           |                1 |              4 |
|  clk_x10_i_BUFG | eq_delay_inst/counter_next                                         | g_rst_IBUF                                                           |                1 |              4 |
|  clk_x10_i_BUFG | eq_delay_inst/eq_delay[1].counter_reg[1][3]_i_1_n_0                | g_rst_IBUF                                                           |                2 |              4 |
|  clk_x10_i_BUFG | control_inst/debounce_module[8].debounce_inst/key_sec_reg_0[0]     | g_rst_IBUF                                                           |                1 |              4 |
|  clk_x10_i_BUFG | control_inst/debounce_module[3].debounce_inst/E[0]                 | g_rst_IBUF                                                           |                1 |              4 |
|  clk_x10_i_BUFG | control_inst/debounce_module[3].debounce_inst/counter_reg[11]_0[0] | g_rst_IBUF                                                           |                2 |              4 |
|  clk_x10_i_BUFG | reset_gen_inst/counter_next                                        | g_rst_IBUF                                                           |                1 |              5 |
|  clk_x1_BUFG    |                                                                    |                                                                      |                2 |              8 |
|  clk_x10_i_BUFG | control_inst/debounce_module[6].debounce_inst/E[0]                 | g_rst_IBUF                                                           |                3 |              9 |
|  clk_x1_BUFG    | data_gen_inst/counter_next                                         | reset_gen_inst/slow_rst_i                                            |                2 |              9 |
|  clk_x1_BUFG    | data_gen_inst/PRBS_GENERATE/prbs_send_enable                       | data_gen_inst/prbs_send_reset                                        |                3 |              9 |
|  clk_x1_BUFG    |                                                                    | debounce_inst_2/counter[18]_i_1__9_n_0                               |                4 |             19 |
|  clk_x1_BUFG    |                                                                    | debounce_inst_1/counter[18]_i_1__8_n_0                               |                5 |             19 |
|  clk_x10_i_BUFG |                                                                    | control_inst/debounce_module[4].debounce_inst/counter[21]_i_1__3_n_0 |                5 |             22 |
|  clk_x10_i_BUFG |                                                                    | control_inst/debounce_module[3].debounce_inst/counter[21]_i_1__2_n_0 |                5 |             22 |
|  clk_x10_i_BUFG |                                                                    | control_inst/debounce_module[7].debounce_inst/counter[21]_i_1__6_n_0 |                7 |             22 |
|  clk_x10_i_BUFG |                                                                    | control_inst/debounce_module[2].debounce_inst/counter[21]_i_1__1_n_0 |                5 |             22 |
|  clk_x10_i_BUFG |                                                                    | control_inst/debounce_module[1].debounce_inst/counter[21]_i_1__0_n_0 |                6 |             22 |
|  clk_x10_i_BUFG |                                                                    | control_inst/debounce_module[0].debounce_inst/counter[21]_i_1_n_0    |                5 |             22 |
|  clk_x10_i_BUFG |                                                                    | control_inst/debounce_module[8].debounce_inst/counter[21]_i_1__7_n_0 |                6 |             22 |
|  clk_x10_i_BUFG |                                                                    | control_inst/debounce_module[6].debounce_inst/counter[21]_i_1__5_n_0 |                5 |             22 |
|  clk_x10_i_BUFG |                                                                    | control_inst/debounce_module[5].debounce_inst/counter[21]_i_1__4_n_0 |                6 |             22 |
|  clk_x1_BUFG    |                                                                    | reset_gen_inst/slow_rst_i                                            |                8 |             27 |
|  clk_x10_i_BUFG |                                                                    | control_inst/debounce_module[5].debounce_inst/SR[0]                  |                8 |             30 |
|  clk_x10_i_BUFG |                                                                    | g_rst_IBUF                                                           |               14 |             31 |
|  clk_x10_i_BUFG |                                                                    |                                                                      |               22 |             96 |
+-----------------+--------------------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+


