
test01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005004  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  08005110  08005110  00015110  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005138  08005138  00020954  2**0
                  CONTENTS
  4 .ARM          00000000  08005138  08005138  00020954  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005138  08005138  00020954  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005138  08005138  00015138  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800513c  0800513c  0001513c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000954  20000000  08005140  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000204  20000954  08005a94  00020954  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000b58  08005a94  00020b58  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020954  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000de52  00000000  00000000  0002097d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f94  00000000  00000000  0002e7cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c10  00000000  00000000  00030768  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b28  00000000  00000000  00031378  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017c84  00000000  00000000  00031ea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e4c0  00000000  00000000  00049b24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089b42  00000000  00000000  00057fe4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e1b26  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000031c8  00000000  00000000  000e1b7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000954 	.word	0x20000954
 8000128:	00000000 	.word	0x00000000
 800012c:	080050f8 	.word	0x080050f8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000958 	.word	0x20000958
 8000148:	080050f8 	.word	0x080050f8

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <segchar>:
#include "led.h"
#include "string.h"
#include "stdlib.h"


void segchar (uint8_t seg){
 800015c:	b580      	push	{r7, lr}
 800015e:	b082      	sub	sp, #8
 8000160:	af00      	add	r7, sp, #0
 8000162:	4603      	mov	r3, r0
 8000164:	71fb      	strb	r3, [r7, #7]
	switch (seg)
 8000166:	79fb      	ldrb	r3, [r7, #7]
 8000168:	2b08      	cmp	r3, #8
 800016a:	f200 81a1 	bhi.w	80004b0 <segchar+0x354>
 800016e:	a201      	add	r2, pc, #4	; (adr r2, 8000174 <segchar+0x18>)
 8000170:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000174:	08000199 	.word	0x08000199
 8000178:	080001f1 	.word	0x080001f1
 800017c:	08000249 	.word	0x08000249
 8000180:	080002a1 	.word	0x080002a1
 8000184:	080002f9 	.word	0x080002f9
 8000188:	08000351 	.word	0x08000351
 800018c:	080003a9 	.word	0x080003a9
 8000190:	08000401 	.word	0x08000401
 8000194:	08000459 	.word	0x08000459
	{
	case 0:
		S1_SET;S2_RESET;S3_RESET;S4_RESET;S5_RESET;S6_RESET;S7_RESET;S8_RESET;
 8000198:	2201      	movs	r2, #1
 800019a:	2101      	movs	r1, #1
 800019c:	48c6      	ldr	r0, [pc, #792]	; (80004b8 <segchar+0x35c>)
 800019e:	f003 facb 	bl	8003738 <HAL_GPIO_WritePin>
 80001a2:	2200      	movs	r2, #0
 80001a4:	2102      	movs	r1, #2
 80001a6:	48c4      	ldr	r0, [pc, #784]	; (80004b8 <segchar+0x35c>)
 80001a8:	f003 fac6 	bl	8003738 <HAL_GPIO_WritePin>
 80001ac:	2200      	movs	r2, #0
 80001ae:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001b2:	48c1      	ldr	r0, [pc, #772]	; (80004b8 <segchar+0x35c>)
 80001b4:	f003 fac0 	bl	8003738 <HAL_GPIO_WritePin>
 80001b8:	2200      	movs	r2, #0
 80001ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 80001be:	48be      	ldr	r0, [pc, #760]	; (80004b8 <segchar+0x35c>)
 80001c0:	f003 faba 	bl	8003738 <HAL_GPIO_WritePin>
 80001c4:	2200      	movs	r2, #0
 80001c6:	2110      	movs	r1, #16
 80001c8:	48bb      	ldr	r0, [pc, #748]	; (80004b8 <segchar+0x35c>)
 80001ca:	f003 fab5 	bl	8003738 <HAL_GPIO_WritePin>
 80001ce:	2200      	movs	r2, #0
 80001d0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80001d4:	48b8      	ldr	r0, [pc, #736]	; (80004b8 <segchar+0x35c>)
 80001d6:	f003 faaf 	bl	8003738 <HAL_GPIO_WritePin>
 80001da:	2200      	movs	r2, #0
 80001dc:	2140      	movs	r1, #64	; 0x40
 80001de:	48b6      	ldr	r0, [pc, #728]	; (80004b8 <segchar+0x35c>)
 80001e0:	f003 faaa 	bl	8003738 <HAL_GPIO_WritePin>
 80001e4:	2200      	movs	r2, #0
 80001e6:	2180      	movs	r1, #128	; 0x80
 80001e8:	48b3      	ldr	r0, [pc, #716]	; (80004b8 <segchar+0x35c>)
 80001ea:	f003 faa5 	bl	8003738 <HAL_GPIO_WritePin>
		break;
 80001ee:	e15f      	b.n	80004b0 <segchar+0x354>
	case 1:
		S2_SET;S1_RESET;S3_RESET;S4_RESET;S5_RESET;S6_RESET;S7_RESET;S8_RESET;
 80001f0:	2201      	movs	r2, #1
 80001f2:	2102      	movs	r1, #2
 80001f4:	48b0      	ldr	r0, [pc, #704]	; (80004b8 <segchar+0x35c>)
 80001f6:	f003 fa9f 	bl	8003738 <HAL_GPIO_WritePin>
 80001fa:	2200      	movs	r2, #0
 80001fc:	2101      	movs	r1, #1
 80001fe:	48ae      	ldr	r0, [pc, #696]	; (80004b8 <segchar+0x35c>)
 8000200:	f003 fa9a 	bl	8003738 <HAL_GPIO_WritePin>
 8000204:	2200      	movs	r2, #0
 8000206:	f44f 7180 	mov.w	r1, #256	; 0x100
 800020a:	48ab      	ldr	r0, [pc, #684]	; (80004b8 <segchar+0x35c>)
 800020c:	f003 fa94 	bl	8003738 <HAL_GPIO_WritePin>
 8000210:	2200      	movs	r2, #0
 8000212:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000216:	48a8      	ldr	r0, [pc, #672]	; (80004b8 <segchar+0x35c>)
 8000218:	f003 fa8e 	bl	8003738 <HAL_GPIO_WritePin>
 800021c:	2200      	movs	r2, #0
 800021e:	2110      	movs	r1, #16
 8000220:	48a5      	ldr	r0, [pc, #660]	; (80004b8 <segchar+0x35c>)
 8000222:	f003 fa89 	bl	8003738 <HAL_GPIO_WritePin>
 8000226:	2200      	movs	r2, #0
 8000228:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800022c:	48a2      	ldr	r0, [pc, #648]	; (80004b8 <segchar+0x35c>)
 800022e:	f003 fa83 	bl	8003738 <HAL_GPIO_WritePin>
 8000232:	2200      	movs	r2, #0
 8000234:	2140      	movs	r1, #64	; 0x40
 8000236:	48a0      	ldr	r0, [pc, #640]	; (80004b8 <segchar+0x35c>)
 8000238:	f003 fa7e 	bl	8003738 <HAL_GPIO_WritePin>
 800023c:	2200      	movs	r2, #0
 800023e:	2180      	movs	r1, #128	; 0x80
 8000240:	489d      	ldr	r0, [pc, #628]	; (80004b8 <segchar+0x35c>)
 8000242:	f003 fa79 	bl	8003738 <HAL_GPIO_WritePin>
			break;
 8000246:	e133      	b.n	80004b0 <segchar+0x354>
	case 2:
		S3_SET;S1_RESET;S2_RESET;S4_RESET;S5_RESET;S6_RESET;S7_RESET;S8_RESET;
 8000248:	2201      	movs	r2, #1
 800024a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800024e:	489a      	ldr	r0, [pc, #616]	; (80004b8 <segchar+0x35c>)
 8000250:	f003 fa72 	bl	8003738 <HAL_GPIO_WritePin>
 8000254:	2200      	movs	r2, #0
 8000256:	2101      	movs	r1, #1
 8000258:	4897      	ldr	r0, [pc, #604]	; (80004b8 <segchar+0x35c>)
 800025a:	f003 fa6d 	bl	8003738 <HAL_GPIO_WritePin>
 800025e:	2200      	movs	r2, #0
 8000260:	2102      	movs	r1, #2
 8000262:	4895      	ldr	r0, [pc, #596]	; (80004b8 <segchar+0x35c>)
 8000264:	f003 fa68 	bl	8003738 <HAL_GPIO_WritePin>
 8000268:	2200      	movs	r2, #0
 800026a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800026e:	4892      	ldr	r0, [pc, #584]	; (80004b8 <segchar+0x35c>)
 8000270:	f003 fa62 	bl	8003738 <HAL_GPIO_WritePin>
 8000274:	2200      	movs	r2, #0
 8000276:	2110      	movs	r1, #16
 8000278:	488f      	ldr	r0, [pc, #572]	; (80004b8 <segchar+0x35c>)
 800027a:	f003 fa5d 	bl	8003738 <HAL_GPIO_WritePin>
 800027e:	2200      	movs	r2, #0
 8000280:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000284:	488c      	ldr	r0, [pc, #560]	; (80004b8 <segchar+0x35c>)
 8000286:	f003 fa57 	bl	8003738 <HAL_GPIO_WritePin>
 800028a:	2200      	movs	r2, #0
 800028c:	2140      	movs	r1, #64	; 0x40
 800028e:	488a      	ldr	r0, [pc, #552]	; (80004b8 <segchar+0x35c>)
 8000290:	f003 fa52 	bl	8003738 <HAL_GPIO_WritePin>
 8000294:	2200      	movs	r2, #0
 8000296:	2180      	movs	r1, #128	; 0x80
 8000298:	4887      	ldr	r0, [pc, #540]	; (80004b8 <segchar+0x35c>)
 800029a:	f003 fa4d 	bl	8003738 <HAL_GPIO_WritePin>
			break;
 800029e:	e107      	b.n	80004b0 <segchar+0x354>
	case 3:
		S4_SET;S1_RESET;S2_RESET;S3_RESET;S5_RESET;S6_RESET;S7_RESET;S8_RESET;
 80002a0:	2201      	movs	r2, #1
 80002a2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80002a6:	4884      	ldr	r0, [pc, #528]	; (80004b8 <segchar+0x35c>)
 80002a8:	f003 fa46 	bl	8003738 <HAL_GPIO_WritePin>
 80002ac:	2200      	movs	r2, #0
 80002ae:	2101      	movs	r1, #1
 80002b0:	4881      	ldr	r0, [pc, #516]	; (80004b8 <segchar+0x35c>)
 80002b2:	f003 fa41 	bl	8003738 <HAL_GPIO_WritePin>
 80002b6:	2200      	movs	r2, #0
 80002b8:	2102      	movs	r1, #2
 80002ba:	487f      	ldr	r0, [pc, #508]	; (80004b8 <segchar+0x35c>)
 80002bc:	f003 fa3c 	bl	8003738 <HAL_GPIO_WritePin>
 80002c0:	2200      	movs	r2, #0
 80002c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80002c6:	487c      	ldr	r0, [pc, #496]	; (80004b8 <segchar+0x35c>)
 80002c8:	f003 fa36 	bl	8003738 <HAL_GPIO_WritePin>
 80002cc:	2200      	movs	r2, #0
 80002ce:	2110      	movs	r1, #16
 80002d0:	4879      	ldr	r0, [pc, #484]	; (80004b8 <segchar+0x35c>)
 80002d2:	f003 fa31 	bl	8003738 <HAL_GPIO_WritePin>
 80002d6:	2200      	movs	r2, #0
 80002d8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80002dc:	4876      	ldr	r0, [pc, #472]	; (80004b8 <segchar+0x35c>)
 80002de:	f003 fa2b 	bl	8003738 <HAL_GPIO_WritePin>
 80002e2:	2200      	movs	r2, #0
 80002e4:	2140      	movs	r1, #64	; 0x40
 80002e6:	4874      	ldr	r0, [pc, #464]	; (80004b8 <segchar+0x35c>)
 80002e8:	f003 fa26 	bl	8003738 <HAL_GPIO_WritePin>
 80002ec:	2200      	movs	r2, #0
 80002ee:	2180      	movs	r1, #128	; 0x80
 80002f0:	4871      	ldr	r0, [pc, #452]	; (80004b8 <segchar+0x35c>)
 80002f2:	f003 fa21 	bl	8003738 <HAL_GPIO_WritePin>
			break;
 80002f6:	e0db      	b.n	80004b0 <segchar+0x354>
	case 4:
		S5_SET;S1_RESET;S2_RESET;S3_RESET;S4_RESET;S6_RESET;S7_RESET;S8_RESET;
 80002f8:	2201      	movs	r2, #1
 80002fa:	2110      	movs	r1, #16
 80002fc:	486e      	ldr	r0, [pc, #440]	; (80004b8 <segchar+0x35c>)
 80002fe:	f003 fa1b 	bl	8003738 <HAL_GPIO_WritePin>
 8000302:	2200      	movs	r2, #0
 8000304:	2101      	movs	r1, #1
 8000306:	486c      	ldr	r0, [pc, #432]	; (80004b8 <segchar+0x35c>)
 8000308:	f003 fa16 	bl	8003738 <HAL_GPIO_WritePin>
 800030c:	2200      	movs	r2, #0
 800030e:	2102      	movs	r1, #2
 8000310:	4869      	ldr	r0, [pc, #420]	; (80004b8 <segchar+0x35c>)
 8000312:	f003 fa11 	bl	8003738 <HAL_GPIO_WritePin>
 8000316:	2200      	movs	r2, #0
 8000318:	f44f 7180 	mov.w	r1, #256	; 0x100
 800031c:	4866      	ldr	r0, [pc, #408]	; (80004b8 <segchar+0x35c>)
 800031e:	f003 fa0b 	bl	8003738 <HAL_GPIO_WritePin>
 8000322:	2200      	movs	r2, #0
 8000324:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000328:	4863      	ldr	r0, [pc, #396]	; (80004b8 <segchar+0x35c>)
 800032a:	f003 fa05 	bl	8003738 <HAL_GPIO_WritePin>
 800032e:	2200      	movs	r2, #0
 8000330:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000334:	4860      	ldr	r0, [pc, #384]	; (80004b8 <segchar+0x35c>)
 8000336:	f003 f9ff 	bl	8003738 <HAL_GPIO_WritePin>
 800033a:	2200      	movs	r2, #0
 800033c:	2140      	movs	r1, #64	; 0x40
 800033e:	485e      	ldr	r0, [pc, #376]	; (80004b8 <segchar+0x35c>)
 8000340:	f003 f9fa 	bl	8003738 <HAL_GPIO_WritePin>
 8000344:	2200      	movs	r2, #0
 8000346:	2180      	movs	r1, #128	; 0x80
 8000348:	485b      	ldr	r0, [pc, #364]	; (80004b8 <segchar+0x35c>)
 800034a:	f003 f9f5 	bl	8003738 <HAL_GPIO_WritePin>
			break;
 800034e:	e0af      	b.n	80004b0 <segchar+0x354>
	case 5:
		S6_SET;S1_RESET;S2_RESET;S3_RESET;S4_RESET;S5_RESET;S7_RESET;S8_RESET;
 8000350:	2201      	movs	r2, #1
 8000352:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000356:	4858      	ldr	r0, [pc, #352]	; (80004b8 <segchar+0x35c>)
 8000358:	f003 f9ee 	bl	8003738 <HAL_GPIO_WritePin>
 800035c:	2200      	movs	r2, #0
 800035e:	2101      	movs	r1, #1
 8000360:	4855      	ldr	r0, [pc, #340]	; (80004b8 <segchar+0x35c>)
 8000362:	f003 f9e9 	bl	8003738 <HAL_GPIO_WritePin>
 8000366:	2200      	movs	r2, #0
 8000368:	2102      	movs	r1, #2
 800036a:	4853      	ldr	r0, [pc, #332]	; (80004b8 <segchar+0x35c>)
 800036c:	f003 f9e4 	bl	8003738 <HAL_GPIO_WritePin>
 8000370:	2200      	movs	r2, #0
 8000372:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000376:	4850      	ldr	r0, [pc, #320]	; (80004b8 <segchar+0x35c>)
 8000378:	f003 f9de 	bl	8003738 <HAL_GPIO_WritePin>
 800037c:	2200      	movs	r2, #0
 800037e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000382:	484d      	ldr	r0, [pc, #308]	; (80004b8 <segchar+0x35c>)
 8000384:	f003 f9d8 	bl	8003738 <HAL_GPIO_WritePin>
 8000388:	2200      	movs	r2, #0
 800038a:	2110      	movs	r1, #16
 800038c:	484a      	ldr	r0, [pc, #296]	; (80004b8 <segchar+0x35c>)
 800038e:	f003 f9d3 	bl	8003738 <HAL_GPIO_WritePin>
 8000392:	2200      	movs	r2, #0
 8000394:	2140      	movs	r1, #64	; 0x40
 8000396:	4848      	ldr	r0, [pc, #288]	; (80004b8 <segchar+0x35c>)
 8000398:	f003 f9ce 	bl	8003738 <HAL_GPIO_WritePin>
 800039c:	2200      	movs	r2, #0
 800039e:	2180      	movs	r1, #128	; 0x80
 80003a0:	4845      	ldr	r0, [pc, #276]	; (80004b8 <segchar+0x35c>)
 80003a2:	f003 f9c9 	bl	8003738 <HAL_GPIO_WritePin>
			break;
 80003a6:	e083      	b.n	80004b0 <segchar+0x354>
	case 6:
		S7_SET;S1_RESET;S2_RESET;S3_RESET;S4_RESET;S5_RESET;S6_RESET;S8_RESET;
 80003a8:	2201      	movs	r2, #1
 80003aa:	2140      	movs	r1, #64	; 0x40
 80003ac:	4842      	ldr	r0, [pc, #264]	; (80004b8 <segchar+0x35c>)
 80003ae:	f003 f9c3 	bl	8003738 <HAL_GPIO_WritePin>
 80003b2:	2200      	movs	r2, #0
 80003b4:	2101      	movs	r1, #1
 80003b6:	4840      	ldr	r0, [pc, #256]	; (80004b8 <segchar+0x35c>)
 80003b8:	f003 f9be 	bl	8003738 <HAL_GPIO_WritePin>
 80003bc:	2200      	movs	r2, #0
 80003be:	2102      	movs	r1, #2
 80003c0:	483d      	ldr	r0, [pc, #244]	; (80004b8 <segchar+0x35c>)
 80003c2:	f003 f9b9 	bl	8003738 <HAL_GPIO_WritePin>
 80003c6:	2200      	movs	r2, #0
 80003c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003cc:	483a      	ldr	r0, [pc, #232]	; (80004b8 <segchar+0x35c>)
 80003ce:	f003 f9b3 	bl	8003738 <HAL_GPIO_WritePin>
 80003d2:	2200      	movs	r2, #0
 80003d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80003d8:	4837      	ldr	r0, [pc, #220]	; (80004b8 <segchar+0x35c>)
 80003da:	f003 f9ad 	bl	8003738 <HAL_GPIO_WritePin>
 80003de:	2200      	movs	r2, #0
 80003e0:	2110      	movs	r1, #16
 80003e2:	4835      	ldr	r0, [pc, #212]	; (80004b8 <segchar+0x35c>)
 80003e4:	f003 f9a8 	bl	8003738 <HAL_GPIO_WritePin>
 80003e8:	2200      	movs	r2, #0
 80003ea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80003ee:	4832      	ldr	r0, [pc, #200]	; (80004b8 <segchar+0x35c>)
 80003f0:	f003 f9a2 	bl	8003738 <HAL_GPIO_WritePin>
 80003f4:	2200      	movs	r2, #0
 80003f6:	2180      	movs	r1, #128	; 0x80
 80003f8:	482f      	ldr	r0, [pc, #188]	; (80004b8 <segchar+0x35c>)
 80003fa:	f003 f99d 	bl	8003738 <HAL_GPIO_WritePin>
			break;
 80003fe:	e057      	b.n	80004b0 <segchar+0x354>
	case 7:
		S8_SET;S1_RESET;S2_RESET;S3_RESET;S4_RESET;S5_RESET;S6_RESET;S7_RESET;
 8000400:	2201      	movs	r2, #1
 8000402:	2180      	movs	r1, #128	; 0x80
 8000404:	482c      	ldr	r0, [pc, #176]	; (80004b8 <segchar+0x35c>)
 8000406:	f003 f997 	bl	8003738 <HAL_GPIO_WritePin>
 800040a:	2200      	movs	r2, #0
 800040c:	2101      	movs	r1, #1
 800040e:	482a      	ldr	r0, [pc, #168]	; (80004b8 <segchar+0x35c>)
 8000410:	f003 f992 	bl	8003738 <HAL_GPIO_WritePin>
 8000414:	2200      	movs	r2, #0
 8000416:	2102      	movs	r1, #2
 8000418:	4827      	ldr	r0, [pc, #156]	; (80004b8 <segchar+0x35c>)
 800041a:	f003 f98d 	bl	8003738 <HAL_GPIO_WritePin>
 800041e:	2200      	movs	r2, #0
 8000420:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000424:	4824      	ldr	r0, [pc, #144]	; (80004b8 <segchar+0x35c>)
 8000426:	f003 f987 	bl	8003738 <HAL_GPIO_WritePin>
 800042a:	2200      	movs	r2, #0
 800042c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000430:	4821      	ldr	r0, [pc, #132]	; (80004b8 <segchar+0x35c>)
 8000432:	f003 f981 	bl	8003738 <HAL_GPIO_WritePin>
 8000436:	2200      	movs	r2, #0
 8000438:	2110      	movs	r1, #16
 800043a:	481f      	ldr	r0, [pc, #124]	; (80004b8 <segchar+0x35c>)
 800043c:	f003 f97c 	bl	8003738 <HAL_GPIO_WritePin>
 8000440:	2200      	movs	r2, #0
 8000442:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000446:	481c      	ldr	r0, [pc, #112]	; (80004b8 <segchar+0x35c>)
 8000448:	f003 f976 	bl	8003738 <HAL_GPIO_WritePin>
 800044c:	2200      	movs	r2, #0
 800044e:	2140      	movs	r1, #64	; 0x40
 8000450:	4819      	ldr	r0, [pc, #100]	; (80004b8 <segchar+0x35c>)
 8000452:	f003 f971 	bl	8003738 <HAL_GPIO_WritePin>
			break;
 8000456:	e02b      	b.n	80004b0 <segchar+0x354>
	case 8:
			S8_RESET;S1_RESET;S2_RESET;S3_RESET;S4_RESET;S5_RESET;S6_RESET;S7_RESET;
 8000458:	2200      	movs	r2, #0
 800045a:	2180      	movs	r1, #128	; 0x80
 800045c:	4816      	ldr	r0, [pc, #88]	; (80004b8 <segchar+0x35c>)
 800045e:	f003 f96b 	bl	8003738 <HAL_GPIO_WritePin>
 8000462:	2200      	movs	r2, #0
 8000464:	2101      	movs	r1, #1
 8000466:	4814      	ldr	r0, [pc, #80]	; (80004b8 <segchar+0x35c>)
 8000468:	f003 f966 	bl	8003738 <HAL_GPIO_WritePin>
 800046c:	2200      	movs	r2, #0
 800046e:	2102      	movs	r1, #2
 8000470:	4811      	ldr	r0, [pc, #68]	; (80004b8 <segchar+0x35c>)
 8000472:	f003 f961 	bl	8003738 <HAL_GPIO_WritePin>
 8000476:	2200      	movs	r2, #0
 8000478:	f44f 7180 	mov.w	r1, #256	; 0x100
 800047c:	480e      	ldr	r0, [pc, #56]	; (80004b8 <segchar+0x35c>)
 800047e:	f003 f95b 	bl	8003738 <HAL_GPIO_WritePin>
 8000482:	2200      	movs	r2, #0
 8000484:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000488:	480b      	ldr	r0, [pc, #44]	; (80004b8 <segchar+0x35c>)
 800048a:	f003 f955 	bl	8003738 <HAL_GPIO_WritePin>
 800048e:	2200      	movs	r2, #0
 8000490:	2110      	movs	r1, #16
 8000492:	4809      	ldr	r0, [pc, #36]	; (80004b8 <segchar+0x35c>)
 8000494:	f003 f950 	bl	8003738 <HAL_GPIO_WritePin>
 8000498:	2200      	movs	r2, #0
 800049a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800049e:	4806      	ldr	r0, [pc, #24]	; (80004b8 <segchar+0x35c>)
 80004a0:	f003 f94a 	bl	8003738 <HAL_GPIO_WritePin>
 80004a4:	2200      	movs	r2, #0
 80004a6:	2140      	movs	r1, #64	; 0x40
 80004a8:	4803      	ldr	r0, [pc, #12]	; (80004b8 <segchar+0x35c>)
 80004aa:	f003 f945 	bl	8003738 <HAL_GPIO_WritePin>
				break;
 80004ae:	bf00      	nop
	}
}
 80004b0:	bf00      	nop
 80004b2:	3708      	adds	r7, #8
 80004b4:	46bd      	mov	sp, r7
 80004b6:	bd80      	pop	{r7, pc}
 80004b8:	40010800 	.word	0x40010800

080004bc <outpin>:

void outpin(uint16_t number){
 80004bc:	b580      	push	{r7, lr}
 80004be:	b082      	sub	sp, #8
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	4603      	mov	r3, r0
 80004c4:	80fb      	strh	r3, [r7, #6]
	switch (number)
 80004c6:	88fb      	ldrh	r3, [r7, #6]
 80004c8:	2b07      	cmp	r3, #7
 80004ca:	d875      	bhi.n	80005b8 <outpin+0xfc>
 80004cc:	a201      	add	r2, pc, #4	; (adr r2, 80004d4 <outpin+0x18>)
 80004ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004d2:	bf00      	nop
 80004d4:	080004f5 	.word	0x080004f5
 80004d8:	0800050d 	.word	0x0800050d
 80004dc:	08000525 	.word	0x08000525
 80004e0:	0800053d 	.word	0x0800053d
 80004e4:	08000557 	.word	0x08000557
 80004e8:	08000571 	.word	0x08000571
 80004ec:	08000589 	.word	0x08000589
 80004f0:	080005a1 	.word	0x080005a1
		{
		case 0:
			HAL_GPIO_WritePin(GPIOB, OUT1_Pin, GPIO_PIN_RESET);
 80004f4:	2200      	movs	r2, #0
 80004f6:	2101      	movs	r1, #1
 80004f8:	4831      	ldr	r0, [pc, #196]	; (80005c0 <outpin+0x104>)
 80004fa:	f003 f91d 	bl	8003738 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, OUT2_Pin|OUT3_Pin|OUT6_Pin|OUT7_Pin|OUT8_Pin|OUT4_Pin|OUT5_Pin, GPIO_PIN_SET);
 80004fe:	2201      	movs	r2, #1
 8000500:	f240 31e6 	movw	r1, #998	; 0x3e6
 8000504:	482e      	ldr	r0, [pc, #184]	; (80005c0 <outpin+0x104>)
 8000506:	f003 f917 	bl	8003738 <HAL_GPIO_WritePin>
			break;
 800050a:	e055      	b.n	80005b8 <outpin+0xfc>
		case 1:
			HAL_GPIO_WritePin(GPIOB, OUT2_Pin, GPIO_PIN_RESET);
 800050c:	2200      	movs	r2, #0
 800050e:	2102      	movs	r1, #2
 8000510:	482b      	ldr	r0, [pc, #172]	; (80005c0 <outpin+0x104>)
 8000512:	f003 f911 	bl	8003738 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, OUT1_Pin|OUT3_Pin|OUT6_Pin|OUT7_Pin|OUT8_Pin|OUT4_Pin|OUT5_Pin, GPIO_PIN_SET);
 8000516:	2201      	movs	r2, #1
 8000518:	f240 31e5 	movw	r1, #997	; 0x3e5
 800051c:	4828      	ldr	r0, [pc, #160]	; (80005c0 <outpin+0x104>)
 800051e:	f003 f90b 	bl	8003738 <HAL_GPIO_WritePin>
				break;
 8000522:	e049      	b.n	80005b8 <outpin+0xfc>
		case 2:
			HAL_GPIO_WritePin(GPIOB, OUT3_Pin, GPIO_PIN_RESET);
 8000524:	2200      	movs	r2, #0
 8000526:	2104      	movs	r1, #4
 8000528:	4825      	ldr	r0, [pc, #148]	; (80005c0 <outpin+0x104>)
 800052a:	f003 f905 	bl	8003738 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, OUT2_Pin|OUT1_Pin|OUT6_Pin|OUT7_Pin|OUT8_Pin|OUT4_Pin|OUT5_Pin, GPIO_PIN_SET);
 800052e:	2201      	movs	r2, #1
 8000530:	f240 31e3 	movw	r1, #995	; 0x3e3
 8000534:	4822      	ldr	r0, [pc, #136]	; (80005c0 <outpin+0x104>)
 8000536:	f003 f8ff 	bl	8003738 <HAL_GPIO_WritePin>
				break;
 800053a:	e03d      	b.n	80005b8 <outpin+0xfc>
		case 3:
			HAL_GPIO_WritePin(GPIOB, OUT4_Pin, GPIO_PIN_RESET);
 800053c:	2200      	movs	r2, #0
 800053e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000542:	481f      	ldr	r0, [pc, #124]	; (80005c0 <outpin+0x104>)
 8000544:	f003 f8f8 	bl	8003738 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, OUT2_Pin|OUT3_Pin|OUT6_Pin|OUT7_Pin|OUT8_Pin|OUT1_Pin|OUT5_Pin, GPIO_PIN_SET);
 8000548:	2201      	movs	r2, #1
 800054a:	f240 21e7 	movw	r1, #743	; 0x2e7
 800054e:	481c      	ldr	r0, [pc, #112]	; (80005c0 <outpin+0x104>)
 8000550:	f003 f8f2 	bl	8003738 <HAL_GPIO_WritePin>
				break;
 8000554:	e030      	b.n	80005b8 <outpin+0xfc>
		case 4:
			HAL_GPIO_WritePin(GPIOB, OUT5_Pin, GPIO_PIN_RESET);
 8000556:	2200      	movs	r2, #0
 8000558:	f44f 7100 	mov.w	r1, #512	; 0x200
 800055c:	4818      	ldr	r0, [pc, #96]	; (80005c0 <outpin+0x104>)
 800055e:	f003 f8eb 	bl	8003738 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, OUT2_Pin|OUT3_Pin|OUT6_Pin|OUT7_Pin|OUT8_Pin|OUT4_Pin|OUT1_Pin, GPIO_PIN_SET);
 8000562:	2201      	movs	r2, #1
 8000564:	f240 11e7 	movw	r1, #487	; 0x1e7
 8000568:	4815      	ldr	r0, [pc, #84]	; (80005c0 <outpin+0x104>)
 800056a:	f003 f8e5 	bl	8003738 <HAL_GPIO_WritePin>
				break;
 800056e:	e023      	b.n	80005b8 <outpin+0xfc>
		case 5:
			HAL_GPIO_WritePin(GPIOB, OUT6_Pin, GPIO_PIN_RESET);
 8000570:	2200      	movs	r2, #0
 8000572:	2120      	movs	r1, #32
 8000574:	4812      	ldr	r0, [pc, #72]	; (80005c0 <outpin+0x104>)
 8000576:	f003 f8df 	bl	8003738 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, OUT2_Pin|OUT3_Pin|OUT1_Pin|OUT7_Pin|OUT8_Pin|OUT4_Pin|OUT5_Pin, GPIO_PIN_SET);
 800057a:	2201      	movs	r2, #1
 800057c:	f240 31c7 	movw	r1, #967	; 0x3c7
 8000580:	480f      	ldr	r0, [pc, #60]	; (80005c0 <outpin+0x104>)
 8000582:	f003 f8d9 	bl	8003738 <HAL_GPIO_WritePin>
				break;
 8000586:	e017      	b.n	80005b8 <outpin+0xfc>
		case 6:
			HAL_GPIO_WritePin(GPIOB, OUT7_Pin, GPIO_PIN_RESET);
 8000588:	2200      	movs	r2, #0
 800058a:	2140      	movs	r1, #64	; 0x40
 800058c:	480c      	ldr	r0, [pc, #48]	; (80005c0 <outpin+0x104>)
 800058e:	f003 f8d3 	bl	8003738 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, OUT2_Pin|OUT3_Pin|OUT6_Pin|OUT1_Pin|OUT8_Pin|OUT4_Pin|OUT5_Pin, GPIO_PIN_SET);
 8000592:	2201      	movs	r2, #1
 8000594:	f240 31a7 	movw	r1, #935	; 0x3a7
 8000598:	4809      	ldr	r0, [pc, #36]	; (80005c0 <outpin+0x104>)
 800059a:	f003 f8cd 	bl	8003738 <HAL_GPIO_WritePin>
				break;
 800059e:	e00b      	b.n	80005b8 <outpin+0xfc>
		case 7:
			HAL_GPIO_WritePin(GPIOB, OUT8_Pin, GPIO_PIN_RESET);
 80005a0:	2200      	movs	r2, #0
 80005a2:	2180      	movs	r1, #128	; 0x80
 80005a4:	4806      	ldr	r0, [pc, #24]	; (80005c0 <outpin+0x104>)
 80005a6:	f003 f8c7 	bl	8003738 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, OUT2_Pin|OUT3_Pin|OUT6_Pin|OUT7_Pin|OUT1_Pin|OUT4_Pin|OUT5_Pin, GPIO_PIN_SET);
 80005aa:	2201      	movs	r2, #1
 80005ac:	f240 3167 	movw	r1, #871	; 0x367
 80005b0:	4803      	ldr	r0, [pc, #12]	; (80005c0 <outpin+0x104>)
 80005b2:	f003 f8c1 	bl	8003738 <HAL_GPIO_WritePin>
				break;
 80005b6:	bf00      	nop
		}
}
 80005b8:	bf00      	nop
 80005ba:	3708      	adds	r7, #8
 80005bc:	46bd      	mov	sp, r7
 80005be:	bd80      	pop	{r7, pc}
 80005c0:	40010c00 	.word	0x40010c00

080005c4 <symboldigit>:

uint8_t symboldigit(char symb){
 80005c4:	b480      	push	{r7}
 80005c6:	b085      	sub	sp, #20
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	4603      	mov	r3, r0
 80005cc:	71fb      	strb	r3, [r7, #7]
	uint8_t a=6;
 80005ce:	2306      	movs	r3, #6
 80005d0:	73fb      	strb	r3, [r7, #15]
	switch (symb){
 80005d2:	79fb      	ldrb	r3, [r7, #7]
 80005d4:	3b30      	subs	r3, #48	; 0x30
 80005d6:	2b4a      	cmp	r3, #74	; 0x4a
 80005d8:	f200 8106 	bhi.w	80007e8 <symboldigit+0x224>
 80005dc:	a201      	add	r2, pc, #4	; (adr r2, 80005e4 <symboldigit+0x20>)
 80005de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005e2:	bf00      	nop
 80005e4:	080007ad 	.word	0x080007ad
 80005e8:	080007b3 	.word	0x080007b3
 80005ec:	080007b9 	.word	0x080007b9
 80005f0:	080007bf 	.word	0x080007bf
 80005f4:	080007c5 	.word	0x080007c5
 80005f8:	080007cb 	.word	0x080007cb
 80005fc:	080007d1 	.word	0x080007d1
 8000600:	080007d7 	.word	0x080007d7
 8000604:	080007dd 	.word	0x080007dd
 8000608:	080007e3 	.word	0x080007e3
 800060c:	080007e9 	.word	0x080007e9
 8000610:	080007e9 	.word	0x080007e9
 8000614:	080007e9 	.word	0x080007e9
 8000618:	080007e9 	.word	0x080007e9
 800061c:	080007e9 	.word	0x080007e9
 8000620:	080007e9 	.word	0x080007e9
 8000624:	080007e9 	.word	0x080007e9
 8000628:	080007e9 	.word	0x080007e9
 800062c:	080007e9 	.word	0x080007e9
 8000630:	080007e9 	.word	0x080007e9
 8000634:	080007e9 	.word	0x080007e9
 8000638:	080007e9 	.word	0x080007e9
 800063c:	080007e9 	.word	0x080007e9
 8000640:	080007e9 	.word	0x080007e9
 8000644:	080007e9 	.word	0x080007e9
 8000648:	080007e9 	.word	0x080007e9
 800064c:	080007e9 	.word	0x080007e9
 8000650:	080007e9 	.word	0x080007e9
 8000654:	080007e9 	.word	0x080007e9
 8000658:	080007e9 	.word	0x080007e9
 800065c:	080007e9 	.word	0x080007e9
 8000660:	080007e9 	.word	0x080007e9
 8000664:	080007e9 	.word	0x080007e9
 8000668:	080007e9 	.word	0x080007e9
 800066c:	080007e9 	.word	0x080007e9
 8000670:	080007e9 	.word	0x080007e9
 8000674:	080007e9 	.word	0x080007e9
 8000678:	080007e9 	.word	0x080007e9
 800067c:	080007e9 	.word	0x080007e9
 8000680:	080007e9 	.word	0x080007e9
 8000684:	080007e9 	.word	0x080007e9
 8000688:	080007e9 	.word	0x080007e9
 800068c:	080007e9 	.word	0x080007e9
 8000690:	080007e9 	.word	0x080007e9
 8000694:	080007e9 	.word	0x080007e9
 8000698:	080007e9 	.word	0x080007e9
 800069c:	080007e9 	.word	0x080007e9
 80006a0:	080007e9 	.word	0x080007e9
 80006a4:	080007e9 	.word	0x080007e9
 80006a8:	08000711 	.word	0x08000711
 80006ac:	08000717 	.word	0x08000717
 80006b0:	0800071d 	.word	0x0800071d
 80006b4:	08000723 	.word	0x08000723
 80006b8:	08000729 	.word	0x08000729
 80006bc:	0800072f 	.word	0x0800072f
 80006c0:	08000735 	.word	0x08000735
 80006c4:	0800073b 	.word	0x0800073b
 80006c8:	08000741 	.word	0x08000741
 80006cc:	08000747 	.word	0x08000747
 80006d0:	0800074d 	.word	0x0800074d
 80006d4:	08000753 	.word	0x08000753
 80006d8:	08000759 	.word	0x08000759
 80006dc:	0800075f 	.word	0x0800075f
 80006e0:	08000765 	.word	0x08000765
 80006e4:	0800076b 	.word	0x0800076b
 80006e8:	08000771 	.word	0x08000771
 80006ec:	08000777 	.word	0x08000777
 80006f0:	0800077d 	.word	0x0800077d
 80006f4:	08000783 	.word	0x08000783
 80006f8:	08000789 	.word	0x08000789
 80006fc:	0800078f 	.word	0x0800078f
 8000700:	08000795 	.word	0x08000795
 8000704:	0800079b 	.word	0x0800079b
 8000708:	080007a1 	.word	0x080007a1
 800070c:	080007a7 	.word	0x080007a7
	case 'a':
		a=0;
 8000710:	2300      	movs	r3, #0
 8000712:	73fb      	strb	r3, [r7, #15]
		break;
 8000714:	e068      	b.n	80007e8 <symboldigit+0x224>
	case 'b':
			a=1;
 8000716:	2301      	movs	r3, #1
 8000718:	73fb      	strb	r3, [r7, #15]
			break;
 800071a:	e065      	b.n	80007e8 <symboldigit+0x224>
	case 'c':
			a=2;
 800071c:	2302      	movs	r3, #2
 800071e:	73fb      	strb	r3, [r7, #15]
			break;
 8000720:	e062      	b.n	80007e8 <symboldigit+0x224>
	case 'd':
			a=3;
 8000722:	2303      	movs	r3, #3
 8000724:	73fb      	strb	r3, [r7, #15]
			break;
 8000726:	e05f      	b.n	80007e8 <symboldigit+0x224>
	case 'e':
			a=4;
 8000728:	2304      	movs	r3, #4
 800072a:	73fb      	strb	r3, [r7, #15]
			break;
 800072c:	e05c      	b.n	80007e8 <symboldigit+0x224>
	case 'f':
			a=5;
 800072e:	2305      	movs	r3, #5
 8000730:	73fb      	strb	r3, [r7, #15]
			break;
 8000732:	e059      	b.n	80007e8 <symboldigit+0x224>
	case 'g':
			a=7;
 8000734:	2307      	movs	r3, #7
 8000736:	73fb      	strb	r3, [r7, #15]
			break;
 8000738:	e056      	b.n	80007e8 <symboldigit+0x224>
	case 'h':
			a=8;
 800073a:	2308      	movs	r3, #8
 800073c:	73fb      	strb	r3, [r7, #15]
			break;
 800073e:	e053      	b.n	80007e8 <symboldigit+0x224>
	case 'i':
			a=9;
 8000740:	2309      	movs	r3, #9
 8000742:	73fb      	strb	r3, [r7, #15]
			break;
 8000744:	e050      	b.n	80007e8 <symboldigit+0x224>
	case 'j':
			a=10;
 8000746:	230a      	movs	r3, #10
 8000748:	73fb      	strb	r3, [r7, #15]
			break;
 800074a:	e04d      	b.n	80007e8 <symboldigit+0x224>
	case 'k':
			a=11;
 800074c:	230b      	movs	r3, #11
 800074e:	73fb      	strb	r3, [r7, #15]
			break;
 8000750:	e04a      	b.n	80007e8 <symboldigit+0x224>
	case 'l':
			a=12;
 8000752:	230c      	movs	r3, #12
 8000754:	73fb      	strb	r3, [r7, #15]
			break;
 8000756:	e047      	b.n	80007e8 <symboldigit+0x224>
	case 'm':
			a=13;
 8000758:	230d      	movs	r3, #13
 800075a:	73fb      	strb	r3, [r7, #15]
			break;
 800075c:	e044      	b.n	80007e8 <symboldigit+0x224>
	case 'n':
			a=14;
 800075e:	230e      	movs	r3, #14
 8000760:	73fb      	strb	r3, [r7, #15]
			break;
 8000762:	e041      	b.n	80007e8 <symboldigit+0x224>
	case 'o':
			a=15;
 8000764:	230f      	movs	r3, #15
 8000766:	73fb      	strb	r3, [r7, #15]
			break;
 8000768:	e03e      	b.n	80007e8 <symboldigit+0x224>
	case 'p':
			a=16;
 800076a:	2310      	movs	r3, #16
 800076c:	73fb      	strb	r3, [r7, #15]
			break;
 800076e:	e03b      	b.n	80007e8 <symboldigit+0x224>
	case 'q':
			a=17;
 8000770:	2311      	movs	r3, #17
 8000772:	73fb      	strb	r3, [r7, #15]
			break;
 8000774:	e038      	b.n	80007e8 <symboldigit+0x224>
	case 'r':
			a=18;
 8000776:	2312      	movs	r3, #18
 8000778:	73fb      	strb	r3, [r7, #15]
			break;
 800077a:	e035      	b.n	80007e8 <symboldigit+0x224>
	case 's':
			a=19;
 800077c:	2313      	movs	r3, #19
 800077e:	73fb      	strb	r3, [r7, #15]
			break;
 8000780:	e032      	b.n	80007e8 <symboldigit+0x224>
	case 't':
			a=20;
 8000782:	2314      	movs	r3, #20
 8000784:	73fb      	strb	r3, [r7, #15]
			break;
 8000786:	e02f      	b.n	80007e8 <symboldigit+0x224>
	case 'u':
			a=21;
 8000788:	2315      	movs	r3, #21
 800078a:	73fb      	strb	r3, [r7, #15]
			break;
 800078c:	e02c      	b.n	80007e8 <symboldigit+0x224>
	case 'v':
			a=22;
 800078e:	2316      	movs	r3, #22
 8000790:	73fb      	strb	r3, [r7, #15]
			break;
 8000792:	e029      	b.n	80007e8 <symboldigit+0x224>
	case 'w':
			a=23;
 8000794:	2317      	movs	r3, #23
 8000796:	73fb      	strb	r3, [r7, #15]
			break;
 8000798:	e026      	b.n	80007e8 <symboldigit+0x224>
	case 'x':
			a=24;
 800079a:	2318      	movs	r3, #24
 800079c:	73fb      	strb	r3, [r7, #15]
			break;
 800079e:	e023      	b.n	80007e8 <symboldigit+0x224>
	case 'y':
			a=25;
 80007a0:	2319      	movs	r3, #25
 80007a2:	73fb      	strb	r3, [r7, #15]
			break;
 80007a4:	e020      	b.n	80007e8 <symboldigit+0x224>
	case 'z':
			a=26;
 80007a6:	231a      	movs	r3, #26
 80007a8:	73fb      	strb	r3, [r7, #15]
			break;
 80007aa:	e01d      	b.n	80007e8 <symboldigit+0x224>
	case '0':
				a=27;
 80007ac:	231b      	movs	r3, #27
 80007ae:	73fb      	strb	r3, [r7, #15]
				break;
 80007b0:	e01a      	b.n	80007e8 <symboldigit+0x224>
	case '1':
				a=28;
 80007b2:	231c      	movs	r3, #28
 80007b4:	73fb      	strb	r3, [r7, #15]
				break;
 80007b6:	e017      	b.n	80007e8 <symboldigit+0x224>
	case '2':
				a=29;
 80007b8:	231d      	movs	r3, #29
 80007ba:	73fb      	strb	r3, [r7, #15]
				break;
 80007bc:	e014      	b.n	80007e8 <symboldigit+0x224>
	case '3':
				a=30;
 80007be:	231e      	movs	r3, #30
 80007c0:	73fb      	strb	r3, [r7, #15]
				break;
 80007c2:	e011      	b.n	80007e8 <symboldigit+0x224>
	case '4':
				a=31;
 80007c4:	231f      	movs	r3, #31
 80007c6:	73fb      	strb	r3, [r7, #15]
				break;
 80007c8:	e00e      	b.n	80007e8 <symboldigit+0x224>
	case '5':
				a=32;
 80007ca:	2320      	movs	r3, #32
 80007cc:	73fb      	strb	r3, [r7, #15]
				break;
 80007ce:	e00b      	b.n	80007e8 <symboldigit+0x224>
	case '6':
				a=33;
 80007d0:	2321      	movs	r3, #33	; 0x21
 80007d2:	73fb      	strb	r3, [r7, #15]
				break;
 80007d4:	e008      	b.n	80007e8 <symboldigit+0x224>
	case '7':
				a=34;
 80007d6:	2322      	movs	r3, #34	; 0x22
 80007d8:	73fb      	strb	r3, [r7, #15]
				break;
 80007da:	e005      	b.n	80007e8 <symboldigit+0x224>
	case '8':
				a=35;
 80007dc:	2323      	movs	r3, #35	; 0x23
 80007de:	73fb      	strb	r3, [r7, #15]
				break;
 80007e0:	e002      	b.n	80007e8 <symboldigit+0x224>
	case '9':
				a=36;
 80007e2:	2324      	movs	r3, #36	; 0x24
 80007e4:	73fb      	strb	r3, [r7, #15]
				break;
 80007e6:	bf00      	nop
	}
	return a;
 80007e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80007ea:	4618      	mov	r0, r3
 80007ec:	3714      	adds	r7, #20
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bc80      	pop	{r7}
 80007f2:	4770      	bx	lr

080007f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007f8:	f002 fa22 	bl	8002c40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007fc:	f000 f884 	bl	8000908 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000800:	f000 f9a6 	bl	8000b50 <MX_GPIO_Init>
  MX_DMA_Init();
 8000804:	f000 f986 	bl	8000b14 <MX_DMA_Init>
  MX_TIM3_Init();
 8000808:	f000 f90c 	bl	8000a24 <MX_TIM3_Init>
  MX_TIM2_Init();
 800080c:	f000 f8be 	bl	800098c <MX_TIM2_Init>
  MX_USART3_UART_Init();
 8000810:	f000 f956 	bl	8000ac0 <MX_USART3_UART_Init>
string[1]=st[1];
string[2]=st[2];
string[3]=st[3];
string[4]=st[4];
string[5]=st[5];*/
  HAL_TIM_Base_Start_IT(&htim3);
 8000814:	4831      	ldr	r0, [pc, #196]	; (80008dc <main+0xe8>)
 8000816:	f003 fc11 	bl	800403c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 800081a:	4831      	ldr	r0, [pc, #196]	; (80008e0 <main+0xec>)
 800081c:	f003 fc0e 	bl	800403c <HAL_TIM_Base_Start_IT>
  HAL_UART_Transmit_IT(&huart3, (uint8_t*) st1, strlen(st1));
 8000820:	4830      	ldr	r0, [pc, #192]	; (80008e4 <main+0xf0>)
 8000822:	f7ff fc93 	bl	800014c <strlen>
 8000826:	4603      	mov	r3, r0
 8000828:	b29b      	uxth	r3, r3
 800082a:	461a      	mov	r2, r3
 800082c:	492d      	ldr	r1, [pc, #180]	; (80008e4 <main+0xf0>)
 800082e:	482e      	ldr	r0, [pc, #184]	; (80008e8 <main+0xf4>)
 8000830:	f004 f805 	bl	800483e <HAL_UART_Transmit_IT>
  HAL_GPIO_WritePin(DIODE_GPIO_Port, DIODE_Pin, GPIO_PIN_SET);
 8000834:	2201      	movs	r2, #1
 8000836:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800083a:	482c      	ldr	r0, [pc, #176]	; (80008ec <main+0xf8>)
 800083c:	f002 ff7c 	bl	8003738 <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 HAL_UART_Receive_DMA(&huart3, (uint8_t*) st, 32);
 8000840:	2220      	movs	r2, #32
 8000842:	492b      	ldr	r1, [pc, #172]	; (80008f0 <main+0xfc>)
 8000844:	4828      	ldr	r0, [pc, #160]	; (80008e8 <main+0xf4>)
 8000846:	f004 f83f 	bl	80048c8 <HAL_UART_Receive_DMA>
	HAL_Delay(1000);
 800084a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800084e:	f002 fa59 	bl	8002d04 <HAL_Delay>
	 if(st[0]!=0){
 8000852:	4b27      	ldr	r3, [pc, #156]	; (80008f0 <main+0xfc>)
 8000854:	781b      	ldrb	r3, [r3, #0]
 8000856:	2b00      	cmp	r3, #0
 8000858:	d0f2      	beq.n	8000840 <main+0x4c>
		 k=st[0];
 800085a:	4b25      	ldr	r3, [pc, #148]	; (80008f0 <main+0xfc>)
 800085c:	781a      	ldrb	r2, [r3, #0]
 800085e:	4b25      	ldr	r3, [pc, #148]	; (80008f4 <main+0x100>)
 8000860:	701a      	strb	r2, [r3, #0]
			 while (k!='\0'){
 8000862:	e00c      	b.n	800087e <main+0x8a>
				 counter++;
 8000864:	4b24      	ldr	r3, [pc, #144]	; (80008f8 <main+0x104>)
 8000866:	781b      	ldrb	r3, [r3, #0]
 8000868:	3301      	adds	r3, #1
 800086a:	b2da      	uxtb	r2, r3
 800086c:	4b22      	ldr	r3, [pc, #136]	; (80008f8 <main+0x104>)
 800086e:	701a      	strb	r2, [r3, #0]
				 k=st[counter];
 8000870:	4b21      	ldr	r3, [pc, #132]	; (80008f8 <main+0x104>)
 8000872:	781b      	ldrb	r3, [r3, #0]
 8000874:	461a      	mov	r2, r3
 8000876:	4b1e      	ldr	r3, [pc, #120]	; (80008f0 <main+0xfc>)
 8000878:	5c9a      	ldrb	r2, [r3, r2]
 800087a:	4b1e      	ldr	r3, [pc, #120]	; (80008f4 <main+0x100>)
 800087c:	701a      	strb	r2, [r3, #0]
			 while (k!='\0'){
 800087e:	4b1d      	ldr	r3, [pc, #116]	; (80008f4 <main+0x100>)
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	2b00      	cmp	r3, #0
 8000884:	d1ee      	bne.n	8000864 <main+0x70>
			 }
			 for(s=0;s<counter;s++){
 8000886:	4b1d      	ldr	r3, [pc, #116]	; (80008fc <main+0x108>)
 8000888:	2200      	movs	r2, #0
 800088a:	701a      	strb	r2, [r3, #0]
 800088c:	e00f      	b.n	80008ae <main+0xba>
				 string[s]=st[s];
 800088e:	4b1b      	ldr	r3, [pc, #108]	; (80008fc <main+0x108>)
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	4619      	mov	r1, r3
 8000894:	4b19      	ldr	r3, [pc, #100]	; (80008fc <main+0x108>)
 8000896:	781b      	ldrb	r3, [r3, #0]
 8000898:	461a      	mov	r2, r3
 800089a:	4b15      	ldr	r3, [pc, #84]	; (80008f0 <main+0xfc>)
 800089c:	5c59      	ldrb	r1, [r3, r1]
 800089e:	4b18      	ldr	r3, [pc, #96]	; (8000900 <main+0x10c>)
 80008a0:	5499      	strb	r1, [r3, r2]
			 for(s=0;s<counter;s++){
 80008a2:	4b16      	ldr	r3, [pc, #88]	; (80008fc <main+0x108>)
 80008a4:	781b      	ldrb	r3, [r3, #0]
 80008a6:	3301      	adds	r3, #1
 80008a8:	b2da      	uxtb	r2, r3
 80008aa:	4b14      	ldr	r3, [pc, #80]	; (80008fc <main+0x108>)
 80008ac:	701a      	strb	r2, [r3, #0]
 80008ae:	4b13      	ldr	r3, [pc, #76]	; (80008fc <main+0x108>)
 80008b0:	781a      	ldrb	r2, [r3, #0]
 80008b2:	4b11      	ldr	r3, [pc, #68]	; (80008f8 <main+0x104>)
 80008b4:	781b      	ldrb	r3, [r3, #0]
 80008b6:	429a      	cmp	r2, r3
 80008b8:	d3e9      	bcc.n	800088e <main+0x9a>

			 }
			 string[s+1]=0;
 80008ba:	4b10      	ldr	r3, [pc, #64]	; (80008fc <main+0x108>)
 80008bc:	781b      	ldrb	r3, [r3, #0]
 80008be:	3301      	adds	r3, #1
 80008c0:	4a0f      	ldr	r2, [pc, #60]	; (8000900 <main+0x10c>)
 80008c2:	2100      	movs	r1, #0
 80008c4:	54d1      	strb	r1, [r2, r3]
			 strl=counter+1/sizeof(char);
 80008c6:	4b0c      	ldr	r3, [pc, #48]	; (80008f8 <main+0x104>)
 80008c8:	781b      	ldrb	r3, [r3, #0]
 80008ca:	3301      	adds	r3, #1
 80008cc:	461a      	mov	r2, r3
 80008ce:	4b0d      	ldr	r3, [pc, #52]	; (8000904 <main+0x110>)
 80008d0:	601a      	str	r2, [r3, #0]
			 st[0]=0;
 80008d2:	4b07      	ldr	r3, [pc, #28]	; (80008f0 <main+0xfc>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	701a      	strb	r2, [r3, #0]
	 HAL_UART_Receive_DMA(&huart3, (uint8_t*) st, 32);
 80008d8:	e7b2      	b.n	8000840 <main+0x4c>
 80008da:	bf00      	nop
 80008dc:	20000aa0 	.word	0x20000aa0
 80008e0:	20000ae8 	.word	0x20000ae8
 80008e4:	20000000 	.word	0x20000000
 80008e8:	20000a60 	.word	0x20000a60
 80008ec:	40011000 	.word	0x40011000
 80008f0:	20000970 	.word	0x20000970
 80008f4:	20000995 	.word	0x20000995
 80008f8:	20000990 	.word	0x20000990
 80008fc:	20000991 	.word	0x20000991
 8000900:	20000b30 	.word	0x20000b30
 8000904:	20000b50 	.word	0x20000b50

08000908 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b090      	sub	sp, #64	; 0x40
 800090c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800090e:	f107 0318 	add.w	r3, r7, #24
 8000912:	2228      	movs	r2, #40	; 0x28
 8000914:	2100      	movs	r1, #0
 8000916:	4618      	mov	r0, r3
 8000918:	f004 fbe6 	bl	80050e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800091c:	1d3b      	adds	r3, r7, #4
 800091e:	2200      	movs	r2, #0
 8000920:	601a      	str	r2, [r3, #0]
 8000922:	605a      	str	r2, [r3, #4]
 8000924:	609a      	str	r2, [r3, #8]
 8000926:	60da      	str	r2, [r3, #12]
 8000928:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800092a:	2302      	movs	r3, #2
 800092c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800092e:	2301      	movs	r3, #1
 8000930:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000932:	2310      	movs	r3, #16
 8000934:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000936:	2302      	movs	r3, #2
 8000938:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800093a:	2300      	movs	r3, #0
 800093c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800093e:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000942:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000944:	f107 0318 	add.w	r3, r7, #24
 8000948:	4618      	mov	r0, r3
 800094a:	f002 ff0d 	bl	8003768 <HAL_RCC_OscConfig>
 800094e:	4603      	mov	r3, r0
 8000950:	2b00      	cmp	r3, #0
 8000952:	d001      	beq.n	8000958 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000954:	f000 f982 	bl	8000c5c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000958:	230f      	movs	r3, #15
 800095a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800095c:	2302      	movs	r3, #2
 800095e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000960:	2300      	movs	r3, #0
 8000962:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000964:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000968:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800096a:	2300      	movs	r3, #0
 800096c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800096e:	1d3b      	adds	r3, r7, #4
 8000970:	2102      	movs	r1, #2
 8000972:	4618      	mov	r0, r3
 8000974:	f003 f978 	bl	8003c68 <HAL_RCC_ClockConfig>
 8000978:	4603      	mov	r3, r0
 800097a:	2b00      	cmp	r3, #0
 800097c:	d001      	beq.n	8000982 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800097e:	f000 f96d 	bl	8000c5c <Error_Handler>
  }
}
 8000982:	bf00      	nop
 8000984:	3740      	adds	r7, #64	; 0x40
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
	...

0800098c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b086      	sub	sp, #24
 8000990:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000992:	f107 0308 	add.w	r3, r7, #8
 8000996:	2200      	movs	r2, #0
 8000998:	601a      	str	r2, [r3, #0]
 800099a:	605a      	str	r2, [r3, #4]
 800099c:	609a      	str	r2, [r3, #8]
 800099e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009a0:	463b      	mov	r3, r7
 80009a2:	2200      	movs	r2, #0
 80009a4:	601a      	str	r2, [r3, #0]
 80009a6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80009a8:	4b1d      	ldr	r3, [pc, #116]	; (8000a20 <MX_TIM2_Init+0x94>)
 80009aa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80009ae:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 31999;
 80009b0:	4b1b      	ldr	r3, [pc, #108]	; (8000a20 <MX_TIM2_Init+0x94>)
 80009b2:	f647 42ff 	movw	r2, #31999	; 0x7cff
 80009b6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009b8:	4b19      	ldr	r3, [pc, #100]	; (8000a20 <MX_TIM2_Init+0x94>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 200;
 80009be:	4b18      	ldr	r3, [pc, #96]	; (8000a20 <MX_TIM2_Init+0x94>)
 80009c0:	22c8      	movs	r2, #200	; 0xc8
 80009c2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009c4:	4b16      	ldr	r3, [pc, #88]	; (8000a20 <MX_TIM2_Init+0x94>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009ca:	4b15      	ldr	r3, [pc, #84]	; (8000a20 <MX_TIM2_Init+0x94>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80009d0:	4813      	ldr	r0, [pc, #76]	; (8000a20 <MX_TIM2_Init+0x94>)
 80009d2:	f003 fae3 	bl	8003f9c <HAL_TIM_Base_Init>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d001      	beq.n	80009e0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80009dc:	f000 f93e 	bl	8000c5c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009e4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80009e6:	f107 0308 	add.w	r3, r7, #8
 80009ea:	4619      	mov	r1, r3
 80009ec:	480c      	ldr	r0, [pc, #48]	; (8000a20 <MX_TIM2_Init+0x94>)
 80009ee:	f003 fc7f 	bl	80042f0 <HAL_TIM_ConfigClockSource>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d001      	beq.n	80009fc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80009f8:	f000 f930 	bl	8000c5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009fc:	2300      	movs	r3, #0
 80009fe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a00:	2300      	movs	r3, #0
 8000a02:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a04:	463b      	mov	r3, r7
 8000a06:	4619      	mov	r1, r3
 8000a08:	4805      	ldr	r0, [pc, #20]	; (8000a20 <MX_TIM2_Init+0x94>)
 8000a0a:	f003 fe5b 	bl	80046c4 <HAL_TIMEx_MasterConfigSynchronization>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d001      	beq.n	8000a18 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000a14:	f000 f922 	bl	8000c5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000a18:	bf00      	nop
 8000a1a:	3718      	adds	r7, #24
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	20000ae8 	.word	0x20000ae8

08000a24 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b086      	sub	sp, #24
 8000a28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a2a:	f107 0308 	add.w	r3, r7, #8
 8000a2e:	2200      	movs	r2, #0
 8000a30:	601a      	str	r2, [r3, #0]
 8000a32:	605a      	str	r2, [r3, #4]
 8000a34:	609a      	str	r2, [r3, #8]
 8000a36:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a38:	463b      	mov	r3, r7
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	601a      	str	r2, [r3, #0]
 8000a3e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000a40:	4b1d      	ldr	r3, [pc, #116]	; (8000ab8 <MX_TIM3_Init+0x94>)
 8000a42:	4a1e      	ldr	r2, [pc, #120]	; (8000abc <MX_TIM3_Init+0x98>)
 8000a44:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7999;
 8000a46:	4b1c      	ldr	r3, [pc, #112]	; (8000ab8 <MX_TIM3_Init+0x94>)
 8000a48:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000a4c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a4e:	4b1a      	ldr	r3, [pc, #104]	; (8000ab8 <MX_TIM3_Init+0x94>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1;
 8000a54:	4b18      	ldr	r3, [pc, #96]	; (8000ab8 <MX_TIM3_Init+0x94>)
 8000a56:	2201      	movs	r2, #1
 8000a58:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a5a:	4b17      	ldr	r3, [pc, #92]	; (8000ab8 <MX_TIM3_Init+0x94>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a60:	4b15      	ldr	r3, [pc, #84]	; (8000ab8 <MX_TIM3_Init+0x94>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000a66:	4814      	ldr	r0, [pc, #80]	; (8000ab8 <MX_TIM3_Init+0x94>)
 8000a68:	f003 fa98 	bl	8003f9c <HAL_TIM_Base_Init>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d001      	beq.n	8000a76 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8000a72:	f000 f8f3 	bl	8000c5c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a7a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000a7c:	f107 0308 	add.w	r3, r7, #8
 8000a80:	4619      	mov	r1, r3
 8000a82:	480d      	ldr	r0, [pc, #52]	; (8000ab8 <MX_TIM3_Init+0x94>)
 8000a84:	f003 fc34 	bl	80042f0 <HAL_TIM_ConfigClockSource>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d001      	beq.n	8000a92 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8000a8e:	f000 f8e5 	bl	8000c5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a92:	2300      	movs	r3, #0
 8000a94:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a96:	2300      	movs	r3, #0
 8000a98:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000a9a:	463b      	mov	r3, r7
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	4806      	ldr	r0, [pc, #24]	; (8000ab8 <MX_TIM3_Init+0x94>)
 8000aa0:	f003 fe10 	bl	80046c4 <HAL_TIMEx_MasterConfigSynchronization>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d001      	beq.n	8000aae <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8000aaa:	f000 f8d7 	bl	8000c5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000aae:	bf00      	nop
 8000ab0:	3718      	adds	r7, #24
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	20000aa0 	.word	0x20000aa0
 8000abc:	40000400 	.word	0x40000400

08000ac0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000ac4:	4b11      	ldr	r3, [pc, #68]	; (8000b0c <MX_USART3_UART_Init+0x4c>)
 8000ac6:	4a12      	ldr	r2, [pc, #72]	; (8000b10 <MX_USART3_UART_Init+0x50>)
 8000ac8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000aca:	4b10      	ldr	r3, [pc, #64]	; (8000b0c <MX_USART3_UART_Init+0x4c>)
 8000acc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000ad0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000ad2:	4b0e      	ldr	r3, [pc, #56]	; (8000b0c <MX_USART3_UART_Init+0x4c>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000ad8:	4b0c      	ldr	r3, [pc, #48]	; (8000b0c <MX_USART3_UART_Init+0x4c>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000ade:	4b0b      	ldr	r3, [pc, #44]	; (8000b0c <MX_USART3_UART_Init+0x4c>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000ae4:	4b09      	ldr	r3, [pc, #36]	; (8000b0c <MX_USART3_UART_Init+0x4c>)
 8000ae6:	220c      	movs	r2, #12
 8000ae8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000aea:	4b08      	ldr	r3, [pc, #32]	; (8000b0c <MX_USART3_UART_Init+0x4c>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000af0:	4b06      	ldr	r3, [pc, #24]	; (8000b0c <MX_USART3_UART_Init+0x4c>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000af6:	4805      	ldr	r0, [pc, #20]	; (8000b0c <MX_USART3_UART_Init+0x4c>)
 8000af8:	f003 fe54 	bl	80047a4 <HAL_UART_Init>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d001      	beq.n	8000b06 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000b02:	f000 f8ab 	bl	8000c5c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000b06:	bf00      	nop
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	20000a60 	.word	0x20000a60
 8000b10:	40004800 	.word	0x40004800

08000b14 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b1a:	4b0c      	ldr	r3, [pc, #48]	; (8000b4c <MX_DMA_Init+0x38>)
 8000b1c:	695b      	ldr	r3, [r3, #20]
 8000b1e:	4a0b      	ldr	r2, [pc, #44]	; (8000b4c <MX_DMA_Init+0x38>)
 8000b20:	f043 0301 	orr.w	r3, r3, #1
 8000b24:	6153      	str	r3, [r2, #20]
 8000b26:	4b09      	ldr	r3, [pc, #36]	; (8000b4c <MX_DMA_Init+0x38>)
 8000b28:	695b      	ldr	r3, [r3, #20]
 8000b2a:	f003 0301 	and.w	r3, r3, #1
 8000b2e:	607b      	str	r3, [r7, #4]
 8000b30:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000b32:	2200      	movs	r2, #0
 8000b34:	2100      	movs	r1, #0
 8000b36:	200d      	movs	r0, #13
 8000b38:	f002 f9df 	bl	8002efa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000b3c:	200d      	movs	r0, #13
 8000b3e:	f002 f9f8 	bl	8002f32 <HAL_NVIC_EnableIRQ>

}
 8000b42:	bf00      	nop
 8000b44:	3708      	adds	r7, #8
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	40021000 	.word	0x40021000

08000b50 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b088      	sub	sp, #32
 8000b54:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b56:	f107 0310 	add.w	r3, r7, #16
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	601a      	str	r2, [r3, #0]
 8000b5e:	605a      	str	r2, [r3, #4]
 8000b60:	609a      	str	r2, [r3, #8]
 8000b62:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b64:	4b39      	ldr	r3, [pc, #228]	; (8000c4c <MX_GPIO_Init+0xfc>)
 8000b66:	699b      	ldr	r3, [r3, #24]
 8000b68:	4a38      	ldr	r2, [pc, #224]	; (8000c4c <MX_GPIO_Init+0xfc>)
 8000b6a:	f043 0310 	orr.w	r3, r3, #16
 8000b6e:	6193      	str	r3, [r2, #24]
 8000b70:	4b36      	ldr	r3, [pc, #216]	; (8000c4c <MX_GPIO_Init+0xfc>)
 8000b72:	699b      	ldr	r3, [r3, #24]
 8000b74:	f003 0310 	and.w	r3, r3, #16
 8000b78:	60fb      	str	r3, [r7, #12]
 8000b7a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b7c:	4b33      	ldr	r3, [pc, #204]	; (8000c4c <MX_GPIO_Init+0xfc>)
 8000b7e:	699b      	ldr	r3, [r3, #24]
 8000b80:	4a32      	ldr	r2, [pc, #200]	; (8000c4c <MX_GPIO_Init+0xfc>)
 8000b82:	f043 0304 	orr.w	r3, r3, #4
 8000b86:	6193      	str	r3, [r2, #24]
 8000b88:	4b30      	ldr	r3, [pc, #192]	; (8000c4c <MX_GPIO_Init+0xfc>)
 8000b8a:	699b      	ldr	r3, [r3, #24]
 8000b8c:	f003 0304 	and.w	r3, r3, #4
 8000b90:	60bb      	str	r3, [r7, #8]
 8000b92:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b94:	4b2d      	ldr	r3, [pc, #180]	; (8000c4c <MX_GPIO_Init+0xfc>)
 8000b96:	699b      	ldr	r3, [r3, #24]
 8000b98:	4a2c      	ldr	r2, [pc, #176]	; (8000c4c <MX_GPIO_Init+0xfc>)
 8000b9a:	f043 0308 	orr.w	r3, r3, #8
 8000b9e:	6193      	str	r3, [r2, #24]
 8000ba0:	4b2a      	ldr	r3, [pc, #168]	; (8000c4c <MX_GPIO_Init+0xfc>)
 8000ba2:	699b      	ldr	r3, [r3, #24]
 8000ba4:	f003 0308 	and.w	r3, r3, #8
 8000ba8:	607b      	str	r3, [r7, #4]
 8000baa:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin|LED5_Pin|TEST_Pin
 8000bac:	2200      	movs	r2, #0
 8000bae:	f240 71f3 	movw	r1, #2035	; 0x7f3
 8000bb2:	4827      	ldr	r0, [pc, #156]	; (8000c50 <MX_GPIO_Init+0x100>)
 8000bb4:	f002 fdc0 	bl	8003738 <HAL_GPIO_WritePin>
                          |LED7_Pin|LED8_Pin|LED3_Pin|LED4_Pin
                          |LED6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OUT1_Pin|OUT2_Pin|OUT3_Pin|OUT6_Pin
 8000bb8:	2200      	movs	r2, #0
 8000bba:	f240 31e7 	movw	r1, #999	; 0x3e7
 8000bbe:	4825      	ldr	r0, [pc, #148]	; (8000c54 <MX_GPIO_Init+0x104>)
 8000bc0:	f002 fdba 	bl	8003738 <HAL_GPIO_WritePin>
                          |OUT7_Pin|OUT8_Pin|OUT4_Pin|OUT5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIODE_GPIO_Port, DIODE_Pin, GPIO_PIN_RESET);
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000bca:	4823      	ldr	r0, [pc, #140]	; (8000c58 <MX_GPIO_Init+0x108>)
 8000bcc:	f002 fdb4 	bl	8003738 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8000bd0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000bd4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000bde:	f107 0310 	add.w	r3, r7, #16
 8000be2:	4619      	mov	r1, r3
 8000be4:	481c      	ldr	r0, [pc, #112]	; (8000c58 <MX_GPIO_Init+0x108>)
 8000be6:	f002 fc23 	bl	8003430 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin LED2_Pin LED5_Pin TEST_Pin
                           LED7_Pin LED8_Pin LED3_Pin LED4_Pin
                           LED6_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED5_Pin|TEST_Pin
 8000bea:	f240 73f3 	movw	r3, #2035	; 0x7f3
 8000bee:	613b      	str	r3, [r7, #16]
                          |LED7_Pin|LED8_Pin|LED3_Pin|LED4_Pin
                          |LED6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf8:	2302      	movs	r3, #2
 8000bfa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bfc:	f107 0310 	add.w	r3, r7, #16
 8000c00:	4619      	mov	r1, r3
 8000c02:	4813      	ldr	r0, [pc, #76]	; (8000c50 <MX_GPIO_Init+0x100>)
 8000c04:	f002 fc14 	bl	8003430 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT1_Pin OUT2_Pin OUT3_Pin OUT6_Pin
                           OUT7_Pin OUT8_Pin OUT4_Pin OUT5_Pin */
  GPIO_InitStruct.Pin = OUT1_Pin|OUT2_Pin|OUT3_Pin|OUT6_Pin
 8000c08:	f240 33e7 	movw	r3, #999	; 0x3e7
 8000c0c:	613b      	str	r3, [r7, #16]
                          |OUT7_Pin|OUT8_Pin|OUT4_Pin|OUT5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c0e:	2301      	movs	r3, #1
 8000c10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c12:	2300      	movs	r3, #0
 8000c14:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c16:	2302      	movs	r3, #2
 8000c18:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c1a:	f107 0310 	add.w	r3, r7, #16
 8000c1e:	4619      	mov	r1, r3
 8000c20:	480c      	ldr	r0, [pc, #48]	; (8000c54 <MX_GPIO_Init+0x104>)
 8000c22:	f002 fc05 	bl	8003430 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIODE_Pin */
  GPIO_InitStruct.Pin = DIODE_Pin;
 8000c26:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000c2a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c2c:	2301      	movs	r3, #1
 8000c2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c30:	2300      	movs	r3, #0
 8000c32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c34:	2302      	movs	r3, #2
 8000c36:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DIODE_GPIO_Port, &GPIO_InitStruct);
 8000c38:	f107 0310 	add.w	r3, r7, #16
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	4806      	ldr	r0, [pc, #24]	; (8000c58 <MX_GPIO_Init+0x108>)
 8000c40:	f002 fbf6 	bl	8003430 <HAL_GPIO_Init>

}
 8000c44:	bf00      	nop
 8000c46:	3720      	adds	r7, #32
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	40021000 	.word	0x40021000
 8000c50:	40010800 	.word	0x40010800
 8000c54:	40010c00 	.word	0x40010c00
 8000c58:	40011000 	.word	0x40011000

08000c5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c60:	b672      	cpsid	i
}
 8000c62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c64:	e7fe      	b.n	8000c64 <Error_Handler+0x8>
	...

08000c68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b085      	sub	sp, #20
 8000c6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000c6e:	4b1a      	ldr	r3, [pc, #104]	; (8000cd8 <HAL_MspInit+0x70>)
 8000c70:	699b      	ldr	r3, [r3, #24]
 8000c72:	4a19      	ldr	r2, [pc, #100]	; (8000cd8 <HAL_MspInit+0x70>)
 8000c74:	f043 0301 	orr.w	r3, r3, #1
 8000c78:	6193      	str	r3, [r2, #24]
 8000c7a:	4b17      	ldr	r3, [pc, #92]	; (8000cd8 <HAL_MspInit+0x70>)
 8000c7c:	699b      	ldr	r3, [r3, #24]
 8000c7e:	f003 0301 	and.w	r3, r3, #1
 8000c82:	607b      	str	r3, [r7, #4]
 8000c84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c86:	4b14      	ldr	r3, [pc, #80]	; (8000cd8 <HAL_MspInit+0x70>)
 8000c88:	69db      	ldr	r3, [r3, #28]
 8000c8a:	4a13      	ldr	r2, [pc, #76]	; (8000cd8 <HAL_MspInit+0x70>)
 8000c8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c90:	61d3      	str	r3, [r2, #28]
 8000c92:	4b11      	ldr	r3, [pc, #68]	; (8000cd8 <HAL_MspInit+0x70>)
 8000c94:	69db      	ldr	r3, [r3, #28]
 8000c96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c9a:	603b      	str	r3, [r7, #0]
 8000c9c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000c9e:	4b0f      	ldr	r3, [pc, #60]	; (8000cdc <HAL_MspInit+0x74>)
 8000ca0:	685b      	ldr	r3, [r3, #4]
 8000ca2:	60fb      	str	r3, [r7, #12]
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000caa:	60fb      	str	r3, [r7, #12]
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000cb2:	60fb      	str	r3, [r7, #12]
 8000cb4:	4a09      	ldr	r2, [pc, #36]	; (8000cdc <HAL_MspInit+0x74>)
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */
  __HAL_AFIO_REMAP_SWJ_ENABLE();
 8000cba:	4b08      	ldr	r3, [pc, #32]	; (8000cdc <HAL_MspInit+0x74>)
 8000cbc:	685b      	ldr	r3, [r3, #4]
 8000cbe:	60bb      	str	r3, [r7, #8]
 8000cc0:	68bb      	ldr	r3, [r7, #8]
 8000cc2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000cc6:	60bb      	str	r3, [r7, #8]
 8000cc8:	4a04      	ldr	r2, [pc, #16]	; (8000cdc <HAL_MspInit+0x74>)
 8000cca:	68bb      	ldr	r3, [r7, #8]
 8000ccc:	6053      	str	r3, [r2, #4]
  /* USER CODE END MspInit 1 */
}
 8000cce:	bf00      	nop
 8000cd0:	3714      	adds	r7, #20
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bc80      	pop	{r7}
 8000cd6:	4770      	bx	lr
 8000cd8:	40021000 	.word	0x40021000
 8000cdc:	40010000 	.word	0x40010000

08000ce0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b084      	sub	sp, #16
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000cf0:	d114      	bne.n	8000d1c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000cf2:	4b19      	ldr	r3, [pc, #100]	; (8000d58 <HAL_TIM_Base_MspInit+0x78>)
 8000cf4:	69db      	ldr	r3, [r3, #28]
 8000cf6:	4a18      	ldr	r2, [pc, #96]	; (8000d58 <HAL_TIM_Base_MspInit+0x78>)
 8000cf8:	f043 0301 	orr.w	r3, r3, #1
 8000cfc:	61d3      	str	r3, [r2, #28]
 8000cfe:	4b16      	ldr	r3, [pc, #88]	; (8000d58 <HAL_TIM_Base_MspInit+0x78>)
 8000d00:	69db      	ldr	r3, [r3, #28]
 8000d02:	f003 0301 	and.w	r3, r3, #1
 8000d06:	60fb      	str	r3, [r7, #12]
 8000d08:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2100      	movs	r1, #0
 8000d0e:	201c      	movs	r0, #28
 8000d10:	f002 f8f3 	bl	8002efa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000d14:	201c      	movs	r0, #28
 8000d16:	f002 f90c 	bl	8002f32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000d1a:	e018      	b.n	8000d4e <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	4a0e      	ldr	r2, [pc, #56]	; (8000d5c <HAL_TIM_Base_MspInit+0x7c>)
 8000d22:	4293      	cmp	r3, r2
 8000d24:	d113      	bne.n	8000d4e <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000d26:	4b0c      	ldr	r3, [pc, #48]	; (8000d58 <HAL_TIM_Base_MspInit+0x78>)
 8000d28:	69db      	ldr	r3, [r3, #28]
 8000d2a:	4a0b      	ldr	r2, [pc, #44]	; (8000d58 <HAL_TIM_Base_MspInit+0x78>)
 8000d2c:	f043 0302 	orr.w	r3, r3, #2
 8000d30:	61d3      	str	r3, [r2, #28]
 8000d32:	4b09      	ldr	r3, [pc, #36]	; (8000d58 <HAL_TIM_Base_MspInit+0x78>)
 8000d34:	69db      	ldr	r3, [r3, #28]
 8000d36:	f003 0302 	and.w	r3, r3, #2
 8000d3a:	60bb      	str	r3, [r7, #8]
 8000d3c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000d3e:	2200      	movs	r2, #0
 8000d40:	2100      	movs	r1, #0
 8000d42:	201d      	movs	r0, #29
 8000d44:	f002 f8d9 	bl	8002efa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000d48:	201d      	movs	r0, #29
 8000d4a:	f002 f8f2 	bl	8002f32 <HAL_NVIC_EnableIRQ>
}
 8000d4e:	bf00      	nop
 8000d50:	3710      	adds	r7, #16
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	40021000 	.word	0x40021000
 8000d5c:	40000400 	.word	0x40000400

08000d60 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b088      	sub	sp, #32
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d68:	f107 0310 	add.w	r3, r7, #16
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	601a      	str	r2, [r3, #0]
 8000d70:	605a      	str	r2, [r3, #4]
 8000d72:	609a      	str	r2, [r3, #8]
 8000d74:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	4a33      	ldr	r2, [pc, #204]	; (8000e48 <HAL_UART_MspInit+0xe8>)
 8000d7c:	4293      	cmp	r3, r2
 8000d7e:	d15f      	bne.n	8000e40 <HAL_UART_MspInit+0xe0>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000d80:	4b32      	ldr	r3, [pc, #200]	; (8000e4c <HAL_UART_MspInit+0xec>)
 8000d82:	69db      	ldr	r3, [r3, #28]
 8000d84:	4a31      	ldr	r2, [pc, #196]	; (8000e4c <HAL_UART_MspInit+0xec>)
 8000d86:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d8a:	61d3      	str	r3, [r2, #28]
 8000d8c:	4b2f      	ldr	r3, [pc, #188]	; (8000e4c <HAL_UART_MspInit+0xec>)
 8000d8e:	69db      	ldr	r3, [r3, #28]
 8000d90:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000d94:	60fb      	str	r3, [r7, #12]
 8000d96:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d98:	4b2c      	ldr	r3, [pc, #176]	; (8000e4c <HAL_UART_MspInit+0xec>)
 8000d9a:	699b      	ldr	r3, [r3, #24]
 8000d9c:	4a2b      	ldr	r2, [pc, #172]	; (8000e4c <HAL_UART_MspInit+0xec>)
 8000d9e:	f043 0308 	orr.w	r3, r3, #8
 8000da2:	6193      	str	r3, [r2, #24]
 8000da4:	4b29      	ldr	r3, [pc, #164]	; (8000e4c <HAL_UART_MspInit+0xec>)
 8000da6:	699b      	ldr	r3, [r3, #24]
 8000da8:	f003 0308 	and.w	r3, r3, #8
 8000dac:	60bb      	str	r3, [r7, #8]
 8000dae:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000db0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000db4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db6:	2302      	movs	r3, #2
 8000db8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000dba:	2303      	movs	r3, #3
 8000dbc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dbe:	f107 0310 	add.w	r3, r7, #16
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	4822      	ldr	r0, [pc, #136]	; (8000e50 <HAL_UART_MspInit+0xf0>)
 8000dc6:	f002 fb33 	bl	8003430 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000dca:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000dce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dd8:	f107 0310 	add.w	r3, r7, #16
 8000ddc:	4619      	mov	r1, r3
 8000dde:	481c      	ldr	r0, [pc, #112]	; (8000e50 <HAL_UART_MspInit+0xf0>)
 8000de0:	f002 fb26 	bl	8003430 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8000de4:	4b1b      	ldr	r3, [pc, #108]	; (8000e54 <HAL_UART_MspInit+0xf4>)
 8000de6:	4a1c      	ldr	r2, [pc, #112]	; (8000e58 <HAL_UART_MspInit+0xf8>)
 8000de8:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000dea:	4b1a      	ldr	r3, [pc, #104]	; (8000e54 <HAL_UART_MspInit+0xf4>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000df0:	4b18      	ldr	r3, [pc, #96]	; (8000e54 <HAL_UART_MspInit+0xf4>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000df6:	4b17      	ldr	r3, [pc, #92]	; (8000e54 <HAL_UART_MspInit+0xf4>)
 8000df8:	2280      	movs	r2, #128	; 0x80
 8000dfa:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000dfc:	4b15      	ldr	r3, [pc, #84]	; (8000e54 <HAL_UART_MspInit+0xf4>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e02:	4b14      	ldr	r3, [pc, #80]	; (8000e54 <HAL_UART_MspInit+0xf4>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8000e08:	4b12      	ldr	r3, [pc, #72]	; (8000e54 <HAL_UART_MspInit+0xf4>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000e0e:	4b11      	ldr	r3, [pc, #68]	; (8000e54 <HAL_UART_MspInit+0xf4>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8000e14:	480f      	ldr	r0, [pc, #60]	; (8000e54 <HAL_UART_MspInit+0xf4>)
 8000e16:	f002 f8a7 	bl	8002f68 <HAL_DMA_Init>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d001      	beq.n	8000e24 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8000e20:	f7ff ff1c 	bl	8000c5c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	4a0b      	ldr	r2, [pc, #44]	; (8000e54 <HAL_UART_MspInit+0xf4>)
 8000e28:	635a      	str	r2, [r3, #52]	; 0x34
 8000e2a:	4a0a      	ldr	r2, [pc, #40]	; (8000e54 <HAL_UART_MspInit+0xf4>)
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000e30:	2200      	movs	r2, #0
 8000e32:	2100      	movs	r1, #0
 8000e34:	2027      	movs	r0, #39	; 0x27
 8000e36:	f002 f860 	bl	8002efa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000e3a:	2027      	movs	r0, #39	; 0x27
 8000e3c:	f002 f879 	bl	8002f32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000e40:	bf00      	nop
 8000e42:	3720      	adds	r7, #32
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd80      	pop	{r7, pc}
 8000e48:	40004800 	.word	0x40004800
 8000e4c:	40021000 	.word	0x40021000
 8000e50:	40010c00 	.word	0x40010c00
 8000e54:	20000a1c 	.word	0x20000a1c
 8000e58:	40020030 	.word	0x40020030

08000e5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e60:	e7fe      	b.n	8000e60 <NMI_Handler+0x4>

08000e62 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e62:	b480      	push	{r7}
 8000e64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e66:	e7fe      	b.n	8000e66 <HardFault_Handler+0x4>

08000e68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e6c:	e7fe      	b.n	8000e6c <MemManage_Handler+0x4>

08000e6e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e6e:	b480      	push	{r7}
 8000e70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e72:	e7fe      	b.n	8000e72 <BusFault_Handler+0x4>

08000e74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e78:	e7fe      	b.n	8000e78 <UsageFault_Handler+0x4>

08000e7a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e7a:	b480      	push	{r7}
 8000e7c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e7e:	bf00      	nop
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bc80      	pop	{r7}
 8000e84:	4770      	bx	lr

08000e86 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e86:	b480      	push	{r7}
 8000e88:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e8a:	bf00      	nop
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bc80      	pop	{r7}
 8000e90:	4770      	bx	lr

08000e92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e92:	b480      	push	{r7}
 8000e94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e96:	bf00      	nop
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bc80      	pop	{r7}
 8000e9c:	4770      	bx	lr

08000e9e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e9e:	b580      	push	{r7, lr}
 8000ea0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ea2:	f001 ff13 	bl	8002ccc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ea6:	bf00      	nop
 8000ea8:	bd80      	pop	{r7, pc}
	...

08000eac <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8000eb0:	4802      	ldr	r0, [pc, #8]	; (8000ebc <DMA1_Channel3_IRQHandler+0x10>)
 8000eb2:	f002 f989 	bl	80031c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8000eb6:	bf00      	nop
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	20000a1c 	.word	0x20000a1c

08000ec0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000ec0:	b5b0      	push	{r4, r5, r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000ec4:	488d      	ldr	r0, [pc, #564]	; (80010fc <TIM2_IRQHandler+0x23c>)
 8000ec6:	f003 f90b 	bl	80040e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  frame=symboldigit(string[l]);
 8000eca:	4b8d      	ldr	r3, [pc, #564]	; (8001100 <TIM2_IRQHandler+0x240>)
 8000ecc:	781b      	ldrb	r3, [r3, #0]
 8000ece:	461a      	mov	r2, r3
 8000ed0:	4b8c      	ldr	r3, [pc, #560]	; (8001104 <TIM2_IRQHandler+0x244>)
 8000ed2:	5c9b      	ldrb	r3, [r3, r2]
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	f7ff fb75 	bl	80005c4 <symboldigit>
 8000eda:	4603      	mov	r3, r0
 8000edc:	461a      	mov	r2, r3
 8000ede:	4b8a      	ldr	r3, [pc, #552]	; (8001108 <TIM2_IRQHandler+0x248>)
 8000ee0:	701a      	strb	r2, [r3, #0]
for (j=0;j<8;j++){
 8000ee2:	4b8a      	ldr	r3, [pc, #552]	; (800110c <TIM2_IRQHandler+0x24c>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	701a      	strb	r2, [r3, #0]
 8000ee8:	e046      	b.n	8000f78 <TIM2_IRQHandler+0xb8>
	for (k=0;k<8;k++){
 8000eea:	4b89      	ldr	r3, [pc, #548]	; (8001110 <TIM2_IRQHandler+0x250>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	701a      	strb	r2, [r3, #0]
 8000ef0:	e038      	b.n	8000f64 <TIM2_IRQHandler+0xa4>
		if(k<7){
 8000ef2:	4b87      	ldr	r3, [pc, #540]	; (8001110 <TIM2_IRQHandler+0x250>)
 8000ef4:	781b      	ldrb	r3, [r3, #0]
 8000ef6:	2b06      	cmp	r3, #6
 8000ef8:	d817      	bhi.n	8000f2a <TIM2_IRQHandler+0x6a>
		m[j][k]=m[j][k+1];
 8000efa:	4b84      	ldr	r3, [pc, #528]	; (800110c <TIM2_IRQHandler+0x24c>)
 8000efc:	781b      	ldrb	r3, [r3, #0]
 8000efe:	461d      	mov	r5, r3
 8000f00:	4b83      	ldr	r3, [pc, #524]	; (8001110 <TIM2_IRQHandler+0x250>)
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	3301      	adds	r3, #1
 8000f06:	4a81      	ldr	r2, [pc, #516]	; (800110c <TIM2_IRQHandler+0x24c>)
 8000f08:	7812      	ldrb	r2, [r2, #0]
 8000f0a:	4614      	mov	r4, r2
 8000f0c:	4a80      	ldr	r2, [pc, #512]	; (8001110 <TIM2_IRQHandler+0x250>)
 8000f0e:	7812      	ldrb	r2, [r2, #0]
 8000f10:	4610      	mov	r0, r2
 8000f12:	4980      	ldr	r1, [pc, #512]	; (8001114 <TIM2_IRQHandler+0x254>)
 8000f14:	00ea      	lsls	r2, r5, #3
 8000f16:	440a      	add	r2, r1
 8000f18:	4413      	add	r3, r2
 8000f1a:	7819      	ldrb	r1, [r3, #0]
 8000f1c:	4a7d      	ldr	r2, [pc, #500]	; (8001114 <TIM2_IRQHandler+0x254>)
 8000f1e:	00e3      	lsls	r3, r4, #3
 8000f20:	4413      	add	r3, r2
 8000f22:	4403      	add	r3, r0
 8000f24:	460a      	mov	r2, r1
 8000f26:	701a      	strb	r2, [r3, #0]
 8000f28:	e016      	b.n	8000f58 <TIM2_IRQHandler+0x98>
		} else {
			m[j][k]=m1[j][col];
 8000f2a:	4b78      	ldr	r3, [pc, #480]	; (800110c <TIM2_IRQHandler+0x24c>)
 8000f2c:	781b      	ldrb	r3, [r3, #0]
 8000f2e:	461d      	mov	r5, r3
 8000f30:	4b79      	ldr	r3, [pc, #484]	; (8001118 <TIM2_IRQHandler+0x258>)
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	4619      	mov	r1, r3
 8000f36:	4b75      	ldr	r3, [pc, #468]	; (800110c <TIM2_IRQHandler+0x24c>)
 8000f38:	781b      	ldrb	r3, [r3, #0]
 8000f3a:	461c      	mov	r4, r3
 8000f3c:	4b74      	ldr	r3, [pc, #464]	; (8001110 <TIM2_IRQHandler+0x250>)
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	4618      	mov	r0, r3
 8000f42:	4a76      	ldr	r2, [pc, #472]	; (800111c <TIM2_IRQHandler+0x25c>)
 8000f44:	00eb      	lsls	r3, r5, #3
 8000f46:	4413      	add	r3, r2
 8000f48:	440b      	add	r3, r1
 8000f4a:	7819      	ldrb	r1, [r3, #0]
 8000f4c:	4a71      	ldr	r2, [pc, #452]	; (8001114 <TIM2_IRQHandler+0x254>)
 8000f4e:	00e3      	lsls	r3, r4, #3
 8000f50:	4413      	add	r3, r2
 8000f52:	4403      	add	r3, r0
 8000f54:	460a      	mov	r2, r1
 8000f56:	701a      	strb	r2, [r3, #0]
	for (k=0;k<8;k++){
 8000f58:	4b6d      	ldr	r3, [pc, #436]	; (8001110 <TIM2_IRQHandler+0x250>)
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	3301      	adds	r3, #1
 8000f5e:	b2da      	uxtb	r2, r3
 8000f60:	4b6b      	ldr	r3, [pc, #428]	; (8001110 <TIM2_IRQHandler+0x250>)
 8000f62:	701a      	strb	r2, [r3, #0]
 8000f64:	4b6a      	ldr	r3, [pc, #424]	; (8001110 <TIM2_IRQHandler+0x250>)
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	2b07      	cmp	r3, #7
 8000f6a:	d9c2      	bls.n	8000ef2 <TIM2_IRQHandler+0x32>
for (j=0;j<8;j++){
 8000f6c:	4b67      	ldr	r3, [pc, #412]	; (800110c <TIM2_IRQHandler+0x24c>)
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	3301      	adds	r3, #1
 8000f72:	b2da      	uxtb	r2, r3
 8000f74:	4b65      	ldr	r3, [pc, #404]	; (800110c <TIM2_IRQHandler+0x24c>)
 8000f76:	701a      	strb	r2, [r3, #0]
 8000f78:	4b64      	ldr	r3, [pc, #400]	; (800110c <TIM2_IRQHandler+0x24c>)
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	2b07      	cmp	r3, #7
 8000f7e:	d9b4      	bls.n	8000eea <TIM2_IRQHandler+0x2a>
		}
	}
}
col++;
 8000f80:	4b65      	ldr	r3, [pc, #404]	; (8001118 <TIM2_IRQHandler+0x258>)
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	3301      	adds	r3, #1
 8000f86:	b2da      	uxtb	r2, r3
 8000f88:	4b63      	ldr	r3, [pc, #396]	; (8001118 <TIM2_IRQHandler+0x258>)
 8000f8a:	701a      	strb	r2, [r3, #0]
if (col>7){
 8000f8c:	4b62      	ldr	r3, [pc, #392]	; (8001118 <TIM2_IRQHandler+0x258>)
 8000f8e:	781b      	ldrb	r3, [r3, #0]
 8000f90:	2b07      	cmp	r3, #7
 8000f92:	f241 857e 	bls.w	8002a92 <TIM2_IRQHandler+0x1bd2>
	col=0;
 8000f96:	4b60      	ldr	r3, [pc, #384]	; (8001118 <TIM2_IRQHandler+0x258>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	701a      	strb	r2, [r3, #0]
	switch(frame){
 8000f9c:	4b5a      	ldr	r3, [pc, #360]	; (8001108 <TIM2_IRQHandler+0x248>)
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	2b24      	cmp	r3, #36	; 0x24
 8000fa2:	f201 85c1 	bhi.w	8002b28 <TIM2_IRQHandler+0x1c68>
 8000fa6:	a201      	add	r2, pc, #4	; (adr r2, 8000fac <TIM2_IRQHandler+0xec>)
 8000fa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fac:	08001041 	.word	0x08001041
 8000fb0:	080010eb 	.word	0x080010eb
 8000fb4:	080011c3 	.word	0x080011c3
 8000fb8:	0800126d 	.word	0x0800126d
 8000fbc:	08001317 	.word	0x08001317
 8000fc0:	080013ed 	.word	0x080013ed
 8000fc4:	08001497 	.word	0x08001497
 8000fc8:	08001541 	.word	0x08001541
 8000fcc:	080015eb 	.word	0x080015eb
 8000fd0:	080016bf 	.word	0x080016bf
 8000fd4:	08001769 	.word	0x08001769
 8000fd8:	08001813 	.word	0x08001813
 8000fdc:	080018e9 	.word	0x080018e9
 8000fe0:	08001993 	.word	0x08001993
 8000fe4:	08001a3d 	.word	0x08001a3d
 8000fe8:	08001ae7 	.word	0x08001ae7
 8000fec:	08001bbb 	.word	0x08001bbb
 8000ff0:	08001c65 	.word	0x08001c65
 8000ff4:	08001d0f 	.word	0x08001d0f
 8000ff8:	08001de5 	.word	0x08001de5
 8000ffc:	08001e8f 	.word	0x08001e8f
 8001000:	08001f39 	.word	0x08001f39
 8001004:	08001fe3 	.word	0x08001fe3
 8001008:	080020b7 	.word	0x080020b7
 800100c:	08002161 	.word	0x08002161
 8001010:	0800220b 	.word	0x0800220b
 8001014:	080022e1 	.word	0x080022e1
 8001018:	08002389 	.word	0x08002389
 800101c:	08002431 	.word	0x08002431
 8001020:	080024d9 	.word	0x080024d9
 8001024:	080025a9 	.word	0x080025a9
 8001028:	08002651 	.word	0x08002651
 800102c:	080026f9 	.word	0x080026f9
 8001030:	080027cd 	.word	0x080027cd
 8001034:	08002875 	.word	0x08002875
 8001038:	0800291d 	.word	0x0800291d
 800103c:	080029c5 	.word	0x080029c5
	case 0:
		for (j=0;j<8;j++){
 8001040:	4b32      	ldr	r3, [pc, #200]	; (800110c <TIM2_IRQHandler+0x24c>)
 8001042:	2200      	movs	r2, #0
 8001044:	701a      	strb	r2, [r3, #0]
 8001046:	e02a      	b.n	800109e <TIM2_IRQHandler+0x1de>
			for (k=0;k<8;k++){
 8001048:	4b31      	ldr	r3, [pc, #196]	; (8001110 <TIM2_IRQHandler+0x250>)
 800104a:	2200      	movs	r2, #0
 800104c:	701a      	strb	r2, [r3, #0]
 800104e:	e01c      	b.n	800108a <TIM2_IRQHandler+0x1ca>
				m1[j][k]=symbolMatrix_A[j][k];
 8001050:	4b2e      	ldr	r3, [pc, #184]	; (800110c <TIM2_IRQHandler+0x24c>)
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	461d      	mov	r5, r3
 8001056:	4b2e      	ldr	r3, [pc, #184]	; (8001110 <TIM2_IRQHandler+0x250>)
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	4619      	mov	r1, r3
 800105c:	4b2b      	ldr	r3, [pc, #172]	; (800110c <TIM2_IRQHandler+0x24c>)
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	461c      	mov	r4, r3
 8001062:	4b2b      	ldr	r3, [pc, #172]	; (8001110 <TIM2_IRQHandler+0x250>)
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	4618      	mov	r0, r3
 8001068:	4a2d      	ldr	r2, [pc, #180]	; (8001120 <TIM2_IRQHandler+0x260>)
 800106a:	00eb      	lsls	r3, r5, #3
 800106c:	4413      	add	r3, r2
 800106e:	440b      	add	r3, r1
 8001070:	7819      	ldrb	r1, [r3, #0]
 8001072:	4a2a      	ldr	r2, [pc, #168]	; (800111c <TIM2_IRQHandler+0x25c>)
 8001074:	00e3      	lsls	r3, r4, #3
 8001076:	4413      	add	r3, r2
 8001078:	4403      	add	r3, r0
 800107a:	460a      	mov	r2, r1
 800107c:	701a      	strb	r2, [r3, #0]
			for (k=0;k<8;k++){
 800107e:	4b24      	ldr	r3, [pc, #144]	; (8001110 <TIM2_IRQHandler+0x250>)
 8001080:	781b      	ldrb	r3, [r3, #0]
 8001082:	3301      	adds	r3, #1
 8001084:	b2da      	uxtb	r2, r3
 8001086:	4b22      	ldr	r3, [pc, #136]	; (8001110 <TIM2_IRQHandler+0x250>)
 8001088:	701a      	strb	r2, [r3, #0]
 800108a:	4b21      	ldr	r3, [pc, #132]	; (8001110 <TIM2_IRQHandler+0x250>)
 800108c:	781b      	ldrb	r3, [r3, #0]
 800108e:	2b07      	cmp	r3, #7
 8001090:	d9de      	bls.n	8001050 <TIM2_IRQHandler+0x190>
		for (j=0;j<8;j++){
 8001092:	4b1e      	ldr	r3, [pc, #120]	; (800110c <TIM2_IRQHandler+0x24c>)
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	3301      	adds	r3, #1
 8001098:	b2da      	uxtb	r2, r3
 800109a:	4b1c      	ldr	r3, [pc, #112]	; (800110c <TIM2_IRQHandler+0x24c>)
 800109c:	701a      	strb	r2, [r3, #0]
 800109e:	4b1b      	ldr	r3, [pc, #108]	; (800110c <TIM2_IRQHandler+0x24c>)
 80010a0:	781b      	ldrb	r3, [r3, #0]
 80010a2:	2b07      	cmp	r3, #7
 80010a4:	d9d0      	bls.n	8001048 <TIM2_IRQHandler+0x188>
			}
		}
		frame=symboldigit(string[l]);
 80010a6:	4b16      	ldr	r3, [pc, #88]	; (8001100 <TIM2_IRQHandler+0x240>)
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	461a      	mov	r2, r3
 80010ac:	4b15      	ldr	r3, [pc, #84]	; (8001104 <TIM2_IRQHandler+0x244>)
 80010ae:	5c9b      	ldrb	r3, [r3, r2]
 80010b0:	4618      	mov	r0, r3
 80010b2:	f7ff fa87 	bl	80005c4 <symboldigit>
 80010b6:	4603      	mov	r3, r0
 80010b8:	461a      	mov	r2, r3
 80010ba:	4b13      	ldr	r3, [pc, #76]	; (8001108 <TIM2_IRQHandler+0x248>)
 80010bc:	701a      	strb	r2, [r3, #0]
		l++;
 80010be:	4b10      	ldr	r3, [pc, #64]	; (8001100 <TIM2_IRQHandler+0x240>)
 80010c0:	781b      	ldrb	r3, [r3, #0]
 80010c2:	3301      	adds	r3, #1
 80010c4:	b2da      	uxtb	r2, r3
 80010c6:	4b0e      	ldr	r3, [pc, #56]	; (8001100 <TIM2_IRQHandler+0x240>)
 80010c8:	701a      	strb	r2, [r3, #0]
		if(l>strl-1){
 80010ca:	4b0d      	ldr	r3, [pc, #52]	; (8001100 <TIM2_IRQHandler+0x240>)
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	461a      	mov	r2, r3
 80010d0:	4b14      	ldr	r3, [pc, #80]	; (8001124 <TIM2_IRQHandler+0x264>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	429a      	cmp	r2, r3
 80010d6:	f2c1 84de 	blt.w	8002a96 <TIM2_IRQHandler+0x1bd6>
			frame=6;
 80010da:	4b0b      	ldr	r3, [pc, #44]	; (8001108 <TIM2_IRQHandler+0x248>)
 80010dc:	2206      	movs	r2, #6
 80010de:	701a      	strb	r2, [r3, #0]
			l=0;
 80010e0:	4b07      	ldr	r3, [pc, #28]	; (8001100 <TIM2_IRQHandler+0x240>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	701a      	strb	r2, [r3, #0]
		}
				break;
 80010e6:	f001 bcd6 	b.w	8002a96 <TIM2_IRQHandler+0x1bd6>
	case 1:
		for (j=0;j<8;j++){
 80010ea:	4b08      	ldr	r3, [pc, #32]	; (800110c <TIM2_IRQHandler+0x24c>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	701a      	strb	r2, [r3, #0]
 80010f0:	e041      	b.n	8001176 <TIM2_IRQHandler+0x2b6>
					for (k=0;k<8;k++){
 80010f2:	4b07      	ldr	r3, [pc, #28]	; (8001110 <TIM2_IRQHandler+0x250>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	701a      	strb	r2, [r3, #0]
 80010f8:	e033      	b.n	8001162 <TIM2_IRQHandler+0x2a2>
 80010fa:	bf00      	nop
 80010fc:	20000ae8 	.word	0x20000ae8
 8001100:	20000997 	.word	0x20000997
 8001104:	20000b30 	.word	0x20000b30
 8001108:	20000998 	.word	0x20000998
 800110c:	20000994 	.word	0x20000994
 8001110:	20000995 	.word	0x20000995
 8001114:	2000099c 	.word	0x2000099c
 8001118:	20000996 	.word	0x20000996
 800111c:	20000008 	.word	0x20000008
 8001120:	20000048 	.word	0x20000048
 8001124:	20000b50 	.word	0x20000b50
						m1[j][k]=symbolMatrix_B[j][k];
 8001128:	4ba5      	ldr	r3, [pc, #660]	; (80013c0 <TIM2_IRQHandler+0x500>)
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	461d      	mov	r5, r3
 800112e:	4ba5      	ldr	r3, [pc, #660]	; (80013c4 <TIM2_IRQHandler+0x504>)
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	4619      	mov	r1, r3
 8001134:	4ba2      	ldr	r3, [pc, #648]	; (80013c0 <TIM2_IRQHandler+0x500>)
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	461c      	mov	r4, r3
 800113a:	4ba2      	ldr	r3, [pc, #648]	; (80013c4 <TIM2_IRQHandler+0x504>)
 800113c:	781b      	ldrb	r3, [r3, #0]
 800113e:	4618      	mov	r0, r3
 8001140:	4aa1      	ldr	r2, [pc, #644]	; (80013c8 <TIM2_IRQHandler+0x508>)
 8001142:	00eb      	lsls	r3, r5, #3
 8001144:	4413      	add	r3, r2
 8001146:	440b      	add	r3, r1
 8001148:	7819      	ldrb	r1, [r3, #0]
 800114a:	4aa0      	ldr	r2, [pc, #640]	; (80013cc <TIM2_IRQHandler+0x50c>)
 800114c:	00e3      	lsls	r3, r4, #3
 800114e:	4413      	add	r3, r2
 8001150:	4403      	add	r3, r0
 8001152:	460a      	mov	r2, r1
 8001154:	701a      	strb	r2, [r3, #0]
					for (k=0;k<8;k++){
 8001156:	4b9b      	ldr	r3, [pc, #620]	; (80013c4 <TIM2_IRQHandler+0x504>)
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	3301      	adds	r3, #1
 800115c:	b2da      	uxtb	r2, r3
 800115e:	4b99      	ldr	r3, [pc, #612]	; (80013c4 <TIM2_IRQHandler+0x504>)
 8001160:	701a      	strb	r2, [r3, #0]
 8001162:	4b98      	ldr	r3, [pc, #608]	; (80013c4 <TIM2_IRQHandler+0x504>)
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	2b07      	cmp	r3, #7
 8001168:	d9de      	bls.n	8001128 <TIM2_IRQHandler+0x268>
		for (j=0;j<8;j++){
 800116a:	4b95      	ldr	r3, [pc, #596]	; (80013c0 <TIM2_IRQHandler+0x500>)
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	3301      	adds	r3, #1
 8001170:	b2da      	uxtb	r2, r3
 8001172:	4b93      	ldr	r3, [pc, #588]	; (80013c0 <TIM2_IRQHandler+0x500>)
 8001174:	701a      	strb	r2, [r3, #0]
 8001176:	4b92      	ldr	r3, [pc, #584]	; (80013c0 <TIM2_IRQHandler+0x500>)
 8001178:	781b      	ldrb	r3, [r3, #0]
 800117a:	2b07      	cmp	r3, #7
 800117c:	d9b9      	bls.n	80010f2 <TIM2_IRQHandler+0x232>
					}
				}
		frame=symboldigit(string[l]);
 800117e:	4b94      	ldr	r3, [pc, #592]	; (80013d0 <TIM2_IRQHandler+0x510>)
 8001180:	781b      	ldrb	r3, [r3, #0]
 8001182:	461a      	mov	r2, r3
 8001184:	4b93      	ldr	r3, [pc, #588]	; (80013d4 <TIM2_IRQHandler+0x514>)
 8001186:	5c9b      	ldrb	r3, [r3, r2]
 8001188:	4618      	mov	r0, r3
 800118a:	f7ff fa1b 	bl	80005c4 <symboldigit>
 800118e:	4603      	mov	r3, r0
 8001190:	461a      	mov	r2, r3
 8001192:	4b91      	ldr	r3, [pc, #580]	; (80013d8 <TIM2_IRQHandler+0x518>)
 8001194:	701a      	strb	r2, [r3, #0]
				l++;
 8001196:	4b8e      	ldr	r3, [pc, #568]	; (80013d0 <TIM2_IRQHandler+0x510>)
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	3301      	adds	r3, #1
 800119c:	b2da      	uxtb	r2, r3
 800119e:	4b8c      	ldr	r3, [pc, #560]	; (80013d0 <TIM2_IRQHandler+0x510>)
 80011a0:	701a      	strb	r2, [r3, #0]
				if(l>strl-1){
 80011a2:	4b8b      	ldr	r3, [pc, #556]	; (80013d0 <TIM2_IRQHandler+0x510>)
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	461a      	mov	r2, r3
 80011a8:	4b8c      	ldr	r3, [pc, #560]	; (80013dc <TIM2_IRQHandler+0x51c>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	429a      	cmp	r2, r3
 80011ae:	f2c1 8474 	blt.w	8002a9a <TIM2_IRQHandler+0x1bda>
					frame=6;
 80011b2:	4b89      	ldr	r3, [pc, #548]	; (80013d8 <TIM2_IRQHandler+0x518>)
 80011b4:	2206      	movs	r2, #6
 80011b6:	701a      	strb	r2, [r3, #0]
					l=0;
 80011b8:	4b85      	ldr	r3, [pc, #532]	; (80013d0 <TIM2_IRQHandler+0x510>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	701a      	strb	r2, [r3, #0]
				}
				break;
 80011be:	f001 bc6c 	b.w	8002a9a <TIM2_IRQHandler+0x1bda>
	case 2:
			for (j=0;j<8;j++){
 80011c2:	4b7f      	ldr	r3, [pc, #508]	; (80013c0 <TIM2_IRQHandler+0x500>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	701a      	strb	r2, [r3, #0]
 80011c8:	e02a      	b.n	8001220 <TIM2_IRQHandler+0x360>
						for (k=0;k<8;k++){
 80011ca:	4b7e      	ldr	r3, [pc, #504]	; (80013c4 <TIM2_IRQHandler+0x504>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	701a      	strb	r2, [r3, #0]
 80011d0:	e01c      	b.n	800120c <TIM2_IRQHandler+0x34c>
							m1[j][k]=symbolMatrix_C[j][k];
 80011d2:	4b7b      	ldr	r3, [pc, #492]	; (80013c0 <TIM2_IRQHandler+0x500>)
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	461d      	mov	r5, r3
 80011d8:	4b7a      	ldr	r3, [pc, #488]	; (80013c4 <TIM2_IRQHandler+0x504>)
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	4619      	mov	r1, r3
 80011de:	4b78      	ldr	r3, [pc, #480]	; (80013c0 <TIM2_IRQHandler+0x500>)
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	461c      	mov	r4, r3
 80011e4:	4b77      	ldr	r3, [pc, #476]	; (80013c4 <TIM2_IRQHandler+0x504>)
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	4618      	mov	r0, r3
 80011ea:	4a7d      	ldr	r2, [pc, #500]	; (80013e0 <TIM2_IRQHandler+0x520>)
 80011ec:	00eb      	lsls	r3, r5, #3
 80011ee:	4413      	add	r3, r2
 80011f0:	440b      	add	r3, r1
 80011f2:	7819      	ldrb	r1, [r3, #0]
 80011f4:	4a75      	ldr	r2, [pc, #468]	; (80013cc <TIM2_IRQHandler+0x50c>)
 80011f6:	00e3      	lsls	r3, r4, #3
 80011f8:	4413      	add	r3, r2
 80011fa:	4403      	add	r3, r0
 80011fc:	460a      	mov	r2, r1
 80011fe:	701a      	strb	r2, [r3, #0]
						for (k=0;k<8;k++){
 8001200:	4b70      	ldr	r3, [pc, #448]	; (80013c4 <TIM2_IRQHandler+0x504>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	3301      	adds	r3, #1
 8001206:	b2da      	uxtb	r2, r3
 8001208:	4b6e      	ldr	r3, [pc, #440]	; (80013c4 <TIM2_IRQHandler+0x504>)
 800120a:	701a      	strb	r2, [r3, #0]
 800120c:	4b6d      	ldr	r3, [pc, #436]	; (80013c4 <TIM2_IRQHandler+0x504>)
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	2b07      	cmp	r3, #7
 8001212:	d9de      	bls.n	80011d2 <TIM2_IRQHandler+0x312>
			for (j=0;j<8;j++){
 8001214:	4b6a      	ldr	r3, [pc, #424]	; (80013c0 <TIM2_IRQHandler+0x500>)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	3301      	adds	r3, #1
 800121a:	b2da      	uxtb	r2, r3
 800121c:	4b68      	ldr	r3, [pc, #416]	; (80013c0 <TIM2_IRQHandler+0x500>)
 800121e:	701a      	strb	r2, [r3, #0]
 8001220:	4b67      	ldr	r3, [pc, #412]	; (80013c0 <TIM2_IRQHandler+0x500>)
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	2b07      	cmp	r3, #7
 8001226:	d9d0      	bls.n	80011ca <TIM2_IRQHandler+0x30a>
						}
					}
			frame=symboldigit(string[l]);
 8001228:	4b69      	ldr	r3, [pc, #420]	; (80013d0 <TIM2_IRQHandler+0x510>)
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	461a      	mov	r2, r3
 800122e:	4b69      	ldr	r3, [pc, #420]	; (80013d4 <TIM2_IRQHandler+0x514>)
 8001230:	5c9b      	ldrb	r3, [r3, r2]
 8001232:	4618      	mov	r0, r3
 8001234:	f7ff f9c6 	bl	80005c4 <symboldigit>
 8001238:	4603      	mov	r3, r0
 800123a:	461a      	mov	r2, r3
 800123c:	4b66      	ldr	r3, [pc, #408]	; (80013d8 <TIM2_IRQHandler+0x518>)
 800123e:	701a      	strb	r2, [r3, #0]
					l++;
 8001240:	4b63      	ldr	r3, [pc, #396]	; (80013d0 <TIM2_IRQHandler+0x510>)
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	3301      	adds	r3, #1
 8001246:	b2da      	uxtb	r2, r3
 8001248:	4b61      	ldr	r3, [pc, #388]	; (80013d0 <TIM2_IRQHandler+0x510>)
 800124a:	701a      	strb	r2, [r3, #0]
					if(l>strl-1){
 800124c:	4b60      	ldr	r3, [pc, #384]	; (80013d0 <TIM2_IRQHandler+0x510>)
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	461a      	mov	r2, r3
 8001252:	4b62      	ldr	r3, [pc, #392]	; (80013dc <TIM2_IRQHandler+0x51c>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	429a      	cmp	r2, r3
 8001258:	f2c1 8421 	blt.w	8002a9e <TIM2_IRQHandler+0x1bde>
						frame=6;
 800125c:	4b5e      	ldr	r3, [pc, #376]	; (80013d8 <TIM2_IRQHandler+0x518>)
 800125e:	2206      	movs	r2, #6
 8001260:	701a      	strb	r2, [r3, #0]
						l=0;
 8001262:	4b5b      	ldr	r3, [pc, #364]	; (80013d0 <TIM2_IRQHandler+0x510>)
 8001264:	2200      	movs	r2, #0
 8001266:	701a      	strb	r2, [r3, #0]
					}
					break;
 8001268:	f001 bc19 	b.w	8002a9e <TIM2_IRQHandler+0x1bde>
	case 3:
			for (j=0;j<8;j++){
 800126c:	4b54      	ldr	r3, [pc, #336]	; (80013c0 <TIM2_IRQHandler+0x500>)
 800126e:	2200      	movs	r2, #0
 8001270:	701a      	strb	r2, [r3, #0]
 8001272:	e02a      	b.n	80012ca <TIM2_IRQHandler+0x40a>
						for (k=0;k<8;k++){
 8001274:	4b53      	ldr	r3, [pc, #332]	; (80013c4 <TIM2_IRQHandler+0x504>)
 8001276:	2200      	movs	r2, #0
 8001278:	701a      	strb	r2, [r3, #0]
 800127a:	e01c      	b.n	80012b6 <TIM2_IRQHandler+0x3f6>
							m1[j][k]=symbolMatrix_D[j][k];
 800127c:	4b50      	ldr	r3, [pc, #320]	; (80013c0 <TIM2_IRQHandler+0x500>)
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	461d      	mov	r5, r3
 8001282:	4b50      	ldr	r3, [pc, #320]	; (80013c4 <TIM2_IRQHandler+0x504>)
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	4619      	mov	r1, r3
 8001288:	4b4d      	ldr	r3, [pc, #308]	; (80013c0 <TIM2_IRQHandler+0x500>)
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	461c      	mov	r4, r3
 800128e:	4b4d      	ldr	r3, [pc, #308]	; (80013c4 <TIM2_IRQHandler+0x504>)
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	4618      	mov	r0, r3
 8001294:	4a53      	ldr	r2, [pc, #332]	; (80013e4 <TIM2_IRQHandler+0x524>)
 8001296:	00eb      	lsls	r3, r5, #3
 8001298:	4413      	add	r3, r2
 800129a:	440b      	add	r3, r1
 800129c:	7819      	ldrb	r1, [r3, #0]
 800129e:	4a4b      	ldr	r2, [pc, #300]	; (80013cc <TIM2_IRQHandler+0x50c>)
 80012a0:	00e3      	lsls	r3, r4, #3
 80012a2:	4413      	add	r3, r2
 80012a4:	4403      	add	r3, r0
 80012a6:	460a      	mov	r2, r1
 80012a8:	701a      	strb	r2, [r3, #0]
						for (k=0;k<8;k++){
 80012aa:	4b46      	ldr	r3, [pc, #280]	; (80013c4 <TIM2_IRQHandler+0x504>)
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	3301      	adds	r3, #1
 80012b0:	b2da      	uxtb	r2, r3
 80012b2:	4b44      	ldr	r3, [pc, #272]	; (80013c4 <TIM2_IRQHandler+0x504>)
 80012b4:	701a      	strb	r2, [r3, #0]
 80012b6:	4b43      	ldr	r3, [pc, #268]	; (80013c4 <TIM2_IRQHandler+0x504>)
 80012b8:	781b      	ldrb	r3, [r3, #0]
 80012ba:	2b07      	cmp	r3, #7
 80012bc:	d9de      	bls.n	800127c <TIM2_IRQHandler+0x3bc>
			for (j=0;j<8;j++){
 80012be:	4b40      	ldr	r3, [pc, #256]	; (80013c0 <TIM2_IRQHandler+0x500>)
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	3301      	adds	r3, #1
 80012c4:	b2da      	uxtb	r2, r3
 80012c6:	4b3e      	ldr	r3, [pc, #248]	; (80013c0 <TIM2_IRQHandler+0x500>)
 80012c8:	701a      	strb	r2, [r3, #0]
 80012ca:	4b3d      	ldr	r3, [pc, #244]	; (80013c0 <TIM2_IRQHandler+0x500>)
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	2b07      	cmp	r3, #7
 80012d0:	d9d0      	bls.n	8001274 <TIM2_IRQHandler+0x3b4>
						}
					}
			frame=symboldigit(string[l]);
 80012d2:	4b3f      	ldr	r3, [pc, #252]	; (80013d0 <TIM2_IRQHandler+0x510>)
 80012d4:	781b      	ldrb	r3, [r3, #0]
 80012d6:	461a      	mov	r2, r3
 80012d8:	4b3e      	ldr	r3, [pc, #248]	; (80013d4 <TIM2_IRQHandler+0x514>)
 80012da:	5c9b      	ldrb	r3, [r3, r2]
 80012dc:	4618      	mov	r0, r3
 80012de:	f7ff f971 	bl	80005c4 <symboldigit>
 80012e2:	4603      	mov	r3, r0
 80012e4:	461a      	mov	r2, r3
 80012e6:	4b3c      	ldr	r3, [pc, #240]	; (80013d8 <TIM2_IRQHandler+0x518>)
 80012e8:	701a      	strb	r2, [r3, #0]
					l++;
 80012ea:	4b39      	ldr	r3, [pc, #228]	; (80013d0 <TIM2_IRQHandler+0x510>)
 80012ec:	781b      	ldrb	r3, [r3, #0]
 80012ee:	3301      	adds	r3, #1
 80012f0:	b2da      	uxtb	r2, r3
 80012f2:	4b37      	ldr	r3, [pc, #220]	; (80013d0 <TIM2_IRQHandler+0x510>)
 80012f4:	701a      	strb	r2, [r3, #0]
					if(l>strl-1){
 80012f6:	4b36      	ldr	r3, [pc, #216]	; (80013d0 <TIM2_IRQHandler+0x510>)
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	461a      	mov	r2, r3
 80012fc:	4b37      	ldr	r3, [pc, #220]	; (80013dc <TIM2_IRQHandler+0x51c>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	429a      	cmp	r2, r3
 8001302:	f2c1 83ce 	blt.w	8002aa2 <TIM2_IRQHandler+0x1be2>
						frame=6;
 8001306:	4b34      	ldr	r3, [pc, #208]	; (80013d8 <TIM2_IRQHandler+0x518>)
 8001308:	2206      	movs	r2, #6
 800130a:	701a      	strb	r2, [r3, #0]
						l=0;
 800130c:	4b30      	ldr	r3, [pc, #192]	; (80013d0 <TIM2_IRQHandler+0x510>)
 800130e:	2200      	movs	r2, #0
 8001310:	701a      	strb	r2, [r3, #0]
					}
					break;
 8001312:	f001 bbc6 	b.w	8002aa2 <TIM2_IRQHandler+0x1be2>
	case 4:
			for (j=0;j<8;j++){
 8001316:	4b2a      	ldr	r3, [pc, #168]	; (80013c0 <TIM2_IRQHandler+0x500>)
 8001318:	2200      	movs	r2, #0
 800131a:	701a      	strb	r2, [r3, #0]
 800131c:	e02a      	b.n	8001374 <TIM2_IRQHandler+0x4b4>
						for (k=0;k<8;k++){
 800131e:	4b29      	ldr	r3, [pc, #164]	; (80013c4 <TIM2_IRQHandler+0x504>)
 8001320:	2200      	movs	r2, #0
 8001322:	701a      	strb	r2, [r3, #0]
 8001324:	e01c      	b.n	8001360 <TIM2_IRQHandler+0x4a0>
							m1[j][k]=symbolMatrix_E[j][k];
 8001326:	4b26      	ldr	r3, [pc, #152]	; (80013c0 <TIM2_IRQHandler+0x500>)
 8001328:	781b      	ldrb	r3, [r3, #0]
 800132a:	461d      	mov	r5, r3
 800132c:	4b25      	ldr	r3, [pc, #148]	; (80013c4 <TIM2_IRQHandler+0x504>)
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	4619      	mov	r1, r3
 8001332:	4b23      	ldr	r3, [pc, #140]	; (80013c0 <TIM2_IRQHandler+0x500>)
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	461c      	mov	r4, r3
 8001338:	4b22      	ldr	r3, [pc, #136]	; (80013c4 <TIM2_IRQHandler+0x504>)
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	4618      	mov	r0, r3
 800133e:	4a2a      	ldr	r2, [pc, #168]	; (80013e8 <TIM2_IRQHandler+0x528>)
 8001340:	00eb      	lsls	r3, r5, #3
 8001342:	4413      	add	r3, r2
 8001344:	440b      	add	r3, r1
 8001346:	7819      	ldrb	r1, [r3, #0]
 8001348:	4a20      	ldr	r2, [pc, #128]	; (80013cc <TIM2_IRQHandler+0x50c>)
 800134a:	00e3      	lsls	r3, r4, #3
 800134c:	4413      	add	r3, r2
 800134e:	4403      	add	r3, r0
 8001350:	460a      	mov	r2, r1
 8001352:	701a      	strb	r2, [r3, #0]
						for (k=0;k<8;k++){
 8001354:	4b1b      	ldr	r3, [pc, #108]	; (80013c4 <TIM2_IRQHandler+0x504>)
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	3301      	adds	r3, #1
 800135a:	b2da      	uxtb	r2, r3
 800135c:	4b19      	ldr	r3, [pc, #100]	; (80013c4 <TIM2_IRQHandler+0x504>)
 800135e:	701a      	strb	r2, [r3, #0]
 8001360:	4b18      	ldr	r3, [pc, #96]	; (80013c4 <TIM2_IRQHandler+0x504>)
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	2b07      	cmp	r3, #7
 8001366:	d9de      	bls.n	8001326 <TIM2_IRQHandler+0x466>
			for (j=0;j<8;j++){
 8001368:	4b15      	ldr	r3, [pc, #84]	; (80013c0 <TIM2_IRQHandler+0x500>)
 800136a:	781b      	ldrb	r3, [r3, #0]
 800136c:	3301      	adds	r3, #1
 800136e:	b2da      	uxtb	r2, r3
 8001370:	4b13      	ldr	r3, [pc, #76]	; (80013c0 <TIM2_IRQHandler+0x500>)
 8001372:	701a      	strb	r2, [r3, #0]
 8001374:	4b12      	ldr	r3, [pc, #72]	; (80013c0 <TIM2_IRQHandler+0x500>)
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	2b07      	cmp	r3, #7
 800137a:	d9d0      	bls.n	800131e <TIM2_IRQHandler+0x45e>
						}
					}
			frame=symboldigit(string[l]);
 800137c:	4b14      	ldr	r3, [pc, #80]	; (80013d0 <TIM2_IRQHandler+0x510>)
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	461a      	mov	r2, r3
 8001382:	4b14      	ldr	r3, [pc, #80]	; (80013d4 <TIM2_IRQHandler+0x514>)
 8001384:	5c9b      	ldrb	r3, [r3, r2]
 8001386:	4618      	mov	r0, r3
 8001388:	f7ff f91c 	bl	80005c4 <symboldigit>
 800138c:	4603      	mov	r3, r0
 800138e:	461a      	mov	r2, r3
 8001390:	4b11      	ldr	r3, [pc, #68]	; (80013d8 <TIM2_IRQHandler+0x518>)
 8001392:	701a      	strb	r2, [r3, #0]
					l++;
 8001394:	4b0e      	ldr	r3, [pc, #56]	; (80013d0 <TIM2_IRQHandler+0x510>)
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	3301      	adds	r3, #1
 800139a:	b2da      	uxtb	r2, r3
 800139c:	4b0c      	ldr	r3, [pc, #48]	; (80013d0 <TIM2_IRQHandler+0x510>)
 800139e:	701a      	strb	r2, [r3, #0]
					if(l>strl-1){
 80013a0:	4b0b      	ldr	r3, [pc, #44]	; (80013d0 <TIM2_IRQHandler+0x510>)
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	461a      	mov	r2, r3
 80013a6:	4b0d      	ldr	r3, [pc, #52]	; (80013dc <TIM2_IRQHandler+0x51c>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	429a      	cmp	r2, r3
 80013ac:	f2c1 837b 	blt.w	8002aa6 <TIM2_IRQHandler+0x1be6>
						frame=6;
 80013b0:	4b09      	ldr	r3, [pc, #36]	; (80013d8 <TIM2_IRQHandler+0x518>)
 80013b2:	2206      	movs	r2, #6
 80013b4:	701a      	strb	r2, [r3, #0]
						l=0;
 80013b6:	4b06      	ldr	r3, [pc, #24]	; (80013d0 <TIM2_IRQHandler+0x510>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	701a      	strb	r2, [r3, #0]
					}
					break;
 80013bc:	f001 bb73 	b.w	8002aa6 <TIM2_IRQHandler+0x1be6>
 80013c0:	20000994 	.word	0x20000994
 80013c4:	20000995 	.word	0x20000995
 80013c8:	20000088 	.word	0x20000088
 80013cc:	20000008 	.word	0x20000008
 80013d0:	20000997 	.word	0x20000997
 80013d4:	20000b30 	.word	0x20000b30
 80013d8:	20000998 	.word	0x20000998
 80013dc:	20000b50 	.word	0x20000b50
 80013e0:	200000c8 	.word	0x200000c8
 80013e4:	20000108 	.word	0x20000108
 80013e8:	20000148 	.word	0x20000148
	case 5:
			for (j=0;j<8;j++){
 80013ec:	4b83      	ldr	r3, [pc, #524]	; (80015fc <TIM2_IRQHandler+0x73c>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	701a      	strb	r2, [r3, #0]
 80013f2:	e02a      	b.n	800144a <TIM2_IRQHandler+0x58a>
						for (k=0;k<8;k++){
 80013f4:	4b82      	ldr	r3, [pc, #520]	; (8001600 <TIM2_IRQHandler+0x740>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	701a      	strb	r2, [r3, #0]
 80013fa:	e01c      	b.n	8001436 <TIM2_IRQHandler+0x576>
							m1[j][k]=symbolMatrix_F[j][k];
 80013fc:	4b7f      	ldr	r3, [pc, #508]	; (80015fc <TIM2_IRQHandler+0x73c>)
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	461d      	mov	r5, r3
 8001402:	4b7f      	ldr	r3, [pc, #508]	; (8001600 <TIM2_IRQHandler+0x740>)
 8001404:	781b      	ldrb	r3, [r3, #0]
 8001406:	4619      	mov	r1, r3
 8001408:	4b7c      	ldr	r3, [pc, #496]	; (80015fc <TIM2_IRQHandler+0x73c>)
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	461c      	mov	r4, r3
 800140e:	4b7c      	ldr	r3, [pc, #496]	; (8001600 <TIM2_IRQHandler+0x740>)
 8001410:	781b      	ldrb	r3, [r3, #0]
 8001412:	4618      	mov	r0, r3
 8001414:	4a7b      	ldr	r2, [pc, #492]	; (8001604 <TIM2_IRQHandler+0x744>)
 8001416:	00eb      	lsls	r3, r5, #3
 8001418:	4413      	add	r3, r2
 800141a:	440b      	add	r3, r1
 800141c:	7819      	ldrb	r1, [r3, #0]
 800141e:	4a7a      	ldr	r2, [pc, #488]	; (8001608 <TIM2_IRQHandler+0x748>)
 8001420:	00e3      	lsls	r3, r4, #3
 8001422:	4413      	add	r3, r2
 8001424:	4403      	add	r3, r0
 8001426:	460a      	mov	r2, r1
 8001428:	701a      	strb	r2, [r3, #0]
						for (k=0;k<8;k++){
 800142a:	4b75      	ldr	r3, [pc, #468]	; (8001600 <TIM2_IRQHandler+0x740>)
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	3301      	adds	r3, #1
 8001430:	b2da      	uxtb	r2, r3
 8001432:	4b73      	ldr	r3, [pc, #460]	; (8001600 <TIM2_IRQHandler+0x740>)
 8001434:	701a      	strb	r2, [r3, #0]
 8001436:	4b72      	ldr	r3, [pc, #456]	; (8001600 <TIM2_IRQHandler+0x740>)
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	2b07      	cmp	r3, #7
 800143c:	d9de      	bls.n	80013fc <TIM2_IRQHandler+0x53c>
			for (j=0;j<8;j++){
 800143e:	4b6f      	ldr	r3, [pc, #444]	; (80015fc <TIM2_IRQHandler+0x73c>)
 8001440:	781b      	ldrb	r3, [r3, #0]
 8001442:	3301      	adds	r3, #1
 8001444:	b2da      	uxtb	r2, r3
 8001446:	4b6d      	ldr	r3, [pc, #436]	; (80015fc <TIM2_IRQHandler+0x73c>)
 8001448:	701a      	strb	r2, [r3, #0]
 800144a:	4b6c      	ldr	r3, [pc, #432]	; (80015fc <TIM2_IRQHandler+0x73c>)
 800144c:	781b      	ldrb	r3, [r3, #0]
 800144e:	2b07      	cmp	r3, #7
 8001450:	d9d0      	bls.n	80013f4 <TIM2_IRQHandler+0x534>
						}
					}
			frame=symboldigit(string[l]);
 8001452:	4b6e      	ldr	r3, [pc, #440]	; (800160c <TIM2_IRQHandler+0x74c>)
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	461a      	mov	r2, r3
 8001458:	4b6d      	ldr	r3, [pc, #436]	; (8001610 <TIM2_IRQHandler+0x750>)
 800145a:	5c9b      	ldrb	r3, [r3, r2]
 800145c:	4618      	mov	r0, r3
 800145e:	f7ff f8b1 	bl	80005c4 <symboldigit>
 8001462:	4603      	mov	r3, r0
 8001464:	461a      	mov	r2, r3
 8001466:	4b6b      	ldr	r3, [pc, #428]	; (8001614 <TIM2_IRQHandler+0x754>)
 8001468:	701a      	strb	r2, [r3, #0]
					l++;
 800146a:	4b68      	ldr	r3, [pc, #416]	; (800160c <TIM2_IRQHandler+0x74c>)
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	3301      	adds	r3, #1
 8001470:	b2da      	uxtb	r2, r3
 8001472:	4b66      	ldr	r3, [pc, #408]	; (800160c <TIM2_IRQHandler+0x74c>)
 8001474:	701a      	strb	r2, [r3, #0]
					if(l>strl-1){
 8001476:	4b65      	ldr	r3, [pc, #404]	; (800160c <TIM2_IRQHandler+0x74c>)
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	461a      	mov	r2, r3
 800147c:	4b66      	ldr	r3, [pc, #408]	; (8001618 <TIM2_IRQHandler+0x758>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	429a      	cmp	r2, r3
 8001482:	f2c1 8312 	blt.w	8002aaa <TIM2_IRQHandler+0x1bea>
						frame=6;
 8001486:	4b63      	ldr	r3, [pc, #396]	; (8001614 <TIM2_IRQHandler+0x754>)
 8001488:	2206      	movs	r2, #6
 800148a:	701a      	strb	r2, [r3, #0]
						l=0;
 800148c:	4b5f      	ldr	r3, [pc, #380]	; (800160c <TIM2_IRQHandler+0x74c>)
 800148e:	2200      	movs	r2, #0
 8001490:	701a      	strb	r2, [r3, #0]
					}
					break;
 8001492:	f001 bb0a 	b.w	8002aaa <TIM2_IRQHandler+0x1bea>
	case 6: //empty
		for (j=0;j<8;j++){
 8001496:	4b59      	ldr	r3, [pc, #356]	; (80015fc <TIM2_IRQHandler+0x73c>)
 8001498:	2200      	movs	r2, #0
 800149a:	701a      	strb	r2, [r3, #0]
 800149c:	e02a      	b.n	80014f4 <TIM2_IRQHandler+0x634>
					for (k=0;k<8;k++){
 800149e:	4b58      	ldr	r3, [pc, #352]	; (8001600 <TIM2_IRQHandler+0x740>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	701a      	strb	r2, [r3, #0]
 80014a4:	e01c      	b.n	80014e0 <TIM2_IRQHandler+0x620>
						m1[j][k]=n[j][k];
 80014a6:	4b55      	ldr	r3, [pc, #340]	; (80015fc <TIM2_IRQHandler+0x73c>)
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	461d      	mov	r5, r3
 80014ac:	4b54      	ldr	r3, [pc, #336]	; (8001600 <TIM2_IRQHandler+0x740>)
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	4619      	mov	r1, r3
 80014b2:	4b52      	ldr	r3, [pc, #328]	; (80015fc <TIM2_IRQHandler+0x73c>)
 80014b4:	781b      	ldrb	r3, [r3, #0]
 80014b6:	461c      	mov	r4, r3
 80014b8:	4b51      	ldr	r3, [pc, #324]	; (8001600 <TIM2_IRQHandler+0x740>)
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	4618      	mov	r0, r3
 80014be:	4a57      	ldr	r2, [pc, #348]	; (800161c <TIM2_IRQHandler+0x75c>)
 80014c0:	00eb      	lsls	r3, r5, #3
 80014c2:	4413      	add	r3, r2
 80014c4:	440b      	add	r3, r1
 80014c6:	7819      	ldrb	r1, [r3, #0]
 80014c8:	4a4f      	ldr	r2, [pc, #316]	; (8001608 <TIM2_IRQHandler+0x748>)
 80014ca:	00e3      	lsls	r3, r4, #3
 80014cc:	4413      	add	r3, r2
 80014ce:	4403      	add	r3, r0
 80014d0:	460a      	mov	r2, r1
 80014d2:	701a      	strb	r2, [r3, #0]
					for (k=0;k<8;k++){
 80014d4:	4b4a      	ldr	r3, [pc, #296]	; (8001600 <TIM2_IRQHandler+0x740>)
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	3301      	adds	r3, #1
 80014da:	b2da      	uxtb	r2, r3
 80014dc:	4b48      	ldr	r3, [pc, #288]	; (8001600 <TIM2_IRQHandler+0x740>)
 80014de:	701a      	strb	r2, [r3, #0]
 80014e0:	4b47      	ldr	r3, [pc, #284]	; (8001600 <TIM2_IRQHandler+0x740>)
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	2b07      	cmp	r3, #7
 80014e6:	d9de      	bls.n	80014a6 <TIM2_IRQHandler+0x5e6>
		for (j=0;j<8;j++){
 80014e8:	4b44      	ldr	r3, [pc, #272]	; (80015fc <TIM2_IRQHandler+0x73c>)
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	3301      	adds	r3, #1
 80014ee:	b2da      	uxtb	r2, r3
 80014f0:	4b42      	ldr	r3, [pc, #264]	; (80015fc <TIM2_IRQHandler+0x73c>)
 80014f2:	701a      	strb	r2, [r3, #0]
 80014f4:	4b41      	ldr	r3, [pc, #260]	; (80015fc <TIM2_IRQHandler+0x73c>)
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	2b07      	cmp	r3, #7
 80014fa:	d9d0      	bls.n	800149e <TIM2_IRQHandler+0x5de>
					}
				}
		frame=symboldigit(string[l]);
 80014fc:	4b43      	ldr	r3, [pc, #268]	; (800160c <TIM2_IRQHandler+0x74c>)
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	461a      	mov	r2, r3
 8001502:	4b43      	ldr	r3, [pc, #268]	; (8001610 <TIM2_IRQHandler+0x750>)
 8001504:	5c9b      	ldrb	r3, [r3, r2]
 8001506:	4618      	mov	r0, r3
 8001508:	f7ff f85c 	bl	80005c4 <symboldigit>
 800150c:	4603      	mov	r3, r0
 800150e:	461a      	mov	r2, r3
 8001510:	4b40      	ldr	r3, [pc, #256]	; (8001614 <TIM2_IRQHandler+0x754>)
 8001512:	701a      	strb	r2, [r3, #0]
							l++;
 8001514:	4b3d      	ldr	r3, [pc, #244]	; (800160c <TIM2_IRQHandler+0x74c>)
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	3301      	adds	r3, #1
 800151a:	b2da      	uxtb	r2, r3
 800151c:	4b3b      	ldr	r3, [pc, #236]	; (800160c <TIM2_IRQHandler+0x74c>)
 800151e:	701a      	strb	r2, [r3, #0]
							if(l>strl-1){
 8001520:	4b3a      	ldr	r3, [pc, #232]	; (800160c <TIM2_IRQHandler+0x74c>)
 8001522:	781b      	ldrb	r3, [r3, #0]
 8001524:	461a      	mov	r2, r3
 8001526:	4b3c      	ldr	r3, [pc, #240]	; (8001618 <TIM2_IRQHandler+0x758>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	429a      	cmp	r2, r3
 800152c:	f2c1 82bf 	blt.w	8002aae <TIM2_IRQHandler+0x1bee>
								frame=6;
 8001530:	4b38      	ldr	r3, [pc, #224]	; (8001614 <TIM2_IRQHandler+0x754>)
 8001532:	2206      	movs	r2, #6
 8001534:	701a      	strb	r2, [r3, #0]
								l=0;
 8001536:	4b35      	ldr	r3, [pc, #212]	; (800160c <TIM2_IRQHandler+0x74c>)
 8001538:	2200      	movs	r2, #0
 800153a:	701a      	strb	r2, [r3, #0]
							}
		break;
 800153c:	f001 bab7 	b.w	8002aae <TIM2_IRQHandler+0x1bee>
	case 7:
				for (j=0;j<8;j++){
 8001540:	4b2e      	ldr	r3, [pc, #184]	; (80015fc <TIM2_IRQHandler+0x73c>)
 8001542:	2200      	movs	r2, #0
 8001544:	701a      	strb	r2, [r3, #0]
 8001546:	e02a      	b.n	800159e <TIM2_IRQHandler+0x6de>
							for (k=0;k<8;k++){
 8001548:	4b2d      	ldr	r3, [pc, #180]	; (8001600 <TIM2_IRQHandler+0x740>)
 800154a:	2200      	movs	r2, #0
 800154c:	701a      	strb	r2, [r3, #0]
 800154e:	e01c      	b.n	800158a <TIM2_IRQHandler+0x6ca>
								m1[j][k]=symbolMatrix_G[j][k];
 8001550:	4b2a      	ldr	r3, [pc, #168]	; (80015fc <TIM2_IRQHandler+0x73c>)
 8001552:	781b      	ldrb	r3, [r3, #0]
 8001554:	461d      	mov	r5, r3
 8001556:	4b2a      	ldr	r3, [pc, #168]	; (8001600 <TIM2_IRQHandler+0x740>)
 8001558:	781b      	ldrb	r3, [r3, #0]
 800155a:	4619      	mov	r1, r3
 800155c:	4b27      	ldr	r3, [pc, #156]	; (80015fc <TIM2_IRQHandler+0x73c>)
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	461c      	mov	r4, r3
 8001562:	4b27      	ldr	r3, [pc, #156]	; (8001600 <TIM2_IRQHandler+0x740>)
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	4618      	mov	r0, r3
 8001568:	4a2d      	ldr	r2, [pc, #180]	; (8001620 <TIM2_IRQHandler+0x760>)
 800156a:	00eb      	lsls	r3, r5, #3
 800156c:	4413      	add	r3, r2
 800156e:	440b      	add	r3, r1
 8001570:	7819      	ldrb	r1, [r3, #0]
 8001572:	4a25      	ldr	r2, [pc, #148]	; (8001608 <TIM2_IRQHandler+0x748>)
 8001574:	00e3      	lsls	r3, r4, #3
 8001576:	4413      	add	r3, r2
 8001578:	4403      	add	r3, r0
 800157a:	460a      	mov	r2, r1
 800157c:	701a      	strb	r2, [r3, #0]
							for (k=0;k<8;k++){
 800157e:	4b20      	ldr	r3, [pc, #128]	; (8001600 <TIM2_IRQHandler+0x740>)
 8001580:	781b      	ldrb	r3, [r3, #0]
 8001582:	3301      	adds	r3, #1
 8001584:	b2da      	uxtb	r2, r3
 8001586:	4b1e      	ldr	r3, [pc, #120]	; (8001600 <TIM2_IRQHandler+0x740>)
 8001588:	701a      	strb	r2, [r3, #0]
 800158a:	4b1d      	ldr	r3, [pc, #116]	; (8001600 <TIM2_IRQHandler+0x740>)
 800158c:	781b      	ldrb	r3, [r3, #0]
 800158e:	2b07      	cmp	r3, #7
 8001590:	d9de      	bls.n	8001550 <TIM2_IRQHandler+0x690>
				for (j=0;j<8;j++){
 8001592:	4b1a      	ldr	r3, [pc, #104]	; (80015fc <TIM2_IRQHandler+0x73c>)
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	3301      	adds	r3, #1
 8001598:	b2da      	uxtb	r2, r3
 800159a:	4b18      	ldr	r3, [pc, #96]	; (80015fc <TIM2_IRQHandler+0x73c>)
 800159c:	701a      	strb	r2, [r3, #0]
 800159e:	4b17      	ldr	r3, [pc, #92]	; (80015fc <TIM2_IRQHandler+0x73c>)
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	2b07      	cmp	r3, #7
 80015a4:	d9d0      	bls.n	8001548 <TIM2_IRQHandler+0x688>
							}
						}
				frame=symboldigit(string[l]);
 80015a6:	4b19      	ldr	r3, [pc, #100]	; (800160c <TIM2_IRQHandler+0x74c>)
 80015a8:	781b      	ldrb	r3, [r3, #0]
 80015aa:	461a      	mov	r2, r3
 80015ac:	4b18      	ldr	r3, [pc, #96]	; (8001610 <TIM2_IRQHandler+0x750>)
 80015ae:	5c9b      	ldrb	r3, [r3, r2]
 80015b0:	4618      	mov	r0, r3
 80015b2:	f7ff f807 	bl	80005c4 <symboldigit>
 80015b6:	4603      	mov	r3, r0
 80015b8:	461a      	mov	r2, r3
 80015ba:	4b16      	ldr	r3, [pc, #88]	; (8001614 <TIM2_IRQHandler+0x754>)
 80015bc:	701a      	strb	r2, [r3, #0]
						l++;
 80015be:	4b13      	ldr	r3, [pc, #76]	; (800160c <TIM2_IRQHandler+0x74c>)
 80015c0:	781b      	ldrb	r3, [r3, #0]
 80015c2:	3301      	adds	r3, #1
 80015c4:	b2da      	uxtb	r2, r3
 80015c6:	4b11      	ldr	r3, [pc, #68]	; (800160c <TIM2_IRQHandler+0x74c>)
 80015c8:	701a      	strb	r2, [r3, #0]
						if(l>strl-1){
 80015ca:	4b10      	ldr	r3, [pc, #64]	; (800160c <TIM2_IRQHandler+0x74c>)
 80015cc:	781b      	ldrb	r3, [r3, #0]
 80015ce:	461a      	mov	r2, r3
 80015d0:	4b11      	ldr	r3, [pc, #68]	; (8001618 <TIM2_IRQHandler+0x758>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	429a      	cmp	r2, r3
 80015d6:	f2c1 826c 	blt.w	8002ab2 <TIM2_IRQHandler+0x1bf2>
							frame=6;
 80015da:	4b0e      	ldr	r3, [pc, #56]	; (8001614 <TIM2_IRQHandler+0x754>)
 80015dc:	2206      	movs	r2, #6
 80015de:	701a      	strb	r2, [r3, #0]
							l=0;
 80015e0:	4b0a      	ldr	r3, [pc, #40]	; (800160c <TIM2_IRQHandler+0x74c>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	701a      	strb	r2, [r3, #0]
						}
						break;
 80015e6:	f001 ba64 	b.w	8002ab2 <TIM2_IRQHandler+0x1bf2>
	case 8:
				for (j=0;j<8;j++){
 80015ea:	4b04      	ldr	r3, [pc, #16]	; (80015fc <TIM2_IRQHandler+0x73c>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	701a      	strb	r2, [r3, #0]
 80015f0:	e03f      	b.n	8001672 <TIM2_IRQHandler+0x7b2>
							for (k=0;k<8;k++){
 80015f2:	4b03      	ldr	r3, [pc, #12]	; (8001600 <TIM2_IRQHandler+0x740>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	701a      	strb	r2, [r3, #0]
 80015f8:	e031      	b.n	800165e <TIM2_IRQHandler+0x79e>
 80015fa:	bf00      	nop
 80015fc:	20000994 	.word	0x20000994
 8001600:	20000995 	.word	0x20000995
 8001604:	20000188 	.word	0x20000188
 8001608:	20000008 	.word	0x20000008
 800160c:	20000997 	.word	0x20000997
 8001610:	20000b30 	.word	0x20000b30
 8001614:	20000998 	.word	0x20000998
 8001618:	20000b50 	.word	0x20000b50
 800161c:	200009dc 	.word	0x200009dc
 8001620:	200001c8 	.word	0x200001c8
								m1[j][k]=symbolMatrix_H[j][k];
 8001624:	4ba5      	ldr	r3, [pc, #660]	; (80018bc <TIM2_IRQHandler+0x9fc>)
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	461d      	mov	r5, r3
 800162a:	4ba5      	ldr	r3, [pc, #660]	; (80018c0 <TIM2_IRQHandler+0xa00>)
 800162c:	781b      	ldrb	r3, [r3, #0]
 800162e:	4619      	mov	r1, r3
 8001630:	4ba2      	ldr	r3, [pc, #648]	; (80018bc <TIM2_IRQHandler+0x9fc>)
 8001632:	781b      	ldrb	r3, [r3, #0]
 8001634:	461c      	mov	r4, r3
 8001636:	4ba2      	ldr	r3, [pc, #648]	; (80018c0 <TIM2_IRQHandler+0xa00>)
 8001638:	781b      	ldrb	r3, [r3, #0]
 800163a:	4618      	mov	r0, r3
 800163c:	4aa1      	ldr	r2, [pc, #644]	; (80018c4 <TIM2_IRQHandler+0xa04>)
 800163e:	00eb      	lsls	r3, r5, #3
 8001640:	4413      	add	r3, r2
 8001642:	440b      	add	r3, r1
 8001644:	7819      	ldrb	r1, [r3, #0]
 8001646:	4aa0      	ldr	r2, [pc, #640]	; (80018c8 <TIM2_IRQHandler+0xa08>)
 8001648:	00e3      	lsls	r3, r4, #3
 800164a:	4413      	add	r3, r2
 800164c:	4403      	add	r3, r0
 800164e:	460a      	mov	r2, r1
 8001650:	701a      	strb	r2, [r3, #0]
							for (k=0;k<8;k++){
 8001652:	4b9b      	ldr	r3, [pc, #620]	; (80018c0 <TIM2_IRQHandler+0xa00>)
 8001654:	781b      	ldrb	r3, [r3, #0]
 8001656:	3301      	adds	r3, #1
 8001658:	b2da      	uxtb	r2, r3
 800165a:	4b99      	ldr	r3, [pc, #612]	; (80018c0 <TIM2_IRQHandler+0xa00>)
 800165c:	701a      	strb	r2, [r3, #0]
 800165e:	4b98      	ldr	r3, [pc, #608]	; (80018c0 <TIM2_IRQHandler+0xa00>)
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	2b07      	cmp	r3, #7
 8001664:	d9de      	bls.n	8001624 <TIM2_IRQHandler+0x764>
				for (j=0;j<8;j++){
 8001666:	4b95      	ldr	r3, [pc, #596]	; (80018bc <TIM2_IRQHandler+0x9fc>)
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	3301      	adds	r3, #1
 800166c:	b2da      	uxtb	r2, r3
 800166e:	4b93      	ldr	r3, [pc, #588]	; (80018bc <TIM2_IRQHandler+0x9fc>)
 8001670:	701a      	strb	r2, [r3, #0]
 8001672:	4b92      	ldr	r3, [pc, #584]	; (80018bc <TIM2_IRQHandler+0x9fc>)
 8001674:	781b      	ldrb	r3, [r3, #0]
 8001676:	2b07      	cmp	r3, #7
 8001678:	d9bb      	bls.n	80015f2 <TIM2_IRQHandler+0x732>
							}
						}
				frame=symboldigit(string[l]);
 800167a:	4b94      	ldr	r3, [pc, #592]	; (80018cc <TIM2_IRQHandler+0xa0c>)
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	461a      	mov	r2, r3
 8001680:	4b93      	ldr	r3, [pc, #588]	; (80018d0 <TIM2_IRQHandler+0xa10>)
 8001682:	5c9b      	ldrb	r3, [r3, r2]
 8001684:	4618      	mov	r0, r3
 8001686:	f7fe ff9d 	bl	80005c4 <symboldigit>
 800168a:	4603      	mov	r3, r0
 800168c:	461a      	mov	r2, r3
 800168e:	4b91      	ldr	r3, [pc, #580]	; (80018d4 <TIM2_IRQHandler+0xa14>)
 8001690:	701a      	strb	r2, [r3, #0]
						l++;
 8001692:	4b8e      	ldr	r3, [pc, #568]	; (80018cc <TIM2_IRQHandler+0xa0c>)
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	3301      	adds	r3, #1
 8001698:	b2da      	uxtb	r2, r3
 800169a:	4b8c      	ldr	r3, [pc, #560]	; (80018cc <TIM2_IRQHandler+0xa0c>)
 800169c:	701a      	strb	r2, [r3, #0]
						if(l>strl-1){
 800169e:	4b8b      	ldr	r3, [pc, #556]	; (80018cc <TIM2_IRQHandler+0xa0c>)
 80016a0:	781b      	ldrb	r3, [r3, #0]
 80016a2:	461a      	mov	r2, r3
 80016a4:	4b8c      	ldr	r3, [pc, #560]	; (80018d8 <TIM2_IRQHandler+0xa18>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	429a      	cmp	r2, r3
 80016aa:	f2c1 8204 	blt.w	8002ab6 <TIM2_IRQHandler+0x1bf6>
							frame=6;
 80016ae:	4b89      	ldr	r3, [pc, #548]	; (80018d4 <TIM2_IRQHandler+0xa14>)
 80016b0:	2206      	movs	r2, #6
 80016b2:	701a      	strb	r2, [r3, #0]
							l=0;
 80016b4:	4b85      	ldr	r3, [pc, #532]	; (80018cc <TIM2_IRQHandler+0xa0c>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	701a      	strb	r2, [r3, #0]
						}
						break;
 80016ba:	f001 b9fc 	b.w	8002ab6 <TIM2_IRQHandler+0x1bf6>
	case 9:
				for (j=0;j<8;j++){
 80016be:	4b7f      	ldr	r3, [pc, #508]	; (80018bc <TIM2_IRQHandler+0x9fc>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	701a      	strb	r2, [r3, #0]
 80016c4:	e02a      	b.n	800171c <TIM2_IRQHandler+0x85c>
							for (k=0;k<8;k++){
 80016c6:	4b7e      	ldr	r3, [pc, #504]	; (80018c0 <TIM2_IRQHandler+0xa00>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	701a      	strb	r2, [r3, #0]
 80016cc:	e01c      	b.n	8001708 <TIM2_IRQHandler+0x848>
								m1[j][k]=symbolMatrix_I[j][k];
 80016ce:	4b7b      	ldr	r3, [pc, #492]	; (80018bc <TIM2_IRQHandler+0x9fc>)
 80016d0:	781b      	ldrb	r3, [r3, #0]
 80016d2:	461d      	mov	r5, r3
 80016d4:	4b7a      	ldr	r3, [pc, #488]	; (80018c0 <TIM2_IRQHandler+0xa00>)
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	4619      	mov	r1, r3
 80016da:	4b78      	ldr	r3, [pc, #480]	; (80018bc <TIM2_IRQHandler+0x9fc>)
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	461c      	mov	r4, r3
 80016e0:	4b77      	ldr	r3, [pc, #476]	; (80018c0 <TIM2_IRQHandler+0xa00>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	4618      	mov	r0, r3
 80016e6:	4a7d      	ldr	r2, [pc, #500]	; (80018dc <TIM2_IRQHandler+0xa1c>)
 80016e8:	00eb      	lsls	r3, r5, #3
 80016ea:	4413      	add	r3, r2
 80016ec:	440b      	add	r3, r1
 80016ee:	7819      	ldrb	r1, [r3, #0]
 80016f0:	4a75      	ldr	r2, [pc, #468]	; (80018c8 <TIM2_IRQHandler+0xa08>)
 80016f2:	00e3      	lsls	r3, r4, #3
 80016f4:	4413      	add	r3, r2
 80016f6:	4403      	add	r3, r0
 80016f8:	460a      	mov	r2, r1
 80016fa:	701a      	strb	r2, [r3, #0]
							for (k=0;k<8;k++){
 80016fc:	4b70      	ldr	r3, [pc, #448]	; (80018c0 <TIM2_IRQHandler+0xa00>)
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	3301      	adds	r3, #1
 8001702:	b2da      	uxtb	r2, r3
 8001704:	4b6e      	ldr	r3, [pc, #440]	; (80018c0 <TIM2_IRQHandler+0xa00>)
 8001706:	701a      	strb	r2, [r3, #0]
 8001708:	4b6d      	ldr	r3, [pc, #436]	; (80018c0 <TIM2_IRQHandler+0xa00>)
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	2b07      	cmp	r3, #7
 800170e:	d9de      	bls.n	80016ce <TIM2_IRQHandler+0x80e>
				for (j=0;j<8;j++){
 8001710:	4b6a      	ldr	r3, [pc, #424]	; (80018bc <TIM2_IRQHandler+0x9fc>)
 8001712:	781b      	ldrb	r3, [r3, #0]
 8001714:	3301      	adds	r3, #1
 8001716:	b2da      	uxtb	r2, r3
 8001718:	4b68      	ldr	r3, [pc, #416]	; (80018bc <TIM2_IRQHandler+0x9fc>)
 800171a:	701a      	strb	r2, [r3, #0]
 800171c:	4b67      	ldr	r3, [pc, #412]	; (80018bc <TIM2_IRQHandler+0x9fc>)
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	2b07      	cmp	r3, #7
 8001722:	d9d0      	bls.n	80016c6 <TIM2_IRQHandler+0x806>
							}
						}
				frame=symboldigit(string[l]);
 8001724:	4b69      	ldr	r3, [pc, #420]	; (80018cc <TIM2_IRQHandler+0xa0c>)
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	461a      	mov	r2, r3
 800172a:	4b69      	ldr	r3, [pc, #420]	; (80018d0 <TIM2_IRQHandler+0xa10>)
 800172c:	5c9b      	ldrb	r3, [r3, r2]
 800172e:	4618      	mov	r0, r3
 8001730:	f7fe ff48 	bl	80005c4 <symboldigit>
 8001734:	4603      	mov	r3, r0
 8001736:	461a      	mov	r2, r3
 8001738:	4b66      	ldr	r3, [pc, #408]	; (80018d4 <TIM2_IRQHandler+0xa14>)
 800173a:	701a      	strb	r2, [r3, #0]
						l++;
 800173c:	4b63      	ldr	r3, [pc, #396]	; (80018cc <TIM2_IRQHandler+0xa0c>)
 800173e:	781b      	ldrb	r3, [r3, #0]
 8001740:	3301      	adds	r3, #1
 8001742:	b2da      	uxtb	r2, r3
 8001744:	4b61      	ldr	r3, [pc, #388]	; (80018cc <TIM2_IRQHandler+0xa0c>)
 8001746:	701a      	strb	r2, [r3, #0]
						if(l>strl-1){
 8001748:	4b60      	ldr	r3, [pc, #384]	; (80018cc <TIM2_IRQHandler+0xa0c>)
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	461a      	mov	r2, r3
 800174e:	4b62      	ldr	r3, [pc, #392]	; (80018d8 <TIM2_IRQHandler+0xa18>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	429a      	cmp	r2, r3
 8001754:	f2c1 81b1 	blt.w	8002aba <TIM2_IRQHandler+0x1bfa>
							frame=6;
 8001758:	4b5e      	ldr	r3, [pc, #376]	; (80018d4 <TIM2_IRQHandler+0xa14>)
 800175a:	2206      	movs	r2, #6
 800175c:	701a      	strb	r2, [r3, #0]
							l=0;
 800175e:	4b5b      	ldr	r3, [pc, #364]	; (80018cc <TIM2_IRQHandler+0xa0c>)
 8001760:	2200      	movs	r2, #0
 8001762:	701a      	strb	r2, [r3, #0]
						}
						break;
 8001764:	f001 b9a9 	b.w	8002aba <TIM2_IRQHandler+0x1bfa>
	case 10:
				for (j=0;j<8;j++){
 8001768:	4b54      	ldr	r3, [pc, #336]	; (80018bc <TIM2_IRQHandler+0x9fc>)
 800176a:	2200      	movs	r2, #0
 800176c:	701a      	strb	r2, [r3, #0]
 800176e:	e02a      	b.n	80017c6 <TIM2_IRQHandler+0x906>
							for (k=0;k<8;k++){
 8001770:	4b53      	ldr	r3, [pc, #332]	; (80018c0 <TIM2_IRQHandler+0xa00>)
 8001772:	2200      	movs	r2, #0
 8001774:	701a      	strb	r2, [r3, #0]
 8001776:	e01c      	b.n	80017b2 <TIM2_IRQHandler+0x8f2>
								m1[j][k]=symbolMatrix_J[j][k];
 8001778:	4b50      	ldr	r3, [pc, #320]	; (80018bc <TIM2_IRQHandler+0x9fc>)
 800177a:	781b      	ldrb	r3, [r3, #0]
 800177c:	461d      	mov	r5, r3
 800177e:	4b50      	ldr	r3, [pc, #320]	; (80018c0 <TIM2_IRQHandler+0xa00>)
 8001780:	781b      	ldrb	r3, [r3, #0]
 8001782:	4619      	mov	r1, r3
 8001784:	4b4d      	ldr	r3, [pc, #308]	; (80018bc <TIM2_IRQHandler+0x9fc>)
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	461c      	mov	r4, r3
 800178a:	4b4d      	ldr	r3, [pc, #308]	; (80018c0 <TIM2_IRQHandler+0xa00>)
 800178c:	781b      	ldrb	r3, [r3, #0]
 800178e:	4618      	mov	r0, r3
 8001790:	4a53      	ldr	r2, [pc, #332]	; (80018e0 <TIM2_IRQHandler+0xa20>)
 8001792:	00eb      	lsls	r3, r5, #3
 8001794:	4413      	add	r3, r2
 8001796:	440b      	add	r3, r1
 8001798:	7819      	ldrb	r1, [r3, #0]
 800179a:	4a4b      	ldr	r2, [pc, #300]	; (80018c8 <TIM2_IRQHandler+0xa08>)
 800179c:	00e3      	lsls	r3, r4, #3
 800179e:	4413      	add	r3, r2
 80017a0:	4403      	add	r3, r0
 80017a2:	460a      	mov	r2, r1
 80017a4:	701a      	strb	r2, [r3, #0]
							for (k=0;k<8;k++){
 80017a6:	4b46      	ldr	r3, [pc, #280]	; (80018c0 <TIM2_IRQHandler+0xa00>)
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	3301      	adds	r3, #1
 80017ac:	b2da      	uxtb	r2, r3
 80017ae:	4b44      	ldr	r3, [pc, #272]	; (80018c0 <TIM2_IRQHandler+0xa00>)
 80017b0:	701a      	strb	r2, [r3, #0]
 80017b2:	4b43      	ldr	r3, [pc, #268]	; (80018c0 <TIM2_IRQHandler+0xa00>)
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	2b07      	cmp	r3, #7
 80017b8:	d9de      	bls.n	8001778 <TIM2_IRQHandler+0x8b8>
				for (j=0;j<8;j++){
 80017ba:	4b40      	ldr	r3, [pc, #256]	; (80018bc <TIM2_IRQHandler+0x9fc>)
 80017bc:	781b      	ldrb	r3, [r3, #0]
 80017be:	3301      	adds	r3, #1
 80017c0:	b2da      	uxtb	r2, r3
 80017c2:	4b3e      	ldr	r3, [pc, #248]	; (80018bc <TIM2_IRQHandler+0x9fc>)
 80017c4:	701a      	strb	r2, [r3, #0]
 80017c6:	4b3d      	ldr	r3, [pc, #244]	; (80018bc <TIM2_IRQHandler+0x9fc>)
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	2b07      	cmp	r3, #7
 80017cc:	d9d0      	bls.n	8001770 <TIM2_IRQHandler+0x8b0>
							}
						}
				frame=symboldigit(string[l]);
 80017ce:	4b3f      	ldr	r3, [pc, #252]	; (80018cc <TIM2_IRQHandler+0xa0c>)
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	461a      	mov	r2, r3
 80017d4:	4b3e      	ldr	r3, [pc, #248]	; (80018d0 <TIM2_IRQHandler+0xa10>)
 80017d6:	5c9b      	ldrb	r3, [r3, r2]
 80017d8:	4618      	mov	r0, r3
 80017da:	f7fe fef3 	bl	80005c4 <symboldigit>
 80017de:	4603      	mov	r3, r0
 80017e0:	461a      	mov	r2, r3
 80017e2:	4b3c      	ldr	r3, [pc, #240]	; (80018d4 <TIM2_IRQHandler+0xa14>)
 80017e4:	701a      	strb	r2, [r3, #0]
						l++;
 80017e6:	4b39      	ldr	r3, [pc, #228]	; (80018cc <TIM2_IRQHandler+0xa0c>)
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	3301      	adds	r3, #1
 80017ec:	b2da      	uxtb	r2, r3
 80017ee:	4b37      	ldr	r3, [pc, #220]	; (80018cc <TIM2_IRQHandler+0xa0c>)
 80017f0:	701a      	strb	r2, [r3, #0]
						if(l>strl-1){
 80017f2:	4b36      	ldr	r3, [pc, #216]	; (80018cc <TIM2_IRQHandler+0xa0c>)
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	461a      	mov	r2, r3
 80017f8:	4b37      	ldr	r3, [pc, #220]	; (80018d8 <TIM2_IRQHandler+0xa18>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	429a      	cmp	r2, r3
 80017fe:	f2c1 815e 	blt.w	8002abe <TIM2_IRQHandler+0x1bfe>
							frame=6;
 8001802:	4b34      	ldr	r3, [pc, #208]	; (80018d4 <TIM2_IRQHandler+0xa14>)
 8001804:	2206      	movs	r2, #6
 8001806:	701a      	strb	r2, [r3, #0]
							l=0;
 8001808:	4b30      	ldr	r3, [pc, #192]	; (80018cc <TIM2_IRQHandler+0xa0c>)
 800180a:	2200      	movs	r2, #0
 800180c:	701a      	strb	r2, [r3, #0]
						}
						break;
 800180e:	f001 b956 	b.w	8002abe <TIM2_IRQHandler+0x1bfe>
	case 11:
				for (j=0;j<8;j++){
 8001812:	4b2a      	ldr	r3, [pc, #168]	; (80018bc <TIM2_IRQHandler+0x9fc>)
 8001814:	2200      	movs	r2, #0
 8001816:	701a      	strb	r2, [r3, #0]
 8001818:	e02a      	b.n	8001870 <TIM2_IRQHandler+0x9b0>
							for (k=0;k<8;k++){
 800181a:	4b29      	ldr	r3, [pc, #164]	; (80018c0 <TIM2_IRQHandler+0xa00>)
 800181c:	2200      	movs	r2, #0
 800181e:	701a      	strb	r2, [r3, #0]
 8001820:	e01c      	b.n	800185c <TIM2_IRQHandler+0x99c>
								m1[j][k]=symbolMatrix_K[j][k];
 8001822:	4b26      	ldr	r3, [pc, #152]	; (80018bc <TIM2_IRQHandler+0x9fc>)
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	461d      	mov	r5, r3
 8001828:	4b25      	ldr	r3, [pc, #148]	; (80018c0 <TIM2_IRQHandler+0xa00>)
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	4619      	mov	r1, r3
 800182e:	4b23      	ldr	r3, [pc, #140]	; (80018bc <TIM2_IRQHandler+0x9fc>)
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	461c      	mov	r4, r3
 8001834:	4b22      	ldr	r3, [pc, #136]	; (80018c0 <TIM2_IRQHandler+0xa00>)
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	4618      	mov	r0, r3
 800183a:	4a2a      	ldr	r2, [pc, #168]	; (80018e4 <TIM2_IRQHandler+0xa24>)
 800183c:	00eb      	lsls	r3, r5, #3
 800183e:	4413      	add	r3, r2
 8001840:	440b      	add	r3, r1
 8001842:	7819      	ldrb	r1, [r3, #0]
 8001844:	4a20      	ldr	r2, [pc, #128]	; (80018c8 <TIM2_IRQHandler+0xa08>)
 8001846:	00e3      	lsls	r3, r4, #3
 8001848:	4413      	add	r3, r2
 800184a:	4403      	add	r3, r0
 800184c:	460a      	mov	r2, r1
 800184e:	701a      	strb	r2, [r3, #0]
							for (k=0;k<8;k++){
 8001850:	4b1b      	ldr	r3, [pc, #108]	; (80018c0 <TIM2_IRQHandler+0xa00>)
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	3301      	adds	r3, #1
 8001856:	b2da      	uxtb	r2, r3
 8001858:	4b19      	ldr	r3, [pc, #100]	; (80018c0 <TIM2_IRQHandler+0xa00>)
 800185a:	701a      	strb	r2, [r3, #0]
 800185c:	4b18      	ldr	r3, [pc, #96]	; (80018c0 <TIM2_IRQHandler+0xa00>)
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	2b07      	cmp	r3, #7
 8001862:	d9de      	bls.n	8001822 <TIM2_IRQHandler+0x962>
				for (j=0;j<8;j++){
 8001864:	4b15      	ldr	r3, [pc, #84]	; (80018bc <TIM2_IRQHandler+0x9fc>)
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	3301      	adds	r3, #1
 800186a:	b2da      	uxtb	r2, r3
 800186c:	4b13      	ldr	r3, [pc, #76]	; (80018bc <TIM2_IRQHandler+0x9fc>)
 800186e:	701a      	strb	r2, [r3, #0]
 8001870:	4b12      	ldr	r3, [pc, #72]	; (80018bc <TIM2_IRQHandler+0x9fc>)
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	2b07      	cmp	r3, #7
 8001876:	d9d0      	bls.n	800181a <TIM2_IRQHandler+0x95a>
							}
						}
				frame=symboldigit(string[l]);
 8001878:	4b14      	ldr	r3, [pc, #80]	; (80018cc <TIM2_IRQHandler+0xa0c>)
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	461a      	mov	r2, r3
 800187e:	4b14      	ldr	r3, [pc, #80]	; (80018d0 <TIM2_IRQHandler+0xa10>)
 8001880:	5c9b      	ldrb	r3, [r3, r2]
 8001882:	4618      	mov	r0, r3
 8001884:	f7fe fe9e 	bl	80005c4 <symboldigit>
 8001888:	4603      	mov	r3, r0
 800188a:	461a      	mov	r2, r3
 800188c:	4b11      	ldr	r3, [pc, #68]	; (80018d4 <TIM2_IRQHandler+0xa14>)
 800188e:	701a      	strb	r2, [r3, #0]
						l++;
 8001890:	4b0e      	ldr	r3, [pc, #56]	; (80018cc <TIM2_IRQHandler+0xa0c>)
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	3301      	adds	r3, #1
 8001896:	b2da      	uxtb	r2, r3
 8001898:	4b0c      	ldr	r3, [pc, #48]	; (80018cc <TIM2_IRQHandler+0xa0c>)
 800189a:	701a      	strb	r2, [r3, #0]
						if(l>strl-1){
 800189c:	4b0b      	ldr	r3, [pc, #44]	; (80018cc <TIM2_IRQHandler+0xa0c>)
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	461a      	mov	r2, r3
 80018a2:	4b0d      	ldr	r3, [pc, #52]	; (80018d8 <TIM2_IRQHandler+0xa18>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	429a      	cmp	r2, r3
 80018a8:	f2c1 810b 	blt.w	8002ac2 <TIM2_IRQHandler+0x1c02>
							frame=6;
 80018ac:	4b09      	ldr	r3, [pc, #36]	; (80018d4 <TIM2_IRQHandler+0xa14>)
 80018ae:	2206      	movs	r2, #6
 80018b0:	701a      	strb	r2, [r3, #0]
							l=0;
 80018b2:	4b06      	ldr	r3, [pc, #24]	; (80018cc <TIM2_IRQHandler+0xa0c>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	701a      	strb	r2, [r3, #0]
						}
						break;
 80018b8:	f001 b903 	b.w	8002ac2 <TIM2_IRQHandler+0x1c02>
 80018bc:	20000994 	.word	0x20000994
 80018c0:	20000995 	.word	0x20000995
 80018c4:	20000208 	.word	0x20000208
 80018c8:	20000008 	.word	0x20000008
 80018cc:	20000997 	.word	0x20000997
 80018d0:	20000b30 	.word	0x20000b30
 80018d4:	20000998 	.word	0x20000998
 80018d8:	20000b50 	.word	0x20000b50
 80018dc:	20000248 	.word	0x20000248
 80018e0:	20000288 	.word	0x20000288
 80018e4:	200002c8 	.word	0x200002c8
	case 12:
				for (j=0;j<8;j++){
 80018e8:	4b83      	ldr	r3, [pc, #524]	; (8001af8 <TIM2_IRQHandler+0xc38>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	701a      	strb	r2, [r3, #0]
 80018ee:	e02a      	b.n	8001946 <TIM2_IRQHandler+0xa86>
							for (k=0;k<8;k++){
 80018f0:	4b82      	ldr	r3, [pc, #520]	; (8001afc <TIM2_IRQHandler+0xc3c>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	701a      	strb	r2, [r3, #0]
 80018f6:	e01c      	b.n	8001932 <TIM2_IRQHandler+0xa72>
								m1[j][k]=symbolMatrix_L[j][k];
 80018f8:	4b7f      	ldr	r3, [pc, #508]	; (8001af8 <TIM2_IRQHandler+0xc38>)
 80018fa:	781b      	ldrb	r3, [r3, #0]
 80018fc:	461d      	mov	r5, r3
 80018fe:	4b7f      	ldr	r3, [pc, #508]	; (8001afc <TIM2_IRQHandler+0xc3c>)
 8001900:	781b      	ldrb	r3, [r3, #0]
 8001902:	4619      	mov	r1, r3
 8001904:	4b7c      	ldr	r3, [pc, #496]	; (8001af8 <TIM2_IRQHandler+0xc38>)
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	461c      	mov	r4, r3
 800190a:	4b7c      	ldr	r3, [pc, #496]	; (8001afc <TIM2_IRQHandler+0xc3c>)
 800190c:	781b      	ldrb	r3, [r3, #0]
 800190e:	4618      	mov	r0, r3
 8001910:	4a7b      	ldr	r2, [pc, #492]	; (8001b00 <TIM2_IRQHandler+0xc40>)
 8001912:	00eb      	lsls	r3, r5, #3
 8001914:	4413      	add	r3, r2
 8001916:	440b      	add	r3, r1
 8001918:	7819      	ldrb	r1, [r3, #0]
 800191a:	4a7a      	ldr	r2, [pc, #488]	; (8001b04 <TIM2_IRQHandler+0xc44>)
 800191c:	00e3      	lsls	r3, r4, #3
 800191e:	4413      	add	r3, r2
 8001920:	4403      	add	r3, r0
 8001922:	460a      	mov	r2, r1
 8001924:	701a      	strb	r2, [r3, #0]
							for (k=0;k<8;k++){
 8001926:	4b75      	ldr	r3, [pc, #468]	; (8001afc <TIM2_IRQHandler+0xc3c>)
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	3301      	adds	r3, #1
 800192c:	b2da      	uxtb	r2, r3
 800192e:	4b73      	ldr	r3, [pc, #460]	; (8001afc <TIM2_IRQHandler+0xc3c>)
 8001930:	701a      	strb	r2, [r3, #0]
 8001932:	4b72      	ldr	r3, [pc, #456]	; (8001afc <TIM2_IRQHandler+0xc3c>)
 8001934:	781b      	ldrb	r3, [r3, #0]
 8001936:	2b07      	cmp	r3, #7
 8001938:	d9de      	bls.n	80018f8 <TIM2_IRQHandler+0xa38>
				for (j=0;j<8;j++){
 800193a:	4b6f      	ldr	r3, [pc, #444]	; (8001af8 <TIM2_IRQHandler+0xc38>)
 800193c:	781b      	ldrb	r3, [r3, #0]
 800193e:	3301      	adds	r3, #1
 8001940:	b2da      	uxtb	r2, r3
 8001942:	4b6d      	ldr	r3, [pc, #436]	; (8001af8 <TIM2_IRQHandler+0xc38>)
 8001944:	701a      	strb	r2, [r3, #0]
 8001946:	4b6c      	ldr	r3, [pc, #432]	; (8001af8 <TIM2_IRQHandler+0xc38>)
 8001948:	781b      	ldrb	r3, [r3, #0]
 800194a:	2b07      	cmp	r3, #7
 800194c:	d9d0      	bls.n	80018f0 <TIM2_IRQHandler+0xa30>
							}
						}
				frame=symboldigit(string[l]);
 800194e:	4b6e      	ldr	r3, [pc, #440]	; (8001b08 <TIM2_IRQHandler+0xc48>)
 8001950:	781b      	ldrb	r3, [r3, #0]
 8001952:	461a      	mov	r2, r3
 8001954:	4b6d      	ldr	r3, [pc, #436]	; (8001b0c <TIM2_IRQHandler+0xc4c>)
 8001956:	5c9b      	ldrb	r3, [r3, r2]
 8001958:	4618      	mov	r0, r3
 800195a:	f7fe fe33 	bl	80005c4 <symboldigit>
 800195e:	4603      	mov	r3, r0
 8001960:	461a      	mov	r2, r3
 8001962:	4b6b      	ldr	r3, [pc, #428]	; (8001b10 <TIM2_IRQHandler+0xc50>)
 8001964:	701a      	strb	r2, [r3, #0]
						l++;
 8001966:	4b68      	ldr	r3, [pc, #416]	; (8001b08 <TIM2_IRQHandler+0xc48>)
 8001968:	781b      	ldrb	r3, [r3, #0]
 800196a:	3301      	adds	r3, #1
 800196c:	b2da      	uxtb	r2, r3
 800196e:	4b66      	ldr	r3, [pc, #408]	; (8001b08 <TIM2_IRQHandler+0xc48>)
 8001970:	701a      	strb	r2, [r3, #0]
						if(l>strl-1){
 8001972:	4b65      	ldr	r3, [pc, #404]	; (8001b08 <TIM2_IRQHandler+0xc48>)
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	461a      	mov	r2, r3
 8001978:	4b66      	ldr	r3, [pc, #408]	; (8001b14 <TIM2_IRQHandler+0xc54>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	429a      	cmp	r2, r3
 800197e:	f2c1 80a2 	blt.w	8002ac6 <TIM2_IRQHandler+0x1c06>
							frame=6;
 8001982:	4b63      	ldr	r3, [pc, #396]	; (8001b10 <TIM2_IRQHandler+0xc50>)
 8001984:	2206      	movs	r2, #6
 8001986:	701a      	strb	r2, [r3, #0]
							l=0;
 8001988:	4b5f      	ldr	r3, [pc, #380]	; (8001b08 <TIM2_IRQHandler+0xc48>)
 800198a:	2200      	movs	r2, #0
 800198c:	701a      	strb	r2, [r3, #0]
						}
						break;
 800198e:	f001 b89a 	b.w	8002ac6 <TIM2_IRQHandler+0x1c06>
	case 13:
				for (j=0;j<8;j++){
 8001992:	4b59      	ldr	r3, [pc, #356]	; (8001af8 <TIM2_IRQHandler+0xc38>)
 8001994:	2200      	movs	r2, #0
 8001996:	701a      	strb	r2, [r3, #0]
 8001998:	e02a      	b.n	80019f0 <TIM2_IRQHandler+0xb30>
							for (k=0;k<8;k++){
 800199a:	4b58      	ldr	r3, [pc, #352]	; (8001afc <TIM2_IRQHandler+0xc3c>)
 800199c:	2200      	movs	r2, #0
 800199e:	701a      	strb	r2, [r3, #0]
 80019a0:	e01c      	b.n	80019dc <TIM2_IRQHandler+0xb1c>
								m1[j][k]=symbolMatrix_M[j][k];
 80019a2:	4b55      	ldr	r3, [pc, #340]	; (8001af8 <TIM2_IRQHandler+0xc38>)
 80019a4:	781b      	ldrb	r3, [r3, #0]
 80019a6:	461d      	mov	r5, r3
 80019a8:	4b54      	ldr	r3, [pc, #336]	; (8001afc <TIM2_IRQHandler+0xc3c>)
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	4619      	mov	r1, r3
 80019ae:	4b52      	ldr	r3, [pc, #328]	; (8001af8 <TIM2_IRQHandler+0xc38>)
 80019b0:	781b      	ldrb	r3, [r3, #0]
 80019b2:	461c      	mov	r4, r3
 80019b4:	4b51      	ldr	r3, [pc, #324]	; (8001afc <TIM2_IRQHandler+0xc3c>)
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	4618      	mov	r0, r3
 80019ba:	4a57      	ldr	r2, [pc, #348]	; (8001b18 <TIM2_IRQHandler+0xc58>)
 80019bc:	00eb      	lsls	r3, r5, #3
 80019be:	4413      	add	r3, r2
 80019c0:	440b      	add	r3, r1
 80019c2:	7819      	ldrb	r1, [r3, #0]
 80019c4:	4a4f      	ldr	r2, [pc, #316]	; (8001b04 <TIM2_IRQHandler+0xc44>)
 80019c6:	00e3      	lsls	r3, r4, #3
 80019c8:	4413      	add	r3, r2
 80019ca:	4403      	add	r3, r0
 80019cc:	460a      	mov	r2, r1
 80019ce:	701a      	strb	r2, [r3, #0]
							for (k=0;k<8;k++){
 80019d0:	4b4a      	ldr	r3, [pc, #296]	; (8001afc <TIM2_IRQHandler+0xc3c>)
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	3301      	adds	r3, #1
 80019d6:	b2da      	uxtb	r2, r3
 80019d8:	4b48      	ldr	r3, [pc, #288]	; (8001afc <TIM2_IRQHandler+0xc3c>)
 80019da:	701a      	strb	r2, [r3, #0]
 80019dc:	4b47      	ldr	r3, [pc, #284]	; (8001afc <TIM2_IRQHandler+0xc3c>)
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	2b07      	cmp	r3, #7
 80019e2:	d9de      	bls.n	80019a2 <TIM2_IRQHandler+0xae2>
				for (j=0;j<8;j++){
 80019e4:	4b44      	ldr	r3, [pc, #272]	; (8001af8 <TIM2_IRQHandler+0xc38>)
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	3301      	adds	r3, #1
 80019ea:	b2da      	uxtb	r2, r3
 80019ec:	4b42      	ldr	r3, [pc, #264]	; (8001af8 <TIM2_IRQHandler+0xc38>)
 80019ee:	701a      	strb	r2, [r3, #0]
 80019f0:	4b41      	ldr	r3, [pc, #260]	; (8001af8 <TIM2_IRQHandler+0xc38>)
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	2b07      	cmp	r3, #7
 80019f6:	d9d0      	bls.n	800199a <TIM2_IRQHandler+0xada>
							}
						}
				frame=symboldigit(string[l]);
 80019f8:	4b43      	ldr	r3, [pc, #268]	; (8001b08 <TIM2_IRQHandler+0xc48>)
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	461a      	mov	r2, r3
 80019fe:	4b43      	ldr	r3, [pc, #268]	; (8001b0c <TIM2_IRQHandler+0xc4c>)
 8001a00:	5c9b      	ldrb	r3, [r3, r2]
 8001a02:	4618      	mov	r0, r3
 8001a04:	f7fe fdde 	bl	80005c4 <symboldigit>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	4b40      	ldr	r3, [pc, #256]	; (8001b10 <TIM2_IRQHandler+0xc50>)
 8001a0e:	701a      	strb	r2, [r3, #0]
						l++;
 8001a10:	4b3d      	ldr	r3, [pc, #244]	; (8001b08 <TIM2_IRQHandler+0xc48>)
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	3301      	adds	r3, #1
 8001a16:	b2da      	uxtb	r2, r3
 8001a18:	4b3b      	ldr	r3, [pc, #236]	; (8001b08 <TIM2_IRQHandler+0xc48>)
 8001a1a:	701a      	strb	r2, [r3, #0]
						if(l>strl-1){
 8001a1c:	4b3a      	ldr	r3, [pc, #232]	; (8001b08 <TIM2_IRQHandler+0xc48>)
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	461a      	mov	r2, r3
 8001a22:	4b3c      	ldr	r3, [pc, #240]	; (8001b14 <TIM2_IRQHandler+0xc54>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	429a      	cmp	r2, r3
 8001a28:	f2c1 804f 	blt.w	8002aca <TIM2_IRQHandler+0x1c0a>
							frame=6;
 8001a2c:	4b38      	ldr	r3, [pc, #224]	; (8001b10 <TIM2_IRQHandler+0xc50>)
 8001a2e:	2206      	movs	r2, #6
 8001a30:	701a      	strb	r2, [r3, #0]
							l=0;
 8001a32:	4b35      	ldr	r3, [pc, #212]	; (8001b08 <TIM2_IRQHandler+0xc48>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	701a      	strb	r2, [r3, #0]
						}
						break;
 8001a38:	f001 b847 	b.w	8002aca <TIM2_IRQHandler+0x1c0a>
	case 14:
				for (j=0;j<8;j++){
 8001a3c:	4b2e      	ldr	r3, [pc, #184]	; (8001af8 <TIM2_IRQHandler+0xc38>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	701a      	strb	r2, [r3, #0]
 8001a42:	e02a      	b.n	8001a9a <TIM2_IRQHandler+0xbda>
							for (k=0;k<8;k++){
 8001a44:	4b2d      	ldr	r3, [pc, #180]	; (8001afc <TIM2_IRQHandler+0xc3c>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	701a      	strb	r2, [r3, #0]
 8001a4a:	e01c      	b.n	8001a86 <TIM2_IRQHandler+0xbc6>
								m1[j][k]=symbolMatrix_N[j][k];
 8001a4c:	4b2a      	ldr	r3, [pc, #168]	; (8001af8 <TIM2_IRQHandler+0xc38>)
 8001a4e:	781b      	ldrb	r3, [r3, #0]
 8001a50:	461d      	mov	r5, r3
 8001a52:	4b2a      	ldr	r3, [pc, #168]	; (8001afc <TIM2_IRQHandler+0xc3c>)
 8001a54:	781b      	ldrb	r3, [r3, #0]
 8001a56:	4619      	mov	r1, r3
 8001a58:	4b27      	ldr	r3, [pc, #156]	; (8001af8 <TIM2_IRQHandler+0xc38>)
 8001a5a:	781b      	ldrb	r3, [r3, #0]
 8001a5c:	461c      	mov	r4, r3
 8001a5e:	4b27      	ldr	r3, [pc, #156]	; (8001afc <TIM2_IRQHandler+0xc3c>)
 8001a60:	781b      	ldrb	r3, [r3, #0]
 8001a62:	4618      	mov	r0, r3
 8001a64:	4a2d      	ldr	r2, [pc, #180]	; (8001b1c <TIM2_IRQHandler+0xc5c>)
 8001a66:	00eb      	lsls	r3, r5, #3
 8001a68:	4413      	add	r3, r2
 8001a6a:	440b      	add	r3, r1
 8001a6c:	7819      	ldrb	r1, [r3, #0]
 8001a6e:	4a25      	ldr	r2, [pc, #148]	; (8001b04 <TIM2_IRQHandler+0xc44>)
 8001a70:	00e3      	lsls	r3, r4, #3
 8001a72:	4413      	add	r3, r2
 8001a74:	4403      	add	r3, r0
 8001a76:	460a      	mov	r2, r1
 8001a78:	701a      	strb	r2, [r3, #0]
							for (k=0;k<8;k++){
 8001a7a:	4b20      	ldr	r3, [pc, #128]	; (8001afc <TIM2_IRQHandler+0xc3c>)
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	3301      	adds	r3, #1
 8001a80:	b2da      	uxtb	r2, r3
 8001a82:	4b1e      	ldr	r3, [pc, #120]	; (8001afc <TIM2_IRQHandler+0xc3c>)
 8001a84:	701a      	strb	r2, [r3, #0]
 8001a86:	4b1d      	ldr	r3, [pc, #116]	; (8001afc <TIM2_IRQHandler+0xc3c>)
 8001a88:	781b      	ldrb	r3, [r3, #0]
 8001a8a:	2b07      	cmp	r3, #7
 8001a8c:	d9de      	bls.n	8001a4c <TIM2_IRQHandler+0xb8c>
				for (j=0;j<8;j++){
 8001a8e:	4b1a      	ldr	r3, [pc, #104]	; (8001af8 <TIM2_IRQHandler+0xc38>)
 8001a90:	781b      	ldrb	r3, [r3, #0]
 8001a92:	3301      	adds	r3, #1
 8001a94:	b2da      	uxtb	r2, r3
 8001a96:	4b18      	ldr	r3, [pc, #96]	; (8001af8 <TIM2_IRQHandler+0xc38>)
 8001a98:	701a      	strb	r2, [r3, #0]
 8001a9a:	4b17      	ldr	r3, [pc, #92]	; (8001af8 <TIM2_IRQHandler+0xc38>)
 8001a9c:	781b      	ldrb	r3, [r3, #0]
 8001a9e:	2b07      	cmp	r3, #7
 8001aa0:	d9d0      	bls.n	8001a44 <TIM2_IRQHandler+0xb84>
							}
						}
				frame=symboldigit(string[l]);
 8001aa2:	4b19      	ldr	r3, [pc, #100]	; (8001b08 <TIM2_IRQHandler+0xc48>)
 8001aa4:	781b      	ldrb	r3, [r3, #0]
 8001aa6:	461a      	mov	r2, r3
 8001aa8:	4b18      	ldr	r3, [pc, #96]	; (8001b0c <TIM2_IRQHandler+0xc4c>)
 8001aaa:	5c9b      	ldrb	r3, [r3, r2]
 8001aac:	4618      	mov	r0, r3
 8001aae:	f7fe fd89 	bl	80005c4 <symboldigit>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	461a      	mov	r2, r3
 8001ab6:	4b16      	ldr	r3, [pc, #88]	; (8001b10 <TIM2_IRQHandler+0xc50>)
 8001ab8:	701a      	strb	r2, [r3, #0]
						l++;
 8001aba:	4b13      	ldr	r3, [pc, #76]	; (8001b08 <TIM2_IRQHandler+0xc48>)
 8001abc:	781b      	ldrb	r3, [r3, #0]
 8001abe:	3301      	adds	r3, #1
 8001ac0:	b2da      	uxtb	r2, r3
 8001ac2:	4b11      	ldr	r3, [pc, #68]	; (8001b08 <TIM2_IRQHandler+0xc48>)
 8001ac4:	701a      	strb	r2, [r3, #0]
						if(l>strl-1){
 8001ac6:	4b10      	ldr	r3, [pc, #64]	; (8001b08 <TIM2_IRQHandler+0xc48>)
 8001ac8:	781b      	ldrb	r3, [r3, #0]
 8001aca:	461a      	mov	r2, r3
 8001acc:	4b11      	ldr	r3, [pc, #68]	; (8001b14 <TIM2_IRQHandler+0xc54>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	429a      	cmp	r2, r3
 8001ad2:	f2c0 87fc 	blt.w	8002ace <TIM2_IRQHandler+0x1c0e>
							frame=6;
 8001ad6:	4b0e      	ldr	r3, [pc, #56]	; (8001b10 <TIM2_IRQHandler+0xc50>)
 8001ad8:	2206      	movs	r2, #6
 8001ada:	701a      	strb	r2, [r3, #0]
							l=0;
 8001adc:	4b0a      	ldr	r3, [pc, #40]	; (8001b08 <TIM2_IRQHandler+0xc48>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	701a      	strb	r2, [r3, #0]
						}
						break;
 8001ae2:	f000 bff4 	b.w	8002ace <TIM2_IRQHandler+0x1c0e>
	case 15:
				for (j=0;j<8;j++){
 8001ae6:	4b04      	ldr	r3, [pc, #16]	; (8001af8 <TIM2_IRQHandler+0xc38>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	701a      	strb	r2, [r3, #0]
 8001aec:	e03f      	b.n	8001b6e <TIM2_IRQHandler+0xcae>
							for (k=0;k<8;k++){
 8001aee:	4b03      	ldr	r3, [pc, #12]	; (8001afc <TIM2_IRQHandler+0xc3c>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	701a      	strb	r2, [r3, #0]
 8001af4:	e031      	b.n	8001b5a <TIM2_IRQHandler+0xc9a>
 8001af6:	bf00      	nop
 8001af8:	20000994 	.word	0x20000994
 8001afc:	20000995 	.word	0x20000995
 8001b00:	20000308 	.word	0x20000308
 8001b04:	20000008 	.word	0x20000008
 8001b08:	20000997 	.word	0x20000997
 8001b0c:	20000b30 	.word	0x20000b30
 8001b10:	20000998 	.word	0x20000998
 8001b14:	20000b50 	.word	0x20000b50
 8001b18:	20000348 	.word	0x20000348
 8001b1c:	20000388 	.word	0x20000388
								m1[j][k]=symbolMatrix_O[j][k];
 8001b20:	4ba5      	ldr	r3, [pc, #660]	; (8001db8 <TIM2_IRQHandler+0xef8>)
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	461d      	mov	r5, r3
 8001b26:	4ba5      	ldr	r3, [pc, #660]	; (8001dbc <TIM2_IRQHandler+0xefc>)
 8001b28:	781b      	ldrb	r3, [r3, #0]
 8001b2a:	4619      	mov	r1, r3
 8001b2c:	4ba2      	ldr	r3, [pc, #648]	; (8001db8 <TIM2_IRQHandler+0xef8>)
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	461c      	mov	r4, r3
 8001b32:	4ba2      	ldr	r3, [pc, #648]	; (8001dbc <TIM2_IRQHandler+0xefc>)
 8001b34:	781b      	ldrb	r3, [r3, #0]
 8001b36:	4618      	mov	r0, r3
 8001b38:	4aa1      	ldr	r2, [pc, #644]	; (8001dc0 <TIM2_IRQHandler+0xf00>)
 8001b3a:	00eb      	lsls	r3, r5, #3
 8001b3c:	4413      	add	r3, r2
 8001b3e:	440b      	add	r3, r1
 8001b40:	7819      	ldrb	r1, [r3, #0]
 8001b42:	4aa0      	ldr	r2, [pc, #640]	; (8001dc4 <TIM2_IRQHandler+0xf04>)
 8001b44:	00e3      	lsls	r3, r4, #3
 8001b46:	4413      	add	r3, r2
 8001b48:	4403      	add	r3, r0
 8001b4a:	460a      	mov	r2, r1
 8001b4c:	701a      	strb	r2, [r3, #0]
							for (k=0;k<8;k++){
 8001b4e:	4b9b      	ldr	r3, [pc, #620]	; (8001dbc <TIM2_IRQHandler+0xefc>)
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	3301      	adds	r3, #1
 8001b54:	b2da      	uxtb	r2, r3
 8001b56:	4b99      	ldr	r3, [pc, #612]	; (8001dbc <TIM2_IRQHandler+0xefc>)
 8001b58:	701a      	strb	r2, [r3, #0]
 8001b5a:	4b98      	ldr	r3, [pc, #608]	; (8001dbc <TIM2_IRQHandler+0xefc>)
 8001b5c:	781b      	ldrb	r3, [r3, #0]
 8001b5e:	2b07      	cmp	r3, #7
 8001b60:	d9de      	bls.n	8001b20 <TIM2_IRQHandler+0xc60>
				for (j=0;j<8;j++){
 8001b62:	4b95      	ldr	r3, [pc, #596]	; (8001db8 <TIM2_IRQHandler+0xef8>)
 8001b64:	781b      	ldrb	r3, [r3, #0]
 8001b66:	3301      	adds	r3, #1
 8001b68:	b2da      	uxtb	r2, r3
 8001b6a:	4b93      	ldr	r3, [pc, #588]	; (8001db8 <TIM2_IRQHandler+0xef8>)
 8001b6c:	701a      	strb	r2, [r3, #0]
 8001b6e:	4b92      	ldr	r3, [pc, #584]	; (8001db8 <TIM2_IRQHandler+0xef8>)
 8001b70:	781b      	ldrb	r3, [r3, #0]
 8001b72:	2b07      	cmp	r3, #7
 8001b74:	d9bb      	bls.n	8001aee <TIM2_IRQHandler+0xc2e>
							}
						}
				frame=symboldigit(string[l]);
 8001b76:	4b94      	ldr	r3, [pc, #592]	; (8001dc8 <TIM2_IRQHandler+0xf08>)
 8001b78:	781b      	ldrb	r3, [r3, #0]
 8001b7a:	461a      	mov	r2, r3
 8001b7c:	4b93      	ldr	r3, [pc, #588]	; (8001dcc <TIM2_IRQHandler+0xf0c>)
 8001b7e:	5c9b      	ldrb	r3, [r3, r2]
 8001b80:	4618      	mov	r0, r3
 8001b82:	f7fe fd1f 	bl	80005c4 <symboldigit>
 8001b86:	4603      	mov	r3, r0
 8001b88:	461a      	mov	r2, r3
 8001b8a:	4b91      	ldr	r3, [pc, #580]	; (8001dd0 <TIM2_IRQHandler+0xf10>)
 8001b8c:	701a      	strb	r2, [r3, #0]
						l++;
 8001b8e:	4b8e      	ldr	r3, [pc, #568]	; (8001dc8 <TIM2_IRQHandler+0xf08>)
 8001b90:	781b      	ldrb	r3, [r3, #0]
 8001b92:	3301      	adds	r3, #1
 8001b94:	b2da      	uxtb	r2, r3
 8001b96:	4b8c      	ldr	r3, [pc, #560]	; (8001dc8 <TIM2_IRQHandler+0xf08>)
 8001b98:	701a      	strb	r2, [r3, #0]
						if(l>strl-1){
 8001b9a:	4b8b      	ldr	r3, [pc, #556]	; (8001dc8 <TIM2_IRQHandler+0xf08>)
 8001b9c:	781b      	ldrb	r3, [r3, #0]
 8001b9e:	461a      	mov	r2, r3
 8001ba0:	4b8c      	ldr	r3, [pc, #560]	; (8001dd4 <TIM2_IRQHandler+0xf14>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	f2c0 8794 	blt.w	8002ad2 <TIM2_IRQHandler+0x1c12>
							frame=6;
 8001baa:	4b89      	ldr	r3, [pc, #548]	; (8001dd0 <TIM2_IRQHandler+0xf10>)
 8001bac:	2206      	movs	r2, #6
 8001bae:	701a      	strb	r2, [r3, #0]
							l=0;
 8001bb0:	4b85      	ldr	r3, [pc, #532]	; (8001dc8 <TIM2_IRQHandler+0xf08>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	701a      	strb	r2, [r3, #0]
						}
						break;
 8001bb6:	f000 bf8c 	b.w	8002ad2 <TIM2_IRQHandler+0x1c12>
	case 16:
				for (j=0;j<8;j++){
 8001bba:	4b7f      	ldr	r3, [pc, #508]	; (8001db8 <TIM2_IRQHandler+0xef8>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	701a      	strb	r2, [r3, #0]
 8001bc0:	e02a      	b.n	8001c18 <TIM2_IRQHandler+0xd58>
							for (k=0;k<8;k++){
 8001bc2:	4b7e      	ldr	r3, [pc, #504]	; (8001dbc <TIM2_IRQHandler+0xefc>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	701a      	strb	r2, [r3, #0]
 8001bc8:	e01c      	b.n	8001c04 <TIM2_IRQHandler+0xd44>
								m1[j][k]=symbolMatrix_P[j][k];
 8001bca:	4b7b      	ldr	r3, [pc, #492]	; (8001db8 <TIM2_IRQHandler+0xef8>)
 8001bcc:	781b      	ldrb	r3, [r3, #0]
 8001bce:	461d      	mov	r5, r3
 8001bd0:	4b7a      	ldr	r3, [pc, #488]	; (8001dbc <TIM2_IRQHandler+0xefc>)
 8001bd2:	781b      	ldrb	r3, [r3, #0]
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	4b78      	ldr	r3, [pc, #480]	; (8001db8 <TIM2_IRQHandler+0xef8>)
 8001bd8:	781b      	ldrb	r3, [r3, #0]
 8001bda:	461c      	mov	r4, r3
 8001bdc:	4b77      	ldr	r3, [pc, #476]	; (8001dbc <TIM2_IRQHandler+0xefc>)
 8001bde:	781b      	ldrb	r3, [r3, #0]
 8001be0:	4618      	mov	r0, r3
 8001be2:	4a7d      	ldr	r2, [pc, #500]	; (8001dd8 <TIM2_IRQHandler+0xf18>)
 8001be4:	00eb      	lsls	r3, r5, #3
 8001be6:	4413      	add	r3, r2
 8001be8:	440b      	add	r3, r1
 8001bea:	7819      	ldrb	r1, [r3, #0]
 8001bec:	4a75      	ldr	r2, [pc, #468]	; (8001dc4 <TIM2_IRQHandler+0xf04>)
 8001bee:	00e3      	lsls	r3, r4, #3
 8001bf0:	4413      	add	r3, r2
 8001bf2:	4403      	add	r3, r0
 8001bf4:	460a      	mov	r2, r1
 8001bf6:	701a      	strb	r2, [r3, #0]
							for (k=0;k<8;k++){
 8001bf8:	4b70      	ldr	r3, [pc, #448]	; (8001dbc <TIM2_IRQHandler+0xefc>)
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	3301      	adds	r3, #1
 8001bfe:	b2da      	uxtb	r2, r3
 8001c00:	4b6e      	ldr	r3, [pc, #440]	; (8001dbc <TIM2_IRQHandler+0xefc>)
 8001c02:	701a      	strb	r2, [r3, #0]
 8001c04:	4b6d      	ldr	r3, [pc, #436]	; (8001dbc <TIM2_IRQHandler+0xefc>)
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	2b07      	cmp	r3, #7
 8001c0a:	d9de      	bls.n	8001bca <TIM2_IRQHandler+0xd0a>
				for (j=0;j<8;j++){
 8001c0c:	4b6a      	ldr	r3, [pc, #424]	; (8001db8 <TIM2_IRQHandler+0xef8>)
 8001c0e:	781b      	ldrb	r3, [r3, #0]
 8001c10:	3301      	adds	r3, #1
 8001c12:	b2da      	uxtb	r2, r3
 8001c14:	4b68      	ldr	r3, [pc, #416]	; (8001db8 <TIM2_IRQHandler+0xef8>)
 8001c16:	701a      	strb	r2, [r3, #0]
 8001c18:	4b67      	ldr	r3, [pc, #412]	; (8001db8 <TIM2_IRQHandler+0xef8>)
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	2b07      	cmp	r3, #7
 8001c1e:	d9d0      	bls.n	8001bc2 <TIM2_IRQHandler+0xd02>
							}
						}
				frame=symboldigit(string[l]);
 8001c20:	4b69      	ldr	r3, [pc, #420]	; (8001dc8 <TIM2_IRQHandler+0xf08>)
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	461a      	mov	r2, r3
 8001c26:	4b69      	ldr	r3, [pc, #420]	; (8001dcc <TIM2_IRQHandler+0xf0c>)
 8001c28:	5c9b      	ldrb	r3, [r3, r2]
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f7fe fcca 	bl	80005c4 <symboldigit>
 8001c30:	4603      	mov	r3, r0
 8001c32:	461a      	mov	r2, r3
 8001c34:	4b66      	ldr	r3, [pc, #408]	; (8001dd0 <TIM2_IRQHandler+0xf10>)
 8001c36:	701a      	strb	r2, [r3, #0]
						l++;
 8001c38:	4b63      	ldr	r3, [pc, #396]	; (8001dc8 <TIM2_IRQHandler+0xf08>)
 8001c3a:	781b      	ldrb	r3, [r3, #0]
 8001c3c:	3301      	adds	r3, #1
 8001c3e:	b2da      	uxtb	r2, r3
 8001c40:	4b61      	ldr	r3, [pc, #388]	; (8001dc8 <TIM2_IRQHandler+0xf08>)
 8001c42:	701a      	strb	r2, [r3, #0]
						if(l>strl-1){
 8001c44:	4b60      	ldr	r3, [pc, #384]	; (8001dc8 <TIM2_IRQHandler+0xf08>)
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	461a      	mov	r2, r3
 8001c4a:	4b62      	ldr	r3, [pc, #392]	; (8001dd4 <TIM2_IRQHandler+0xf14>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	429a      	cmp	r2, r3
 8001c50:	f2c0 8741 	blt.w	8002ad6 <TIM2_IRQHandler+0x1c16>
							frame=6;
 8001c54:	4b5e      	ldr	r3, [pc, #376]	; (8001dd0 <TIM2_IRQHandler+0xf10>)
 8001c56:	2206      	movs	r2, #6
 8001c58:	701a      	strb	r2, [r3, #0]
							l=0;
 8001c5a:	4b5b      	ldr	r3, [pc, #364]	; (8001dc8 <TIM2_IRQHandler+0xf08>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	701a      	strb	r2, [r3, #0]
						}
						break;
 8001c60:	f000 bf39 	b.w	8002ad6 <TIM2_IRQHandler+0x1c16>
	case 17:
				for (j=0;j<8;j++){
 8001c64:	4b54      	ldr	r3, [pc, #336]	; (8001db8 <TIM2_IRQHandler+0xef8>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	701a      	strb	r2, [r3, #0]
 8001c6a:	e02a      	b.n	8001cc2 <TIM2_IRQHandler+0xe02>
							for (k=0;k<8;k++){
 8001c6c:	4b53      	ldr	r3, [pc, #332]	; (8001dbc <TIM2_IRQHandler+0xefc>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	701a      	strb	r2, [r3, #0]
 8001c72:	e01c      	b.n	8001cae <TIM2_IRQHandler+0xdee>
								m1[j][k]=symbolMatrix_Q[j][k];
 8001c74:	4b50      	ldr	r3, [pc, #320]	; (8001db8 <TIM2_IRQHandler+0xef8>)
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	461d      	mov	r5, r3
 8001c7a:	4b50      	ldr	r3, [pc, #320]	; (8001dbc <TIM2_IRQHandler+0xefc>)
 8001c7c:	781b      	ldrb	r3, [r3, #0]
 8001c7e:	4619      	mov	r1, r3
 8001c80:	4b4d      	ldr	r3, [pc, #308]	; (8001db8 <TIM2_IRQHandler+0xef8>)
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	461c      	mov	r4, r3
 8001c86:	4b4d      	ldr	r3, [pc, #308]	; (8001dbc <TIM2_IRQHandler+0xefc>)
 8001c88:	781b      	ldrb	r3, [r3, #0]
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	4a53      	ldr	r2, [pc, #332]	; (8001ddc <TIM2_IRQHandler+0xf1c>)
 8001c8e:	00eb      	lsls	r3, r5, #3
 8001c90:	4413      	add	r3, r2
 8001c92:	440b      	add	r3, r1
 8001c94:	7819      	ldrb	r1, [r3, #0]
 8001c96:	4a4b      	ldr	r2, [pc, #300]	; (8001dc4 <TIM2_IRQHandler+0xf04>)
 8001c98:	00e3      	lsls	r3, r4, #3
 8001c9a:	4413      	add	r3, r2
 8001c9c:	4403      	add	r3, r0
 8001c9e:	460a      	mov	r2, r1
 8001ca0:	701a      	strb	r2, [r3, #0]
							for (k=0;k<8;k++){
 8001ca2:	4b46      	ldr	r3, [pc, #280]	; (8001dbc <TIM2_IRQHandler+0xefc>)
 8001ca4:	781b      	ldrb	r3, [r3, #0]
 8001ca6:	3301      	adds	r3, #1
 8001ca8:	b2da      	uxtb	r2, r3
 8001caa:	4b44      	ldr	r3, [pc, #272]	; (8001dbc <TIM2_IRQHandler+0xefc>)
 8001cac:	701a      	strb	r2, [r3, #0]
 8001cae:	4b43      	ldr	r3, [pc, #268]	; (8001dbc <TIM2_IRQHandler+0xefc>)
 8001cb0:	781b      	ldrb	r3, [r3, #0]
 8001cb2:	2b07      	cmp	r3, #7
 8001cb4:	d9de      	bls.n	8001c74 <TIM2_IRQHandler+0xdb4>
				for (j=0;j<8;j++){
 8001cb6:	4b40      	ldr	r3, [pc, #256]	; (8001db8 <TIM2_IRQHandler+0xef8>)
 8001cb8:	781b      	ldrb	r3, [r3, #0]
 8001cba:	3301      	adds	r3, #1
 8001cbc:	b2da      	uxtb	r2, r3
 8001cbe:	4b3e      	ldr	r3, [pc, #248]	; (8001db8 <TIM2_IRQHandler+0xef8>)
 8001cc0:	701a      	strb	r2, [r3, #0]
 8001cc2:	4b3d      	ldr	r3, [pc, #244]	; (8001db8 <TIM2_IRQHandler+0xef8>)
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	2b07      	cmp	r3, #7
 8001cc8:	d9d0      	bls.n	8001c6c <TIM2_IRQHandler+0xdac>
							}
						}
				frame=symboldigit(string[l]);
 8001cca:	4b3f      	ldr	r3, [pc, #252]	; (8001dc8 <TIM2_IRQHandler+0xf08>)
 8001ccc:	781b      	ldrb	r3, [r3, #0]
 8001cce:	461a      	mov	r2, r3
 8001cd0:	4b3e      	ldr	r3, [pc, #248]	; (8001dcc <TIM2_IRQHandler+0xf0c>)
 8001cd2:	5c9b      	ldrb	r3, [r3, r2]
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f7fe fc75 	bl	80005c4 <symboldigit>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	461a      	mov	r2, r3
 8001cde:	4b3c      	ldr	r3, [pc, #240]	; (8001dd0 <TIM2_IRQHandler+0xf10>)
 8001ce0:	701a      	strb	r2, [r3, #0]
						l++;
 8001ce2:	4b39      	ldr	r3, [pc, #228]	; (8001dc8 <TIM2_IRQHandler+0xf08>)
 8001ce4:	781b      	ldrb	r3, [r3, #0]
 8001ce6:	3301      	adds	r3, #1
 8001ce8:	b2da      	uxtb	r2, r3
 8001cea:	4b37      	ldr	r3, [pc, #220]	; (8001dc8 <TIM2_IRQHandler+0xf08>)
 8001cec:	701a      	strb	r2, [r3, #0]
						if(l>strl-1){
 8001cee:	4b36      	ldr	r3, [pc, #216]	; (8001dc8 <TIM2_IRQHandler+0xf08>)
 8001cf0:	781b      	ldrb	r3, [r3, #0]
 8001cf2:	461a      	mov	r2, r3
 8001cf4:	4b37      	ldr	r3, [pc, #220]	; (8001dd4 <TIM2_IRQHandler+0xf14>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	429a      	cmp	r2, r3
 8001cfa:	f2c0 86ee 	blt.w	8002ada <TIM2_IRQHandler+0x1c1a>
							frame=6;
 8001cfe:	4b34      	ldr	r3, [pc, #208]	; (8001dd0 <TIM2_IRQHandler+0xf10>)
 8001d00:	2206      	movs	r2, #6
 8001d02:	701a      	strb	r2, [r3, #0]
							l=0;
 8001d04:	4b30      	ldr	r3, [pc, #192]	; (8001dc8 <TIM2_IRQHandler+0xf08>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	701a      	strb	r2, [r3, #0]
						}
						break;
 8001d0a:	f000 bee6 	b.w	8002ada <TIM2_IRQHandler+0x1c1a>
	case 18:
				for (j=0;j<8;j++){
 8001d0e:	4b2a      	ldr	r3, [pc, #168]	; (8001db8 <TIM2_IRQHandler+0xef8>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	701a      	strb	r2, [r3, #0]
 8001d14:	e02a      	b.n	8001d6c <TIM2_IRQHandler+0xeac>
							for (k=0;k<8;k++){
 8001d16:	4b29      	ldr	r3, [pc, #164]	; (8001dbc <TIM2_IRQHandler+0xefc>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	701a      	strb	r2, [r3, #0]
 8001d1c:	e01c      	b.n	8001d58 <TIM2_IRQHandler+0xe98>
								m1[j][k]=symbolMatrix_R[j][k];
 8001d1e:	4b26      	ldr	r3, [pc, #152]	; (8001db8 <TIM2_IRQHandler+0xef8>)
 8001d20:	781b      	ldrb	r3, [r3, #0]
 8001d22:	461d      	mov	r5, r3
 8001d24:	4b25      	ldr	r3, [pc, #148]	; (8001dbc <TIM2_IRQHandler+0xefc>)
 8001d26:	781b      	ldrb	r3, [r3, #0]
 8001d28:	4619      	mov	r1, r3
 8001d2a:	4b23      	ldr	r3, [pc, #140]	; (8001db8 <TIM2_IRQHandler+0xef8>)
 8001d2c:	781b      	ldrb	r3, [r3, #0]
 8001d2e:	461c      	mov	r4, r3
 8001d30:	4b22      	ldr	r3, [pc, #136]	; (8001dbc <TIM2_IRQHandler+0xefc>)
 8001d32:	781b      	ldrb	r3, [r3, #0]
 8001d34:	4618      	mov	r0, r3
 8001d36:	4a2a      	ldr	r2, [pc, #168]	; (8001de0 <TIM2_IRQHandler+0xf20>)
 8001d38:	00eb      	lsls	r3, r5, #3
 8001d3a:	4413      	add	r3, r2
 8001d3c:	440b      	add	r3, r1
 8001d3e:	7819      	ldrb	r1, [r3, #0]
 8001d40:	4a20      	ldr	r2, [pc, #128]	; (8001dc4 <TIM2_IRQHandler+0xf04>)
 8001d42:	00e3      	lsls	r3, r4, #3
 8001d44:	4413      	add	r3, r2
 8001d46:	4403      	add	r3, r0
 8001d48:	460a      	mov	r2, r1
 8001d4a:	701a      	strb	r2, [r3, #0]
							for (k=0;k<8;k++){
 8001d4c:	4b1b      	ldr	r3, [pc, #108]	; (8001dbc <TIM2_IRQHandler+0xefc>)
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	3301      	adds	r3, #1
 8001d52:	b2da      	uxtb	r2, r3
 8001d54:	4b19      	ldr	r3, [pc, #100]	; (8001dbc <TIM2_IRQHandler+0xefc>)
 8001d56:	701a      	strb	r2, [r3, #0]
 8001d58:	4b18      	ldr	r3, [pc, #96]	; (8001dbc <TIM2_IRQHandler+0xefc>)
 8001d5a:	781b      	ldrb	r3, [r3, #0]
 8001d5c:	2b07      	cmp	r3, #7
 8001d5e:	d9de      	bls.n	8001d1e <TIM2_IRQHandler+0xe5e>
				for (j=0;j<8;j++){
 8001d60:	4b15      	ldr	r3, [pc, #84]	; (8001db8 <TIM2_IRQHandler+0xef8>)
 8001d62:	781b      	ldrb	r3, [r3, #0]
 8001d64:	3301      	adds	r3, #1
 8001d66:	b2da      	uxtb	r2, r3
 8001d68:	4b13      	ldr	r3, [pc, #76]	; (8001db8 <TIM2_IRQHandler+0xef8>)
 8001d6a:	701a      	strb	r2, [r3, #0]
 8001d6c:	4b12      	ldr	r3, [pc, #72]	; (8001db8 <TIM2_IRQHandler+0xef8>)
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	2b07      	cmp	r3, #7
 8001d72:	d9d0      	bls.n	8001d16 <TIM2_IRQHandler+0xe56>
							}
						}
				frame=symboldigit(string[l]);
 8001d74:	4b14      	ldr	r3, [pc, #80]	; (8001dc8 <TIM2_IRQHandler+0xf08>)
 8001d76:	781b      	ldrb	r3, [r3, #0]
 8001d78:	461a      	mov	r2, r3
 8001d7a:	4b14      	ldr	r3, [pc, #80]	; (8001dcc <TIM2_IRQHandler+0xf0c>)
 8001d7c:	5c9b      	ldrb	r3, [r3, r2]
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f7fe fc20 	bl	80005c4 <symboldigit>
 8001d84:	4603      	mov	r3, r0
 8001d86:	461a      	mov	r2, r3
 8001d88:	4b11      	ldr	r3, [pc, #68]	; (8001dd0 <TIM2_IRQHandler+0xf10>)
 8001d8a:	701a      	strb	r2, [r3, #0]
						l++;
 8001d8c:	4b0e      	ldr	r3, [pc, #56]	; (8001dc8 <TIM2_IRQHandler+0xf08>)
 8001d8e:	781b      	ldrb	r3, [r3, #0]
 8001d90:	3301      	adds	r3, #1
 8001d92:	b2da      	uxtb	r2, r3
 8001d94:	4b0c      	ldr	r3, [pc, #48]	; (8001dc8 <TIM2_IRQHandler+0xf08>)
 8001d96:	701a      	strb	r2, [r3, #0]
						if(l>strl-1){
 8001d98:	4b0b      	ldr	r3, [pc, #44]	; (8001dc8 <TIM2_IRQHandler+0xf08>)
 8001d9a:	781b      	ldrb	r3, [r3, #0]
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	4b0d      	ldr	r3, [pc, #52]	; (8001dd4 <TIM2_IRQHandler+0xf14>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	429a      	cmp	r2, r3
 8001da4:	f2c0 869b 	blt.w	8002ade <TIM2_IRQHandler+0x1c1e>
							frame=6;
 8001da8:	4b09      	ldr	r3, [pc, #36]	; (8001dd0 <TIM2_IRQHandler+0xf10>)
 8001daa:	2206      	movs	r2, #6
 8001dac:	701a      	strb	r2, [r3, #0]
							l=0;
 8001dae:	4b06      	ldr	r3, [pc, #24]	; (8001dc8 <TIM2_IRQHandler+0xf08>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	701a      	strb	r2, [r3, #0]
						}
						break;
 8001db4:	f000 be93 	b.w	8002ade <TIM2_IRQHandler+0x1c1e>
 8001db8:	20000994 	.word	0x20000994
 8001dbc:	20000995 	.word	0x20000995
 8001dc0:	200003c8 	.word	0x200003c8
 8001dc4:	20000008 	.word	0x20000008
 8001dc8:	20000997 	.word	0x20000997
 8001dcc:	20000b30 	.word	0x20000b30
 8001dd0:	20000998 	.word	0x20000998
 8001dd4:	20000b50 	.word	0x20000b50
 8001dd8:	20000408 	.word	0x20000408
 8001ddc:	20000448 	.word	0x20000448
 8001de0:	20000488 	.word	0x20000488
	case 19:
				for (j=0;j<8;j++){
 8001de4:	4b83      	ldr	r3, [pc, #524]	; (8001ff4 <TIM2_IRQHandler+0x1134>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	701a      	strb	r2, [r3, #0]
 8001dea:	e02a      	b.n	8001e42 <TIM2_IRQHandler+0xf82>
							for (k=0;k<8;k++){
 8001dec:	4b82      	ldr	r3, [pc, #520]	; (8001ff8 <TIM2_IRQHandler+0x1138>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	701a      	strb	r2, [r3, #0]
 8001df2:	e01c      	b.n	8001e2e <TIM2_IRQHandler+0xf6e>
								m1[j][k]=symbolMatrix_S[j][k];
 8001df4:	4b7f      	ldr	r3, [pc, #508]	; (8001ff4 <TIM2_IRQHandler+0x1134>)
 8001df6:	781b      	ldrb	r3, [r3, #0]
 8001df8:	461d      	mov	r5, r3
 8001dfa:	4b7f      	ldr	r3, [pc, #508]	; (8001ff8 <TIM2_IRQHandler+0x1138>)
 8001dfc:	781b      	ldrb	r3, [r3, #0]
 8001dfe:	4619      	mov	r1, r3
 8001e00:	4b7c      	ldr	r3, [pc, #496]	; (8001ff4 <TIM2_IRQHandler+0x1134>)
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	461c      	mov	r4, r3
 8001e06:	4b7c      	ldr	r3, [pc, #496]	; (8001ff8 <TIM2_IRQHandler+0x1138>)
 8001e08:	781b      	ldrb	r3, [r3, #0]
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	4a7b      	ldr	r2, [pc, #492]	; (8001ffc <TIM2_IRQHandler+0x113c>)
 8001e0e:	00eb      	lsls	r3, r5, #3
 8001e10:	4413      	add	r3, r2
 8001e12:	440b      	add	r3, r1
 8001e14:	7819      	ldrb	r1, [r3, #0]
 8001e16:	4a7a      	ldr	r2, [pc, #488]	; (8002000 <TIM2_IRQHandler+0x1140>)
 8001e18:	00e3      	lsls	r3, r4, #3
 8001e1a:	4413      	add	r3, r2
 8001e1c:	4403      	add	r3, r0
 8001e1e:	460a      	mov	r2, r1
 8001e20:	701a      	strb	r2, [r3, #0]
							for (k=0;k<8;k++){
 8001e22:	4b75      	ldr	r3, [pc, #468]	; (8001ff8 <TIM2_IRQHandler+0x1138>)
 8001e24:	781b      	ldrb	r3, [r3, #0]
 8001e26:	3301      	adds	r3, #1
 8001e28:	b2da      	uxtb	r2, r3
 8001e2a:	4b73      	ldr	r3, [pc, #460]	; (8001ff8 <TIM2_IRQHandler+0x1138>)
 8001e2c:	701a      	strb	r2, [r3, #0]
 8001e2e:	4b72      	ldr	r3, [pc, #456]	; (8001ff8 <TIM2_IRQHandler+0x1138>)
 8001e30:	781b      	ldrb	r3, [r3, #0]
 8001e32:	2b07      	cmp	r3, #7
 8001e34:	d9de      	bls.n	8001df4 <TIM2_IRQHandler+0xf34>
				for (j=0;j<8;j++){
 8001e36:	4b6f      	ldr	r3, [pc, #444]	; (8001ff4 <TIM2_IRQHandler+0x1134>)
 8001e38:	781b      	ldrb	r3, [r3, #0]
 8001e3a:	3301      	adds	r3, #1
 8001e3c:	b2da      	uxtb	r2, r3
 8001e3e:	4b6d      	ldr	r3, [pc, #436]	; (8001ff4 <TIM2_IRQHandler+0x1134>)
 8001e40:	701a      	strb	r2, [r3, #0]
 8001e42:	4b6c      	ldr	r3, [pc, #432]	; (8001ff4 <TIM2_IRQHandler+0x1134>)
 8001e44:	781b      	ldrb	r3, [r3, #0]
 8001e46:	2b07      	cmp	r3, #7
 8001e48:	d9d0      	bls.n	8001dec <TIM2_IRQHandler+0xf2c>
							}
						}
				frame=symboldigit(string[l]);
 8001e4a:	4b6e      	ldr	r3, [pc, #440]	; (8002004 <TIM2_IRQHandler+0x1144>)
 8001e4c:	781b      	ldrb	r3, [r3, #0]
 8001e4e:	461a      	mov	r2, r3
 8001e50:	4b6d      	ldr	r3, [pc, #436]	; (8002008 <TIM2_IRQHandler+0x1148>)
 8001e52:	5c9b      	ldrb	r3, [r3, r2]
 8001e54:	4618      	mov	r0, r3
 8001e56:	f7fe fbb5 	bl	80005c4 <symboldigit>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	461a      	mov	r2, r3
 8001e5e:	4b6b      	ldr	r3, [pc, #428]	; (800200c <TIM2_IRQHandler+0x114c>)
 8001e60:	701a      	strb	r2, [r3, #0]
						l++;
 8001e62:	4b68      	ldr	r3, [pc, #416]	; (8002004 <TIM2_IRQHandler+0x1144>)
 8001e64:	781b      	ldrb	r3, [r3, #0]
 8001e66:	3301      	adds	r3, #1
 8001e68:	b2da      	uxtb	r2, r3
 8001e6a:	4b66      	ldr	r3, [pc, #408]	; (8002004 <TIM2_IRQHandler+0x1144>)
 8001e6c:	701a      	strb	r2, [r3, #0]
						if(l>strl-1){
 8001e6e:	4b65      	ldr	r3, [pc, #404]	; (8002004 <TIM2_IRQHandler+0x1144>)
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	461a      	mov	r2, r3
 8001e74:	4b66      	ldr	r3, [pc, #408]	; (8002010 <TIM2_IRQHandler+0x1150>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	f2c0 8632 	blt.w	8002ae2 <TIM2_IRQHandler+0x1c22>
							frame=6;
 8001e7e:	4b63      	ldr	r3, [pc, #396]	; (800200c <TIM2_IRQHandler+0x114c>)
 8001e80:	2206      	movs	r2, #6
 8001e82:	701a      	strb	r2, [r3, #0]
							l=0;
 8001e84:	4b5f      	ldr	r3, [pc, #380]	; (8002004 <TIM2_IRQHandler+0x1144>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	701a      	strb	r2, [r3, #0]
						}
						break;
 8001e8a:	f000 be2a 	b.w	8002ae2 <TIM2_IRQHandler+0x1c22>
	case 20:
				for (j=0;j<8;j++){
 8001e8e:	4b59      	ldr	r3, [pc, #356]	; (8001ff4 <TIM2_IRQHandler+0x1134>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	701a      	strb	r2, [r3, #0]
 8001e94:	e02a      	b.n	8001eec <TIM2_IRQHandler+0x102c>
							for (k=0;k<8;k++){
 8001e96:	4b58      	ldr	r3, [pc, #352]	; (8001ff8 <TIM2_IRQHandler+0x1138>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	701a      	strb	r2, [r3, #0]
 8001e9c:	e01c      	b.n	8001ed8 <TIM2_IRQHandler+0x1018>
								m1[j][k]=symbolMatrix_T[j][k];
 8001e9e:	4b55      	ldr	r3, [pc, #340]	; (8001ff4 <TIM2_IRQHandler+0x1134>)
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	461d      	mov	r5, r3
 8001ea4:	4b54      	ldr	r3, [pc, #336]	; (8001ff8 <TIM2_IRQHandler+0x1138>)
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	4b52      	ldr	r3, [pc, #328]	; (8001ff4 <TIM2_IRQHandler+0x1134>)
 8001eac:	781b      	ldrb	r3, [r3, #0]
 8001eae:	461c      	mov	r4, r3
 8001eb0:	4b51      	ldr	r3, [pc, #324]	; (8001ff8 <TIM2_IRQHandler+0x1138>)
 8001eb2:	781b      	ldrb	r3, [r3, #0]
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	4a57      	ldr	r2, [pc, #348]	; (8002014 <TIM2_IRQHandler+0x1154>)
 8001eb8:	00eb      	lsls	r3, r5, #3
 8001eba:	4413      	add	r3, r2
 8001ebc:	440b      	add	r3, r1
 8001ebe:	7819      	ldrb	r1, [r3, #0]
 8001ec0:	4a4f      	ldr	r2, [pc, #316]	; (8002000 <TIM2_IRQHandler+0x1140>)
 8001ec2:	00e3      	lsls	r3, r4, #3
 8001ec4:	4413      	add	r3, r2
 8001ec6:	4403      	add	r3, r0
 8001ec8:	460a      	mov	r2, r1
 8001eca:	701a      	strb	r2, [r3, #0]
							for (k=0;k<8;k++){
 8001ecc:	4b4a      	ldr	r3, [pc, #296]	; (8001ff8 <TIM2_IRQHandler+0x1138>)
 8001ece:	781b      	ldrb	r3, [r3, #0]
 8001ed0:	3301      	adds	r3, #1
 8001ed2:	b2da      	uxtb	r2, r3
 8001ed4:	4b48      	ldr	r3, [pc, #288]	; (8001ff8 <TIM2_IRQHandler+0x1138>)
 8001ed6:	701a      	strb	r2, [r3, #0]
 8001ed8:	4b47      	ldr	r3, [pc, #284]	; (8001ff8 <TIM2_IRQHandler+0x1138>)
 8001eda:	781b      	ldrb	r3, [r3, #0]
 8001edc:	2b07      	cmp	r3, #7
 8001ede:	d9de      	bls.n	8001e9e <TIM2_IRQHandler+0xfde>
				for (j=0;j<8;j++){
 8001ee0:	4b44      	ldr	r3, [pc, #272]	; (8001ff4 <TIM2_IRQHandler+0x1134>)
 8001ee2:	781b      	ldrb	r3, [r3, #0]
 8001ee4:	3301      	adds	r3, #1
 8001ee6:	b2da      	uxtb	r2, r3
 8001ee8:	4b42      	ldr	r3, [pc, #264]	; (8001ff4 <TIM2_IRQHandler+0x1134>)
 8001eea:	701a      	strb	r2, [r3, #0]
 8001eec:	4b41      	ldr	r3, [pc, #260]	; (8001ff4 <TIM2_IRQHandler+0x1134>)
 8001eee:	781b      	ldrb	r3, [r3, #0]
 8001ef0:	2b07      	cmp	r3, #7
 8001ef2:	d9d0      	bls.n	8001e96 <TIM2_IRQHandler+0xfd6>
							}
						}
				frame=symboldigit(string[l]);
 8001ef4:	4b43      	ldr	r3, [pc, #268]	; (8002004 <TIM2_IRQHandler+0x1144>)
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	461a      	mov	r2, r3
 8001efa:	4b43      	ldr	r3, [pc, #268]	; (8002008 <TIM2_IRQHandler+0x1148>)
 8001efc:	5c9b      	ldrb	r3, [r3, r2]
 8001efe:	4618      	mov	r0, r3
 8001f00:	f7fe fb60 	bl	80005c4 <symboldigit>
 8001f04:	4603      	mov	r3, r0
 8001f06:	461a      	mov	r2, r3
 8001f08:	4b40      	ldr	r3, [pc, #256]	; (800200c <TIM2_IRQHandler+0x114c>)
 8001f0a:	701a      	strb	r2, [r3, #0]
						l++;
 8001f0c:	4b3d      	ldr	r3, [pc, #244]	; (8002004 <TIM2_IRQHandler+0x1144>)
 8001f0e:	781b      	ldrb	r3, [r3, #0]
 8001f10:	3301      	adds	r3, #1
 8001f12:	b2da      	uxtb	r2, r3
 8001f14:	4b3b      	ldr	r3, [pc, #236]	; (8002004 <TIM2_IRQHandler+0x1144>)
 8001f16:	701a      	strb	r2, [r3, #0]
						if(l>strl-1){
 8001f18:	4b3a      	ldr	r3, [pc, #232]	; (8002004 <TIM2_IRQHandler+0x1144>)
 8001f1a:	781b      	ldrb	r3, [r3, #0]
 8001f1c:	461a      	mov	r2, r3
 8001f1e:	4b3c      	ldr	r3, [pc, #240]	; (8002010 <TIM2_IRQHandler+0x1150>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	429a      	cmp	r2, r3
 8001f24:	f2c0 85df 	blt.w	8002ae6 <TIM2_IRQHandler+0x1c26>
							frame=6;
 8001f28:	4b38      	ldr	r3, [pc, #224]	; (800200c <TIM2_IRQHandler+0x114c>)
 8001f2a:	2206      	movs	r2, #6
 8001f2c:	701a      	strb	r2, [r3, #0]
							l=0;
 8001f2e:	4b35      	ldr	r3, [pc, #212]	; (8002004 <TIM2_IRQHandler+0x1144>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	701a      	strb	r2, [r3, #0]
						}
						break;
 8001f34:	f000 bdd7 	b.w	8002ae6 <TIM2_IRQHandler+0x1c26>
	case 21:
				for (j=0;j<8;j++){
 8001f38:	4b2e      	ldr	r3, [pc, #184]	; (8001ff4 <TIM2_IRQHandler+0x1134>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	701a      	strb	r2, [r3, #0]
 8001f3e:	e02a      	b.n	8001f96 <TIM2_IRQHandler+0x10d6>
							for (k=0;k<8;k++){
 8001f40:	4b2d      	ldr	r3, [pc, #180]	; (8001ff8 <TIM2_IRQHandler+0x1138>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	701a      	strb	r2, [r3, #0]
 8001f46:	e01c      	b.n	8001f82 <TIM2_IRQHandler+0x10c2>
								m1[j][k]=symbolMatrix_U[j][k];
 8001f48:	4b2a      	ldr	r3, [pc, #168]	; (8001ff4 <TIM2_IRQHandler+0x1134>)
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	461d      	mov	r5, r3
 8001f4e:	4b2a      	ldr	r3, [pc, #168]	; (8001ff8 <TIM2_IRQHandler+0x1138>)
 8001f50:	781b      	ldrb	r3, [r3, #0]
 8001f52:	4619      	mov	r1, r3
 8001f54:	4b27      	ldr	r3, [pc, #156]	; (8001ff4 <TIM2_IRQHandler+0x1134>)
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	461c      	mov	r4, r3
 8001f5a:	4b27      	ldr	r3, [pc, #156]	; (8001ff8 <TIM2_IRQHandler+0x1138>)
 8001f5c:	781b      	ldrb	r3, [r3, #0]
 8001f5e:	4618      	mov	r0, r3
 8001f60:	4a2d      	ldr	r2, [pc, #180]	; (8002018 <TIM2_IRQHandler+0x1158>)
 8001f62:	00eb      	lsls	r3, r5, #3
 8001f64:	4413      	add	r3, r2
 8001f66:	440b      	add	r3, r1
 8001f68:	7819      	ldrb	r1, [r3, #0]
 8001f6a:	4a25      	ldr	r2, [pc, #148]	; (8002000 <TIM2_IRQHandler+0x1140>)
 8001f6c:	00e3      	lsls	r3, r4, #3
 8001f6e:	4413      	add	r3, r2
 8001f70:	4403      	add	r3, r0
 8001f72:	460a      	mov	r2, r1
 8001f74:	701a      	strb	r2, [r3, #0]
							for (k=0;k<8;k++){
 8001f76:	4b20      	ldr	r3, [pc, #128]	; (8001ff8 <TIM2_IRQHandler+0x1138>)
 8001f78:	781b      	ldrb	r3, [r3, #0]
 8001f7a:	3301      	adds	r3, #1
 8001f7c:	b2da      	uxtb	r2, r3
 8001f7e:	4b1e      	ldr	r3, [pc, #120]	; (8001ff8 <TIM2_IRQHandler+0x1138>)
 8001f80:	701a      	strb	r2, [r3, #0]
 8001f82:	4b1d      	ldr	r3, [pc, #116]	; (8001ff8 <TIM2_IRQHandler+0x1138>)
 8001f84:	781b      	ldrb	r3, [r3, #0]
 8001f86:	2b07      	cmp	r3, #7
 8001f88:	d9de      	bls.n	8001f48 <TIM2_IRQHandler+0x1088>
				for (j=0;j<8;j++){
 8001f8a:	4b1a      	ldr	r3, [pc, #104]	; (8001ff4 <TIM2_IRQHandler+0x1134>)
 8001f8c:	781b      	ldrb	r3, [r3, #0]
 8001f8e:	3301      	adds	r3, #1
 8001f90:	b2da      	uxtb	r2, r3
 8001f92:	4b18      	ldr	r3, [pc, #96]	; (8001ff4 <TIM2_IRQHandler+0x1134>)
 8001f94:	701a      	strb	r2, [r3, #0]
 8001f96:	4b17      	ldr	r3, [pc, #92]	; (8001ff4 <TIM2_IRQHandler+0x1134>)
 8001f98:	781b      	ldrb	r3, [r3, #0]
 8001f9a:	2b07      	cmp	r3, #7
 8001f9c:	d9d0      	bls.n	8001f40 <TIM2_IRQHandler+0x1080>
							}
						}
				frame=symboldigit(string[l]);
 8001f9e:	4b19      	ldr	r3, [pc, #100]	; (8002004 <TIM2_IRQHandler+0x1144>)
 8001fa0:	781b      	ldrb	r3, [r3, #0]
 8001fa2:	461a      	mov	r2, r3
 8001fa4:	4b18      	ldr	r3, [pc, #96]	; (8002008 <TIM2_IRQHandler+0x1148>)
 8001fa6:	5c9b      	ldrb	r3, [r3, r2]
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f7fe fb0b 	bl	80005c4 <symboldigit>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	461a      	mov	r2, r3
 8001fb2:	4b16      	ldr	r3, [pc, #88]	; (800200c <TIM2_IRQHandler+0x114c>)
 8001fb4:	701a      	strb	r2, [r3, #0]
						l++;
 8001fb6:	4b13      	ldr	r3, [pc, #76]	; (8002004 <TIM2_IRQHandler+0x1144>)
 8001fb8:	781b      	ldrb	r3, [r3, #0]
 8001fba:	3301      	adds	r3, #1
 8001fbc:	b2da      	uxtb	r2, r3
 8001fbe:	4b11      	ldr	r3, [pc, #68]	; (8002004 <TIM2_IRQHandler+0x1144>)
 8001fc0:	701a      	strb	r2, [r3, #0]
						if(l>strl-1){
 8001fc2:	4b10      	ldr	r3, [pc, #64]	; (8002004 <TIM2_IRQHandler+0x1144>)
 8001fc4:	781b      	ldrb	r3, [r3, #0]
 8001fc6:	461a      	mov	r2, r3
 8001fc8:	4b11      	ldr	r3, [pc, #68]	; (8002010 <TIM2_IRQHandler+0x1150>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	f2c0 858c 	blt.w	8002aea <TIM2_IRQHandler+0x1c2a>
							frame=6;
 8001fd2:	4b0e      	ldr	r3, [pc, #56]	; (800200c <TIM2_IRQHandler+0x114c>)
 8001fd4:	2206      	movs	r2, #6
 8001fd6:	701a      	strb	r2, [r3, #0]
							l=0;
 8001fd8:	4b0a      	ldr	r3, [pc, #40]	; (8002004 <TIM2_IRQHandler+0x1144>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	701a      	strb	r2, [r3, #0]
						}
						break;
 8001fde:	f000 bd84 	b.w	8002aea <TIM2_IRQHandler+0x1c2a>
	case 22:
				for (j=0;j<8;j++){
 8001fe2:	4b04      	ldr	r3, [pc, #16]	; (8001ff4 <TIM2_IRQHandler+0x1134>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	701a      	strb	r2, [r3, #0]
 8001fe8:	e03f      	b.n	800206a <TIM2_IRQHandler+0x11aa>
							for (k=0;k<8;k++){
 8001fea:	4b03      	ldr	r3, [pc, #12]	; (8001ff8 <TIM2_IRQHandler+0x1138>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	701a      	strb	r2, [r3, #0]
 8001ff0:	e031      	b.n	8002056 <TIM2_IRQHandler+0x1196>
 8001ff2:	bf00      	nop
 8001ff4:	20000994 	.word	0x20000994
 8001ff8:	20000995 	.word	0x20000995
 8001ffc:	200004c8 	.word	0x200004c8
 8002000:	20000008 	.word	0x20000008
 8002004:	20000997 	.word	0x20000997
 8002008:	20000b30 	.word	0x20000b30
 800200c:	20000998 	.word	0x20000998
 8002010:	20000b50 	.word	0x20000b50
 8002014:	20000508 	.word	0x20000508
 8002018:	20000548 	.word	0x20000548
								m1[j][k]=symbolMatrix_V[j][k];
 800201c:	4ba5      	ldr	r3, [pc, #660]	; (80022b4 <TIM2_IRQHandler+0x13f4>)
 800201e:	781b      	ldrb	r3, [r3, #0]
 8002020:	461d      	mov	r5, r3
 8002022:	4ba5      	ldr	r3, [pc, #660]	; (80022b8 <TIM2_IRQHandler+0x13f8>)
 8002024:	781b      	ldrb	r3, [r3, #0]
 8002026:	4619      	mov	r1, r3
 8002028:	4ba2      	ldr	r3, [pc, #648]	; (80022b4 <TIM2_IRQHandler+0x13f4>)
 800202a:	781b      	ldrb	r3, [r3, #0]
 800202c:	461c      	mov	r4, r3
 800202e:	4ba2      	ldr	r3, [pc, #648]	; (80022b8 <TIM2_IRQHandler+0x13f8>)
 8002030:	781b      	ldrb	r3, [r3, #0]
 8002032:	4618      	mov	r0, r3
 8002034:	4aa1      	ldr	r2, [pc, #644]	; (80022bc <TIM2_IRQHandler+0x13fc>)
 8002036:	00eb      	lsls	r3, r5, #3
 8002038:	4413      	add	r3, r2
 800203a:	440b      	add	r3, r1
 800203c:	7819      	ldrb	r1, [r3, #0]
 800203e:	4aa0      	ldr	r2, [pc, #640]	; (80022c0 <TIM2_IRQHandler+0x1400>)
 8002040:	00e3      	lsls	r3, r4, #3
 8002042:	4413      	add	r3, r2
 8002044:	4403      	add	r3, r0
 8002046:	460a      	mov	r2, r1
 8002048:	701a      	strb	r2, [r3, #0]
							for (k=0;k<8;k++){
 800204a:	4b9b      	ldr	r3, [pc, #620]	; (80022b8 <TIM2_IRQHandler+0x13f8>)
 800204c:	781b      	ldrb	r3, [r3, #0]
 800204e:	3301      	adds	r3, #1
 8002050:	b2da      	uxtb	r2, r3
 8002052:	4b99      	ldr	r3, [pc, #612]	; (80022b8 <TIM2_IRQHandler+0x13f8>)
 8002054:	701a      	strb	r2, [r3, #0]
 8002056:	4b98      	ldr	r3, [pc, #608]	; (80022b8 <TIM2_IRQHandler+0x13f8>)
 8002058:	781b      	ldrb	r3, [r3, #0]
 800205a:	2b07      	cmp	r3, #7
 800205c:	d9de      	bls.n	800201c <TIM2_IRQHandler+0x115c>
				for (j=0;j<8;j++){
 800205e:	4b95      	ldr	r3, [pc, #596]	; (80022b4 <TIM2_IRQHandler+0x13f4>)
 8002060:	781b      	ldrb	r3, [r3, #0]
 8002062:	3301      	adds	r3, #1
 8002064:	b2da      	uxtb	r2, r3
 8002066:	4b93      	ldr	r3, [pc, #588]	; (80022b4 <TIM2_IRQHandler+0x13f4>)
 8002068:	701a      	strb	r2, [r3, #0]
 800206a:	4b92      	ldr	r3, [pc, #584]	; (80022b4 <TIM2_IRQHandler+0x13f4>)
 800206c:	781b      	ldrb	r3, [r3, #0]
 800206e:	2b07      	cmp	r3, #7
 8002070:	d9bb      	bls.n	8001fea <TIM2_IRQHandler+0x112a>
							}
						}
				frame=symboldigit(string[l]);
 8002072:	4b94      	ldr	r3, [pc, #592]	; (80022c4 <TIM2_IRQHandler+0x1404>)
 8002074:	781b      	ldrb	r3, [r3, #0]
 8002076:	461a      	mov	r2, r3
 8002078:	4b93      	ldr	r3, [pc, #588]	; (80022c8 <TIM2_IRQHandler+0x1408>)
 800207a:	5c9b      	ldrb	r3, [r3, r2]
 800207c:	4618      	mov	r0, r3
 800207e:	f7fe faa1 	bl	80005c4 <symboldigit>
 8002082:	4603      	mov	r3, r0
 8002084:	461a      	mov	r2, r3
 8002086:	4b91      	ldr	r3, [pc, #580]	; (80022cc <TIM2_IRQHandler+0x140c>)
 8002088:	701a      	strb	r2, [r3, #0]
						l++;
 800208a:	4b8e      	ldr	r3, [pc, #568]	; (80022c4 <TIM2_IRQHandler+0x1404>)
 800208c:	781b      	ldrb	r3, [r3, #0]
 800208e:	3301      	adds	r3, #1
 8002090:	b2da      	uxtb	r2, r3
 8002092:	4b8c      	ldr	r3, [pc, #560]	; (80022c4 <TIM2_IRQHandler+0x1404>)
 8002094:	701a      	strb	r2, [r3, #0]
						if(l>strl-1){
 8002096:	4b8b      	ldr	r3, [pc, #556]	; (80022c4 <TIM2_IRQHandler+0x1404>)
 8002098:	781b      	ldrb	r3, [r3, #0]
 800209a:	461a      	mov	r2, r3
 800209c:	4b8c      	ldr	r3, [pc, #560]	; (80022d0 <TIM2_IRQHandler+0x1410>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	429a      	cmp	r2, r3
 80020a2:	f2c0 8524 	blt.w	8002aee <TIM2_IRQHandler+0x1c2e>
							frame=6;
 80020a6:	4b89      	ldr	r3, [pc, #548]	; (80022cc <TIM2_IRQHandler+0x140c>)
 80020a8:	2206      	movs	r2, #6
 80020aa:	701a      	strb	r2, [r3, #0]
							l=0;
 80020ac:	4b85      	ldr	r3, [pc, #532]	; (80022c4 <TIM2_IRQHandler+0x1404>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	701a      	strb	r2, [r3, #0]
						}
						break;
 80020b2:	f000 bd1c 	b.w	8002aee <TIM2_IRQHandler+0x1c2e>
	case 23:
				for (j=0;j<8;j++){
 80020b6:	4b7f      	ldr	r3, [pc, #508]	; (80022b4 <TIM2_IRQHandler+0x13f4>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	701a      	strb	r2, [r3, #0]
 80020bc:	e02a      	b.n	8002114 <TIM2_IRQHandler+0x1254>
							for (k=0;k<8;k++){
 80020be:	4b7e      	ldr	r3, [pc, #504]	; (80022b8 <TIM2_IRQHandler+0x13f8>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	701a      	strb	r2, [r3, #0]
 80020c4:	e01c      	b.n	8002100 <TIM2_IRQHandler+0x1240>
								m1[j][k]=symbolMatrix_W[j][k];
 80020c6:	4b7b      	ldr	r3, [pc, #492]	; (80022b4 <TIM2_IRQHandler+0x13f4>)
 80020c8:	781b      	ldrb	r3, [r3, #0]
 80020ca:	461d      	mov	r5, r3
 80020cc:	4b7a      	ldr	r3, [pc, #488]	; (80022b8 <TIM2_IRQHandler+0x13f8>)
 80020ce:	781b      	ldrb	r3, [r3, #0]
 80020d0:	4619      	mov	r1, r3
 80020d2:	4b78      	ldr	r3, [pc, #480]	; (80022b4 <TIM2_IRQHandler+0x13f4>)
 80020d4:	781b      	ldrb	r3, [r3, #0]
 80020d6:	461c      	mov	r4, r3
 80020d8:	4b77      	ldr	r3, [pc, #476]	; (80022b8 <TIM2_IRQHandler+0x13f8>)
 80020da:	781b      	ldrb	r3, [r3, #0]
 80020dc:	4618      	mov	r0, r3
 80020de:	4a7d      	ldr	r2, [pc, #500]	; (80022d4 <TIM2_IRQHandler+0x1414>)
 80020e0:	00eb      	lsls	r3, r5, #3
 80020e2:	4413      	add	r3, r2
 80020e4:	440b      	add	r3, r1
 80020e6:	7819      	ldrb	r1, [r3, #0]
 80020e8:	4a75      	ldr	r2, [pc, #468]	; (80022c0 <TIM2_IRQHandler+0x1400>)
 80020ea:	00e3      	lsls	r3, r4, #3
 80020ec:	4413      	add	r3, r2
 80020ee:	4403      	add	r3, r0
 80020f0:	460a      	mov	r2, r1
 80020f2:	701a      	strb	r2, [r3, #0]
							for (k=0;k<8;k++){
 80020f4:	4b70      	ldr	r3, [pc, #448]	; (80022b8 <TIM2_IRQHandler+0x13f8>)
 80020f6:	781b      	ldrb	r3, [r3, #0]
 80020f8:	3301      	adds	r3, #1
 80020fa:	b2da      	uxtb	r2, r3
 80020fc:	4b6e      	ldr	r3, [pc, #440]	; (80022b8 <TIM2_IRQHandler+0x13f8>)
 80020fe:	701a      	strb	r2, [r3, #0]
 8002100:	4b6d      	ldr	r3, [pc, #436]	; (80022b8 <TIM2_IRQHandler+0x13f8>)
 8002102:	781b      	ldrb	r3, [r3, #0]
 8002104:	2b07      	cmp	r3, #7
 8002106:	d9de      	bls.n	80020c6 <TIM2_IRQHandler+0x1206>
				for (j=0;j<8;j++){
 8002108:	4b6a      	ldr	r3, [pc, #424]	; (80022b4 <TIM2_IRQHandler+0x13f4>)
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	3301      	adds	r3, #1
 800210e:	b2da      	uxtb	r2, r3
 8002110:	4b68      	ldr	r3, [pc, #416]	; (80022b4 <TIM2_IRQHandler+0x13f4>)
 8002112:	701a      	strb	r2, [r3, #0]
 8002114:	4b67      	ldr	r3, [pc, #412]	; (80022b4 <TIM2_IRQHandler+0x13f4>)
 8002116:	781b      	ldrb	r3, [r3, #0]
 8002118:	2b07      	cmp	r3, #7
 800211a:	d9d0      	bls.n	80020be <TIM2_IRQHandler+0x11fe>
							}
						}
				frame=symboldigit(string[l]);
 800211c:	4b69      	ldr	r3, [pc, #420]	; (80022c4 <TIM2_IRQHandler+0x1404>)
 800211e:	781b      	ldrb	r3, [r3, #0]
 8002120:	461a      	mov	r2, r3
 8002122:	4b69      	ldr	r3, [pc, #420]	; (80022c8 <TIM2_IRQHandler+0x1408>)
 8002124:	5c9b      	ldrb	r3, [r3, r2]
 8002126:	4618      	mov	r0, r3
 8002128:	f7fe fa4c 	bl	80005c4 <symboldigit>
 800212c:	4603      	mov	r3, r0
 800212e:	461a      	mov	r2, r3
 8002130:	4b66      	ldr	r3, [pc, #408]	; (80022cc <TIM2_IRQHandler+0x140c>)
 8002132:	701a      	strb	r2, [r3, #0]
						l++;
 8002134:	4b63      	ldr	r3, [pc, #396]	; (80022c4 <TIM2_IRQHandler+0x1404>)
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	3301      	adds	r3, #1
 800213a:	b2da      	uxtb	r2, r3
 800213c:	4b61      	ldr	r3, [pc, #388]	; (80022c4 <TIM2_IRQHandler+0x1404>)
 800213e:	701a      	strb	r2, [r3, #0]
						if(l>strl-1){
 8002140:	4b60      	ldr	r3, [pc, #384]	; (80022c4 <TIM2_IRQHandler+0x1404>)
 8002142:	781b      	ldrb	r3, [r3, #0]
 8002144:	461a      	mov	r2, r3
 8002146:	4b62      	ldr	r3, [pc, #392]	; (80022d0 <TIM2_IRQHandler+0x1410>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	429a      	cmp	r2, r3
 800214c:	f2c0 84d1 	blt.w	8002af2 <TIM2_IRQHandler+0x1c32>
							frame=6;
 8002150:	4b5e      	ldr	r3, [pc, #376]	; (80022cc <TIM2_IRQHandler+0x140c>)
 8002152:	2206      	movs	r2, #6
 8002154:	701a      	strb	r2, [r3, #0]
							l=0;
 8002156:	4b5b      	ldr	r3, [pc, #364]	; (80022c4 <TIM2_IRQHandler+0x1404>)
 8002158:	2200      	movs	r2, #0
 800215a:	701a      	strb	r2, [r3, #0]
						}
						break;
 800215c:	f000 bcc9 	b.w	8002af2 <TIM2_IRQHandler+0x1c32>
	case 24:
				for (j=0;j<8;j++){
 8002160:	4b54      	ldr	r3, [pc, #336]	; (80022b4 <TIM2_IRQHandler+0x13f4>)
 8002162:	2200      	movs	r2, #0
 8002164:	701a      	strb	r2, [r3, #0]
 8002166:	e02a      	b.n	80021be <TIM2_IRQHandler+0x12fe>
							for (k=0;k<8;k++){
 8002168:	4b53      	ldr	r3, [pc, #332]	; (80022b8 <TIM2_IRQHandler+0x13f8>)
 800216a:	2200      	movs	r2, #0
 800216c:	701a      	strb	r2, [r3, #0]
 800216e:	e01c      	b.n	80021aa <TIM2_IRQHandler+0x12ea>
								m1[j][k]=symbolMatrix_X[j][k];
 8002170:	4b50      	ldr	r3, [pc, #320]	; (80022b4 <TIM2_IRQHandler+0x13f4>)
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	461d      	mov	r5, r3
 8002176:	4b50      	ldr	r3, [pc, #320]	; (80022b8 <TIM2_IRQHandler+0x13f8>)
 8002178:	781b      	ldrb	r3, [r3, #0]
 800217a:	4619      	mov	r1, r3
 800217c:	4b4d      	ldr	r3, [pc, #308]	; (80022b4 <TIM2_IRQHandler+0x13f4>)
 800217e:	781b      	ldrb	r3, [r3, #0]
 8002180:	461c      	mov	r4, r3
 8002182:	4b4d      	ldr	r3, [pc, #308]	; (80022b8 <TIM2_IRQHandler+0x13f8>)
 8002184:	781b      	ldrb	r3, [r3, #0]
 8002186:	4618      	mov	r0, r3
 8002188:	4a53      	ldr	r2, [pc, #332]	; (80022d8 <TIM2_IRQHandler+0x1418>)
 800218a:	00eb      	lsls	r3, r5, #3
 800218c:	4413      	add	r3, r2
 800218e:	440b      	add	r3, r1
 8002190:	7819      	ldrb	r1, [r3, #0]
 8002192:	4a4b      	ldr	r2, [pc, #300]	; (80022c0 <TIM2_IRQHandler+0x1400>)
 8002194:	00e3      	lsls	r3, r4, #3
 8002196:	4413      	add	r3, r2
 8002198:	4403      	add	r3, r0
 800219a:	460a      	mov	r2, r1
 800219c:	701a      	strb	r2, [r3, #0]
							for (k=0;k<8;k++){
 800219e:	4b46      	ldr	r3, [pc, #280]	; (80022b8 <TIM2_IRQHandler+0x13f8>)
 80021a0:	781b      	ldrb	r3, [r3, #0]
 80021a2:	3301      	adds	r3, #1
 80021a4:	b2da      	uxtb	r2, r3
 80021a6:	4b44      	ldr	r3, [pc, #272]	; (80022b8 <TIM2_IRQHandler+0x13f8>)
 80021a8:	701a      	strb	r2, [r3, #0]
 80021aa:	4b43      	ldr	r3, [pc, #268]	; (80022b8 <TIM2_IRQHandler+0x13f8>)
 80021ac:	781b      	ldrb	r3, [r3, #0]
 80021ae:	2b07      	cmp	r3, #7
 80021b0:	d9de      	bls.n	8002170 <TIM2_IRQHandler+0x12b0>
				for (j=0;j<8;j++){
 80021b2:	4b40      	ldr	r3, [pc, #256]	; (80022b4 <TIM2_IRQHandler+0x13f4>)
 80021b4:	781b      	ldrb	r3, [r3, #0]
 80021b6:	3301      	adds	r3, #1
 80021b8:	b2da      	uxtb	r2, r3
 80021ba:	4b3e      	ldr	r3, [pc, #248]	; (80022b4 <TIM2_IRQHandler+0x13f4>)
 80021bc:	701a      	strb	r2, [r3, #0]
 80021be:	4b3d      	ldr	r3, [pc, #244]	; (80022b4 <TIM2_IRQHandler+0x13f4>)
 80021c0:	781b      	ldrb	r3, [r3, #0]
 80021c2:	2b07      	cmp	r3, #7
 80021c4:	d9d0      	bls.n	8002168 <TIM2_IRQHandler+0x12a8>
							}
						}
				frame=symboldigit(string[l]);
 80021c6:	4b3f      	ldr	r3, [pc, #252]	; (80022c4 <TIM2_IRQHandler+0x1404>)
 80021c8:	781b      	ldrb	r3, [r3, #0]
 80021ca:	461a      	mov	r2, r3
 80021cc:	4b3e      	ldr	r3, [pc, #248]	; (80022c8 <TIM2_IRQHandler+0x1408>)
 80021ce:	5c9b      	ldrb	r3, [r3, r2]
 80021d0:	4618      	mov	r0, r3
 80021d2:	f7fe f9f7 	bl	80005c4 <symboldigit>
 80021d6:	4603      	mov	r3, r0
 80021d8:	461a      	mov	r2, r3
 80021da:	4b3c      	ldr	r3, [pc, #240]	; (80022cc <TIM2_IRQHandler+0x140c>)
 80021dc:	701a      	strb	r2, [r3, #0]
						l++;
 80021de:	4b39      	ldr	r3, [pc, #228]	; (80022c4 <TIM2_IRQHandler+0x1404>)
 80021e0:	781b      	ldrb	r3, [r3, #0]
 80021e2:	3301      	adds	r3, #1
 80021e4:	b2da      	uxtb	r2, r3
 80021e6:	4b37      	ldr	r3, [pc, #220]	; (80022c4 <TIM2_IRQHandler+0x1404>)
 80021e8:	701a      	strb	r2, [r3, #0]
						if(l>strl-1){
 80021ea:	4b36      	ldr	r3, [pc, #216]	; (80022c4 <TIM2_IRQHandler+0x1404>)
 80021ec:	781b      	ldrb	r3, [r3, #0]
 80021ee:	461a      	mov	r2, r3
 80021f0:	4b37      	ldr	r3, [pc, #220]	; (80022d0 <TIM2_IRQHandler+0x1410>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	429a      	cmp	r2, r3
 80021f6:	f2c0 847e 	blt.w	8002af6 <TIM2_IRQHandler+0x1c36>
							frame=6;
 80021fa:	4b34      	ldr	r3, [pc, #208]	; (80022cc <TIM2_IRQHandler+0x140c>)
 80021fc:	2206      	movs	r2, #6
 80021fe:	701a      	strb	r2, [r3, #0]
							l=0;
 8002200:	4b30      	ldr	r3, [pc, #192]	; (80022c4 <TIM2_IRQHandler+0x1404>)
 8002202:	2200      	movs	r2, #0
 8002204:	701a      	strb	r2, [r3, #0]
						}
						break;
 8002206:	f000 bc76 	b.w	8002af6 <TIM2_IRQHandler+0x1c36>
	case 25:
				for (j=0;j<8;j++){
 800220a:	4b2a      	ldr	r3, [pc, #168]	; (80022b4 <TIM2_IRQHandler+0x13f4>)
 800220c:	2200      	movs	r2, #0
 800220e:	701a      	strb	r2, [r3, #0]
 8002210:	e02a      	b.n	8002268 <TIM2_IRQHandler+0x13a8>
							for (k=0;k<8;k++){
 8002212:	4b29      	ldr	r3, [pc, #164]	; (80022b8 <TIM2_IRQHandler+0x13f8>)
 8002214:	2200      	movs	r2, #0
 8002216:	701a      	strb	r2, [r3, #0]
 8002218:	e01c      	b.n	8002254 <TIM2_IRQHandler+0x1394>
								m1[j][k]=symbolMatrix_Y[j][k];
 800221a:	4b26      	ldr	r3, [pc, #152]	; (80022b4 <TIM2_IRQHandler+0x13f4>)
 800221c:	781b      	ldrb	r3, [r3, #0]
 800221e:	461d      	mov	r5, r3
 8002220:	4b25      	ldr	r3, [pc, #148]	; (80022b8 <TIM2_IRQHandler+0x13f8>)
 8002222:	781b      	ldrb	r3, [r3, #0]
 8002224:	4619      	mov	r1, r3
 8002226:	4b23      	ldr	r3, [pc, #140]	; (80022b4 <TIM2_IRQHandler+0x13f4>)
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	461c      	mov	r4, r3
 800222c:	4b22      	ldr	r3, [pc, #136]	; (80022b8 <TIM2_IRQHandler+0x13f8>)
 800222e:	781b      	ldrb	r3, [r3, #0]
 8002230:	4618      	mov	r0, r3
 8002232:	4a2a      	ldr	r2, [pc, #168]	; (80022dc <TIM2_IRQHandler+0x141c>)
 8002234:	00eb      	lsls	r3, r5, #3
 8002236:	4413      	add	r3, r2
 8002238:	440b      	add	r3, r1
 800223a:	7819      	ldrb	r1, [r3, #0]
 800223c:	4a20      	ldr	r2, [pc, #128]	; (80022c0 <TIM2_IRQHandler+0x1400>)
 800223e:	00e3      	lsls	r3, r4, #3
 8002240:	4413      	add	r3, r2
 8002242:	4403      	add	r3, r0
 8002244:	460a      	mov	r2, r1
 8002246:	701a      	strb	r2, [r3, #0]
							for (k=0;k<8;k++){
 8002248:	4b1b      	ldr	r3, [pc, #108]	; (80022b8 <TIM2_IRQHandler+0x13f8>)
 800224a:	781b      	ldrb	r3, [r3, #0]
 800224c:	3301      	adds	r3, #1
 800224e:	b2da      	uxtb	r2, r3
 8002250:	4b19      	ldr	r3, [pc, #100]	; (80022b8 <TIM2_IRQHandler+0x13f8>)
 8002252:	701a      	strb	r2, [r3, #0]
 8002254:	4b18      	ldr	r3, [pc, #96]	; (80022b8 <TIM2_IRQHandler+0x13f8>)
 8002256:	781b      	ldrb	r3, [r3, #0]
 8002258:	2b07      	cmp	r3, #7
 800225a:	d9de      	bls.n	800221a <TIM2_IRQHandler+0x135a>
				for (j=0;j<8;j++){
 800225c:	4b15      	ldr	r3, [pc, #84]	; (80022b4 <TIM2_IRQHandler+0x13f4>)
 800225e:	781b      	ldrb	r3, [r3, #0]
 8002260:	3301      	adds	r3, #1
 8002262:	b2da      	uxtb	r2, r3
 8002264:	4b13      	ldr	r3, [pc, #76]	; (80022b4 <TIM2_IRQHandler+0x13f4>)
 8002266:	701a      	strb	r2, [r3, #0]
 8002268:	4b12      	ldr	r3, [pc, #72]	; (80022b4 <TIM2_IRQHandler+0x13f4>)
 800226a:	781b      	ldrb	r3, [r3, #0]
 800226c:	2b07      	cmp	r3, #7
 800226e:	d9d0      	bls.n	8002212 <TIM2_IRQHandler+0x1352>
							}
						}
				frame=symboldigit(string[l]);
 8002270:	4b14      	ldr	r3, [pc, #80]	; (80022c4 <TIM2_IRQHandler+0x1404>)
 8002272:	781b      	ldrb	r3, [r3, #0]
 8002274:	461a      	mov	r2, r3
 8002276:	4b14      	ldr	r3, [pc, #80]	; (80022c8 <TIM2_IRQHandler+0x1408>)
 8002278:	5c9b      	ldrb	r3, [r3, r2]
 800227a:	4618      	mov	r0, r3
 800227c:	f7fe f9a2 	bl	80005c4 <symboldigit>
 8002280:	4603      	mov	r3, r0
 8002282:	461a      	mov	r2, r3
 8002284:	4b11      	ldr	r3, [pc, #68]	; (80022cc <TIM2_IRQHandler+0x140c>)
 8002286:	701a      	strb	r2, [r3, #0]
						l++;
 8002288:	4b0e      	ldr	r3, [pc, #56]	; (80022c4 <TIM2_IRQHandler+0x1404>)
 800228a:	781b      	ldrb	r3, [r3, #0]
 800228c:	3301      	adds	r3, #1
 800228e:	b2da      	uxtb	r2, r3
 8002290:	4b0c      	ldr	r3, [pc, #48]	; (80022c4 <TIM2_IRQHandler+0x1404>)
 8002292:	701a      	strb	r2, [r3, #0]
						if(l>strl-1){
 8002294:	4b0b      	ldr	r3, [pc, #44]	; (80022c4 <TIM2_IRQHandler+0x1404>)
 8002296:	781b      	ldrb	r3, [r3, #0]
 8002298:	461a      	mov	r2, r3
 800229a:	4b0d      	ldr	r3, [pc, #52]	; (80022d0 <TIM2_IRQHandler+0x1410>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	429a      	cmp	r2, r3
 80022a0:	f2c0 842b 	blt.w	8002afa <TIM2_IRQHandler+0x1c3a>
							frame=6;
 80022a4:	4b09      	ldr	r3, [pc, #36]	; (80022cc <TIM2_IRQHandler+0x140c>)
 80022a6:	2206      	movs	r2, #6
 80022a8:	701a      	strb	r2, [r3, #0]
							l=0;
 80022aa:	4b06      	ldr	r3, [pc, #24]	; (80022c4 <TIM2_IRQHandler+0x1404>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	701a      	strb	r2, [r3, #0]
						}
						break;
 80022b0:	f000 bc23 	b.w	8002afa <TIM2_IRQHandler+0x1c3a>
 80022b4:	20000994 	.word	0x20000994
 80022b8:	20000995 	.word	0x20000995
 80022bc:	20000588 	.word	0x20000588
 80022c0:	20000008 	.word	0x20000008
 80022c4:	20000997 	.word	0x20000997
 80022c8:	20000b30 	.word	0x20000b30
 80022cc:	20000998 	.word	0x20000998
 80022d0:	20000b50 	.word	0x20000b50
 80022d4:	200005c8 	.word	0x200005c8
 80022d8:	20000608 	.word	0x20000608
 80022dc:	20000648 	.word	0x20000648
	case 26:
				for (j=0;j<8;j++){
 80022e0:	4b81      	ldr	r3, [pc, #516]	; (80024e8 <TIM2_IRQHandler+0x1628>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	701a      	strb	r2, [r3, #0]
 80022e6:	e02a      	b.n	800233e <TIM2_IRQHandler+0x147e>
							for (k=0;k<8;k++){
 80022e8:	4b80      	ldr	r3, [pc, #512]	; (80024ec <TIM2_IRQHandler+0x162c>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	701a      	strb	r2, [r3, #0]
 80022ee:	e01c      	b.n	800232a <TIM2_IRQHandler+0x146a>
								m1[j][k]=symbolMatrix_Z[j][k];
 80022f0:	4b7d      	ldr	r3, [pc, #500]	; (80024e8 <TIM2_IRQHandler+0x1628>)
 80022f2:	781b      	ldrb	r3, [r3, #0]
 80022f4:	461d      	mov	r5, r3
 80022f6:	4b7d      	ldr	r3, [pc, #500]	; (80024ec <TIM2_IRQHandler+0x162c>)
 80022f8:	781b      	ldrb	r3, [r3, #0]
 80022fa:	4619      	mov	r1, r3
 80022fc:	4b7a      	ldr	r3, [pc, #488]	; (80024e8 <TIM2_IRQHandler+0x1628>)
 80022fe:	781b      	ldrb	r3, [r3, #0]
 8002300:	461c      	mov	r4, r3
 8002302:	4b7a      	ldr	r3, [pc, #488]	; (80024ec <TIM2_IRQHandler+0x162c>)
 8002304:	781b      	ldrb	r3, [r3, #0]
 8002306:	4618      	mov	r0, r3
 8002308:	4a79      	ldr	r2, [pc, #484]	; (80024f0 <TIM2_IRQHandler+0x1630>)
 800230a:	00eb      	lsls	r3, r5, #3
 800230c:	4413      	add	r3, r2
 800230e:	440b      	add	r3, r1
 8002310:	7819      	ldrb	r1, [r3, #0]
 8002312:	4a78      	ldr	r2, [pc, #480]	; (80024f4 <TIM2_IRQHandler+0x1634>)
 8002314:	00e3      	lsls	r3, r4, #3
 8002316:	4413      	add	r3, r2
 8002318:	4403      	add	r3, r0
 800231a:	460a      	mov	r2, r1
 800231c:	701a      	strb	r2, [r3, #0]
							for (k=0;k<8;k++){
 800231e:	4b73      	ldr	r3, [pc, #460]	; (80024ec <TIM2_IRQHandler+0x162c>)
 8002320:	781b      	ldrb	r3, [r3, #0]
 8002322:	3301      	adds	r3, #1
 8002324:	b2da      	uxtb	r2, r3
 8002326:	4b71      	ldr	r3, [pc, #452]	; (80024ec <TIM2_IRQHandler+0x162c>)
 8002328:	701a      	strb	r2, [r3, #0]
 800232a:	4b70      	ldr	r3, [pc, #448]	; (80024ec <TIM2_IRQHandler+0x162c>)
 800232c:	781b      	ldrb	r3, [r3, #0]
 800232e:	2b07      	cmp	r3, #7
 8002330:	d9de      	bls.n	80022f0 <TIM2_IRQHandler+0x1430>
				for (j=0;j<8;j++){
 8002332:	4b6d      	ldr	r3, [pc, #436]	; (80024e8 <TIM2_IRQHandler+0x1628>)
 8002334:	781b      	ldrb	r3, [r3, #0]
 8002336:	3301      	adds	r3, #1
 8002338:	b2da      	uxtb	r2, r3
 800233a:	4b6b      	ldr	r3, [pc, #428]	; (80024e8 <TIM2_IRQHandler+0x1628>)
 800233c:	701a      	strb	r2, [r3, #0]
 800233e:	4b6a      	ldr	r3, [pc, #424]	; (80024e8 <TIM2_IRQHandler+0x1628>)
 8002340:	781b      	ldrb	r3, [r3, #0]
 8002342:	2b07      	cmp	r3, #7
 8002344:	d9d0      	bls.n	80022e8 <TIM2_IRQHandler+0x1428>
							}
						}
				frame=symboldigit(string[l]);
 8002346:	4b6c      	ldr	r3, [pc, #432]	; (80024f8 <TIM2_IRQHandler+0x1638>)
 8002348:	781b      	ldrb	r3, [r3, #0]
 800234a:	461a      	mov	r2, r3
 800234c:	4b6b      	ldr	r3, [pc, #428]	; (80024fc <TIM2_IRQHandler+0x163c>)
 800234e:	5c9b      	ldrb	r3, [r3, r2]
 8002350:	4618      	mov	r0, r3
 8002352:	f7fe f937 	bl	80005c4 <symboldigit>
 8002356:	4603      	mov	r3, r0
 8002358:	461a      	mov	r2, r3
 800235a:	4b69      	ldr	r3, [pc, #420]	; (8002500 <TIM2_IRQHandler+0x1640>)
 800235c:	701a      	strb	r2, [r3, #0]
						l++;
 800235e:	4b66      	ldr	r3, [pc, #408]	; (80024f8 <TIM2_IRQHandler+0x1638>)
 8002360:	781b      	ldrb	r3, [r3, #0]
 8002362:	3301      	adds	r3, #1
 8002364:	b2da      	uxtb	r2, r3
 8002366:	4b64      	ldr	r3, [pc, #400]	; (80024f8 <TIM2_IRQHandler+0x1638>)
 8002368:	701a      	strb	r2, [r3, #0]
						if(l>strl-1){
 800236a:	4b63      	ldr	r3, [pc, #396]	; (80024f8 <TIM2_IRQHandler+0x1638>)
 800236c:	781b      	ldrb	r3, [r3, #0]
 800236e:	461a      	mov	r2, r3
 8002370:	4b64      	ldr	r3, [pc, #400]	; (8002504 <TIM2_IRQHandler+0x1644>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	429a      	cmp	r2, r3
 8002376:	f2c0 83c2 	blt.w	8002afe <TIM2_IRQHandler+0x1c3e>
							frame=6;
 800237a:	4b61      	ldr	r3, [pc, #388]	; (8002500 <TIM2_IRQHandler+0x1640>)
 800237c:	2206      	movs	r2, #6
 800237e:	701a      	strb	r2, [r3, #0]
							l=0;
 8002380:	4b5d      	ldr	r3, [pc, #372]	; (80024f8 <TIM2_IRQHandler+0x1638>)
 8002382:	2200      	movs	r2, #0
 8002384:	701a      	strb	r2, [r3, #0]
						}
						break;
 8002386:	e3ba      	b.n	8002afe <TIM2_IRQHandler+0x1c3e>
	case 27:
					for (j=0;j<8;j++){
 8002388:	4b57      	ldr	r3, [pc, #348]	; (80024e8 <TIM2_IRQHandler+0x1628>)
 800238a:	2200      	movs	r2, #0
 800238c:	701a      	strb	r2, [r3, #0]
 800238e:	e02a      	b.n	80023e6 <TIM2_IRQHandler+0x1526>
								for (k=0;k<8;k++){
 8002390:	4b56      	ldr	r3, [pc, #344]	; (80024ec <TIM2_IRQHandler+0x162c>)
 8002392:	2200      	movs	r2, #0
 8002394:	701a      	strb	r2, [r3, #0]
 8002396:	e01c      	b.n	80023d2 <TIM2_IRQHandler+0x1512>
									m1[j][k]=symbolMatrix_0[j][k];
 8002398:	4b53      	ldr	r3, [pc, #332]	; (80024e8 <TIM2_IRQHandler+0x1628>)
 800239a:	781b      	ldrb	r3, [r3, #0]
 800239c:	461d      	mov	r5, r3
 800239e:	4b53      	ldr	r3, [pc, #332]	; (80024ec <TIM2_IRQHandler+0x162c>)
 80023a0:	781b      	ldrb	r3, [r3, #0]
 80023a2:	4619      	mov	r1, r3
 80023a4:	4b50      	ldr	r3, [pc, #320]	; (80024e8 <TIM2_IRQHandler+0x1628>)
 80023a6:	781b      	ldrb	r3, [r3, #0]
 80023a8:	461c      	mov	r4, r3
 80023aa:	4b50      	ldr	r3, [pc, #320]	; (80024ec <TIM2_IRQHandler+0x162c>)
 80023ac:	781b      	ldrb	r3, [r3, #0]
 80023ae:	4618      	mov	r0, r3
 80023b0:	4a55      	ldr	r2, [pc, #340]	; (8002508 <TIM2_IRQHandler+0x1648>)
 80023b2:	00eb      	lsls	r3, r5, #3
 80023b4:	4413      	add	r3, r2
 80023b6:	440b      	add	r3, r1
 80023b8:	7819      	ldrb	r1, [r3, #0]
 80023ba:	4a4e      	ldr	r2, [pc, #312]	; (80024f4 <TIM2_IRQHandler+0x1634>)
 80023bc:	00e3      	lsls	r3, r4, #3
 80023be:	4413      	add	r3, r2
 80023c0:	4403      	add	r3, r0
 80023c2:	460a      	mov	r2, r1
 80023c4:	701a      	strb	r2, [r3, #0]
								for (k=0;k<8;k++){
 80023c6:	4b49      	ldr	r3, [pc, #292]	; (80024ec <TIM2_IRQHandler+0x162c>)
 80023c8:	781b      	ldrb	r3, [r3, #0]
 80023ca:	3301      	adds	r3, #1
 80023cc:	b2da      	uxtb	r2, r3
 80023ce:	4b47      	ldr	r3, [pc, #284]	; (80024ec <TIM2_IRQHandler+0x162c>)
 80023d0:	701a      	strb	r2, [r3, #0]
 80023d2:	4b46      	ldr	r3, [pc, #280]	; (80024ec <TIM2_IRQHandler+0x162c>)
 80023d4:	781b      	ldrb	r3, [r3, #0]
 80023d6:	2b07      	cmp	r3, #7
 80023d8:	d9de      	bls.n	8002398 <TIM2_IRQHandler+0x14d8>
					for (j=0;j<8;j++){
 80023da:	4b43      	ldr	r3, [pc, #268]	; (80024e8 <TIM2_IRQHandler+0x1628>)
 80023dc:	781b      	ldrb	r3, [r3, #0]
 80023de:	3301      	adds	r3, #1
 80023e0:	b2da      	uxtb	r2, r3
 80023e2:	4b41      	ldr	r3, [pc, #260]	; (80024e8 <TIM2_IRQHandler+0x1628>)
 80023e4:	701a      	strb	r2, [r3, #0]
 80023e6:	4b40      	ldr	r3, [pc, #256]	; (80024e8 <TIM2_IRQHandler+0x1628>)
 80023e8:	781b      	ldrb	r3, [r3, #0]
 80023ea:	2b07      	cmp	r3, #7
 80023ec:	d9d0      	bls.n	8002390 <TIM2_IRQHandler+0x14d0>
								}
							}
					frame=symboldigit(string[l]);
 80023ee:	4b42      	ldr	r3, [pc, #264]	; (80024f8 <TIM2_IRQHandler+0x1638>)
 80023f0:	781b      	ldrb	r3, [r3, #0]
 80023f2:	461a      	mov	r2, r3
 80023f4:	4b41      	ldr	r3, [pc, #260]	; (80024fc <TIM2_IRQHandler+0x163c>)
 80023f6:	5c9b      	ldrb	r3, [r3, r2]
 80023f8:	4618      	mov	r0, r3
 80023fa:	f7fe f8e3 	bl	80005c4 <symboldigit>
 80023fe:	4603      	mov	r3, r0
 8002400:	461a      	mov	r2, r3
 8002402:	4b3f      	ldr	r3, [pc, #252]	; (8002500 <TIM2_IRQHandler+0x1640>)
 8002404:	701a      	strb	r2, [r3, #0]
							l++;
 8002406:	4b3c      	ldr	r3, [pc, #240]	; (80024f8 <TIM2_IRQHandler+0x1638>)
 8002408:	781b      	ldrb	r3, [r3, #0]
 800240a:	3301      	adds	r3, #1
 800240c:	b2da      	uxtb	r2, r3
 800240e:	4b3a      	ldr	r3, [pc, #232]	; (80024f8 <TIM2_IRQHandler+0x1638>)
 8002410:	701a      	strb	r2, [r3, #0]
							if(l>strl-1){
 8002412:	4b39      	ldr	r3, [pc, #228]	; (80024f8 <TIM2_IRQHandler+0x1638>)
 8002414:	781b      	ldrb	r3, [r3, #0]
 8002416:	461a      	mov	r2, r3
 8002418:	4b3a      	ldr	r3, [pc, #232]	; (8002504 <TIM2_IRQHandler+0x1644>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	429a      	cmp	r2, r3
 800241e:	f2c0 8370 	blt.w	8002b02 <TIM2_IRQHandler+0x1c42>
								frame=6;
 8002422:	4b37      	ldr	r3, [pc, #220]	; (8002500 <TIM2_IRQHandler+0x1640>)
 8002424:	2206      	movs	r2, #6
 8002426:	701a      	strb	r2, [r3, #0]
								l=0;
 8002428:	4b33      	ldr	r3, [pc, #204]	; (80024f8 <TIM2_IRQHandler+0x1638>)
 800242a:	2200      	movs	r2, #0
 800242c:	701a      	strb	r2, [r3, #0]
							}
							break;
 800242e:	e368      	b.n	8002b02 <TIM2_IRQHandler+0x1c42>
	case 28:
					for (j=0;j<8;j++){
 8002430:	4b2d      	ldr	r3, [pc, #180]	; (80024e8 <TIM2_IRQHandler+0x1628>)
 8002432:	2200      	movs	r2, #0
 8002434:	701a      	strb	r2, [r3, #0]
 8002436:	e02a      	b.n	800248e <TIM2_IRQHandler+0x15ce>
								for (k=0;k<8;k++){
 8002438:	4b2c      	ldr	r3, [pc, #176]	; (80024ec <TIM2_IRQHandler+0x162c>)
 800243a:	2200      	movs	r2, #0
 800243c:	701a      	strb	r2, [r3, #0]
 800243e:	e01c      	b.n	800247a <TIM2_IRQHandler+0x15ba>
									m1[j][k]=symbolMatrix_1[j][k];
 8002440:	4b29      	ldr	r3, [pc, #164]	; (80024e8 <TIM2_IRQHandler+0x1628>)
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	461d      	mov	r5, r3
 8002446:	4b29      	ldr	r3, [pc, #164]	; (80024ec <TIM2_IRQHandler+0x162c>)
 8002448:	781b      	ldrb	r3, [r3, #0]
 800244a:	4619      	mov	r1, r3
 800244c:	4b26      	ldr	r3, [pc, #152]	; (80024e8 <TIM2_IRQHandler+0x1628>)
 800244e:	781b      	ldrb	r3, [r3, #0]
 8002450:	461c      	mov	r4, r3
 8002452:	4b26      	ldr	r3, [pc, #152]	; (80024ec <TIM2_IRQHandler+0x162c>)
 8002454:	781b      	ldrb	r3, [r3, #0]
 8002456:	4618      	mov	r0, r3
 8002458:	4a2c      	ldr	r2, [pc, #176]	; (800250c <TIM2_IRQHandler+0x164c>)
 800245a:	00eb      	lsls	r3, r5, #3
 800245c:	4413      	add	r3, r2
 800245e:	440b      	add	r3, r1
 8002460:	7819      	ldrb	r1, [r3, #0]
 8002462:	4a24      	ldr	r2, [pc, #144]	; (80024f4 <TIM2_IRQHandler+0x1634>)
 8002464:	00e3      	lsls	r3, r4, #3
 8002466:	4413      	add	r3, r2
 8002468:	4403      	add	r3, r0
 800246a:	460a      	mov	r2, r1
 800246c:	701a      	strb	r2, [r3, #0]
								for (k=0;k<8;k++){
 800246e:	4b1f      	ldr	r3, [pc, #124]	; (80024ec <TIM2_IRQHandler+0x162c>)
 8002470:	781b      	ldrb	r3, [r3, #0]
 8002472:	3301      	adds	r3, #1
 8002474:	b2da      	uxtb	r2, r3
 8002476:	4b1d      	ldr	r3, [pc, #116]	; (80024ec <TIM2_IRQHandler+0x162c>)
 8002478:	701a      	strb	r2, [r3, #0]
 800247a:	4b1c      	ldr	r3, [pc, #112]	; (80024ec <TIM2_IRQHandler+0x162c>)
 800247c:	781b      	ldrb	r3, [r3, #0]
 800247e:	2b07      	cmp	r3, #7
 8002480:	d9de      	bls.n	8002440 <TIM2_IRQHandler+0x1580>
					for (j=0;j<8;j++){
 8002482:	4b19      	ldr	r3, [pc, #100]	; (80024e8 <TIM2_IRQHandler+0x1628>)
 8002484:	781b      	ldrb	r3, [r3, #0]
 8002486:	3301      	adds	r3, #1
 8002488:	b2da      	uxtb	r2, r3
 800248a:	4b17      	ldr	r3, [pc, #92]	; (80024e8 <TIM2_IRQHandler+0x1628>)
 800248c:	701a      	strb	r2, [r3, #0]
 800248e:	4b16      	ldr	r3, [pc, #88]	; (80024e8 <TIM2_IRQHandler+0x1628>)
 8002490:	781b      	ldrb	r3, [r3, #0]
 8002492:	2b07      	cmp	r3, #7
 8002494:	d9d0      	bls.n	8002438 <TIM2_IRQHandler+0x1578>
								}
							}
					frame=symboldigit(string[l]);
 8002496:	4b18      	ldr	r3, [pc, #96]	; (80024f8 <TIM2_IRQHandler+0x1638>)
 8002498:	781b      	ldrb	r3, [r3, #0]
 800249a:	461a      	mov	r2, r3
 800249c:	4b17      	ldr	r3, [pc, #92]	; (80024fc <TIM2_IRQHandler+0x163c>)
 800249e:	5c9b      	ldrb	r3, [r3, r2]
 80024a0:	4618      	mov	r0, r3
 80024a2:	f7fe f88f 	bl	80005c4 <symboldigit>
 80024a6:	4603      	mov	r3, r0
 80024a8:	461a      	mov	r2, r3
 80024aa:	4b15      	ldr	r3, [pc, #84]	; (8002500 <TIM2_IRQHandler+0x1640>)
 80024ac:	701a      	strb	r2, [r3, #0]
							l++;
 80024ae:	4b12      	ldr	r3, [pc, #72]	; (80024f8 <TIM2_IRQHandler+0x1638>)
 80024b0:	781b      	ldrb	r3, [r3, #0]
 80024b2:	3301      	adds	r3, #1
 80024b4:	b2da      	uxtb	r2, r3
 80024b6:	4b10      	ldr	r3, [pc, #64]	; (80024f8 <TIM2_IRQHandler+0x1638>)
 80024b8:	701a      	strb	r2, [r3, #0]
							if(l>strl-1){
 80024ba:	4b0f      	ldr	r3, [pc, #60]	; (80024f8 <TIM2_IRQHandler+0x1638>)
 80024bc:	781b      	ldrb	r3, [r3, #0]
 80024be:	461a      	mov	r2, r3
 80024c0:	4b10      	ldr	r3, [pc, #64]	; (8002504 <TIM2_IRQHandler+0x1644>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	429a      	cmp	r2, r3
 80024c6:	f2c0 831e 	blt.w	8002b06 <TIM2_IRQHandler+0x1c46>
								frame=6;
 80024ca:	4b0d      	ldr	r3, [pc, #52]	; (8002500 <TIM2_IRQHandler+0x1640>)
 80024cc:	2206      	movs	r2, #6
 80024ce:	701a      	strb	r2, [r3, #0]
								l=0;
 80024d0:	4b09      	ldr	r3, [pc, #36]	; (80024f8 <TIM2_IRQHandler+0x1638>)
 80024d2:	2200      	movs	r2, #0
 80024d4:	701a      	strb	r2, [r3, #0]
							}
							break;
 80024d6:	e316      	b.n	8002b06 <TIM2_IRQHandler+0x1c46>
	case 29:
					for (j=0;j<8;j++){
 80024d8:	4b03      	ldr	r3, [pc, #12]	; (80024e8 <TIM2_IRQHandler+0x1628>)
 80024da:	2200      	movs	r2, #0
 80024dc:	701a      	strb	r2, [r3, #0]
 80024de:	e03e      	b.n	800255e <TIM2_IRQHandler+0x169e>
								for (k=0;k<8;k++){
 80024e0:	4b02      	ldr	r3, [pc, #8]	; (80024ec <TIM2_IRQHandler+0x162c>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	701a      	strb	r2, [r3, #0]
 80024e6:	e030      	b.n	800254a <TIM2_IRQHandler+0x168a>
 80024e8:	20000994 	.word	0x20000994
 80024ec:	20000995 	.word	0x20000995
 80024f0:	20000688 	.word	0x20000688
 80024f4:	20000008 	.word	0x20000008
 80024f8:	20000997 	.word	0x20000997
 80024fc:	20000b30 	.word	0x20000b30
 8002500:	20000998 	.word	0x20000998
 8002504:	20000b50 	.word	0x20000b50
 8002508:	200006c8 	.word	0x200006c8
 800250c:	20000708 	.word	0x20000708
									m1[j][k]=symbolMatrix_2[j][k];
 8002510:	4ba3      	ldr	r3, [pc, #652]	; (80027a0 <TIM2_IRQHandler+0x18e0>)
 8002512:	781b      	ldrb	r3, [r3, #0]
 8002514:	461d      	mov	r5, r3
 8002516:	4ba3      	ldr	r3, [pc, #652]	; (80027a4 <TIM2_IRQHandler+0x18e4>)
 8002518:	781b      	ldrb	r3, [r3, #0]
 800251a:	4619      	mov	r1, r3
 800251c:	4ba0      	ldr	r3, [pc, #640]	; (80027a0 <TIM2_IRQHandler+0x18e0>)
 800251e:	781b      	ldrb	r3, [r3, #0]
 8002520:	461c      	mov	r4, r3
 8002522:	4ba0      	ldr	r3, [pc, #640]	; (80027a4 <TIM2_IRQHandler+0x18e4>)
 8002524:	781b      	ldrb	r3, [r3, #0]
 8002526:	4618      	mov	r0, r3
 8002528:	4a9f      	ldr	r2, [pc, #636]	; (80027a8 <TIM2_IRQHandler+0x18e8>)
 800252a:	00eb      	lsls	r3, r5, #3
 800252c:	4413      	add	r3, r2
 800252e:	440b      	add	r3, r1
 8002530:	7819      	ldrb	r1, [r3, #0]
 8002532:	4a9e      	ldr	r2, [pc, #632]	; (80027ac <TIM2_IRQHandler+0x18ec>)
 8002534:	00e3      	lsls	r3, r4, #3
 8002536:	4413      	add	r3, r2
 8002538:	4403      	add	r3, r0
 800253a:	460a      	mov	r2, r1
 800253c:	701a      	strb	r2, [r3, #0]
								for (k=0;k<8;k++){
 800253e:	4b99      	ldr	r3, [pc, #612]	; (80027a4 <TIM2_IRQHandler+0x18e4>)
 8002540:	781b      	ldrb	r3, [r3, #0]
 8002542:	3301      	adds	r3, #1
 8002544:	b2da      	uxtb	r2, r3
 8002546:	4b97      	ldr	r3, [pc, #604]	; (80027a4 <TIM2_IRQHandler+0x18e4>)
 8002548:	701a      	strb	r2, [r3, #0]
 800254a:	4b96      	ldr	r3, [pc, #600]	; (80027a4 <TIM2_IRQHandler+0x18e4>)
 800254c:	781b      	ldrb	r3, [r3, #0]
 800254e:	2b07      	cmp	r3, #7
 8002550:	d9de      	bls.n	8002510 <TIM2_IRQHandler+0x1650>
					for (j=0;j<8;j++){
 8002552:	4b93      	ldr	r3, [pc, #588]	; (80027a0 <TIM2_IRQHandler+0x18e0>)
 8002554:	781b      	ldrb	r3, [r3, #0]
 8002556:	3301      	adds	r3, #1
 8002558:	b2da      	uxtb	r2, r3
 800255a:	4b91      	ldr	r3, [pc, #580]	; (80027a0 <TIM2_IRQHandler+0x18e0>)
 800255c:	701a      	strb	r2, [r3, #0]
 800255e:	4b90      	ldr	r3, [pc, #576]	; (80027a0 <TIM2_IRQHandler+0x18e0>)
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	2b07      	cmp	r3, #7
 8002564:	d9bc      	bls.n	80024e0 <TIM2_IRQHandler+0x1620>
								}
							}
					frame=symboldigit(string[l]);
 8002566:	4b92      	ldr	r3, [pc, #584]	; (80027b0 <TIM2_IRQHandler+0x18f0>)
 8002568:	781b      	ldrb	r3, [r3, #0]
 800256a:	461a      	mov	r2, r3
 800256c:	4b91      	ldr	r3, [pc, #580]	; (80027b4 <TIM2_IRQHandler+0x18f4>)
 800256e:	5c9b      	ldrb	r3, [r3, r2]
 8002570:	4618      	mov	r0, r3
 8002572:	f7fe f827 	bl	80005c4 <symboldigit>
 8002576:	4603      	mov	r3, r0
 8002578:	461a      	mov	r2, r3
 800257a:	4b8f      	ldr	r3, [pc, #572]	; (80027b8 <TIM2_IRQHandler+0x18f8>)
 800257c:	701a      	strb	r2, [r3, #0]
							l++;
 800257e:	4b8c      	ldr	r3, [pc, #560]	; (80027b0 <TIM2_IRQHandler+0x18f0>)
 8002580:	781b      	ldrb	r3, [r3, #0]
 8002582:	3301      	adds	r3, #1
 8002584:	b2da      	uxtb	r2, r3
 8002586:	4b8a      	ldr	r3, [pc, #552]	; (80027b0 <TIM2_IRQHandler+0x18f0>)
 8002588:	701a      	strb	r2, [r3, #0]
							if(l>strl-1){
 800258a:	4b89      	ldr	r3, [pc, #548]	; (80027b0 <TIM2_IRQHandler+0x18f0>)
 800258c:	781b      	ldrb	r3, [r3, #0]
 800258e:	461a      	mov	r2, r3
 8002590:	4b8a      	ldr	r3, [pc, #552]	; (80027bc <TIM2_IRQHandler+0x18fc>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	429a      	cmp	r2, r3
 8002596:	f2c0 82b8 	blt.w	8002b0a <TIM2_IRQHandler+0x1c4a>
								frame=6;
 800259a:	4b87      	ldr	r3, [pc, #540]	; (80027b8 <TIM2_IRQHandler+0x18f8>)
 800259c:	2206      	movs	r2, #6
 800259e:	701a      	strb	r2, [r3, #0]
								l=0;
 80025a0:	4b83      	ldr	r3, [pc, #524]	; (80027b0 <TIM2_IRQHandler+0x18f0>)
 80025a2:	2200      	movs	r2, #0
 80025a4:	701a      	strb	r2, [r3, #0]
							}
							break;
 80025a6:	e2b0      	b.n	8002b0a <TIM2_IRQHandler+0x1c4a>
	case 30:
					for (j=0;j<8;j++){
 80025a8:	4b7d      	ldr	r3, [pc, #500]	; (80027a0 <TIM2_IRQHandler+0x18e0>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	701a      	strb	r2, [r3, #0]
 80025ae:	e02a      	b.n	8002606 <TIM2_IRQHandler+0x1746>
								for (k=0;k<8;k++){
 80025b0:	4b7c      	ldr	r3, [pc, #496]	; (80027a4 <TIM2_IRQHandler+0x18e4>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	701a      	strb	r2, [r3, #0]
 80025b6:	e01c      	b.n	80025f2 <TIM2_IRQHandler+0x1732>
									m1[j][k]=symbolMatrix_3[j][k];
 80025b8:	4b79      	ldr	r3, [pc, #484]	; (80027a0 <TIM2_IRQHandler+0x18e0>)
 80025ba:	781b      	ldrb	r3, [r3, #0]
 80025bc:	461d      	mov	r5, r3
 80025be:	4b79      	ldr	r3, [pc, #484]	; (80027a4 <TIM2_IRQHandler+0x18e4>)
 80025c0:	781b      	ldrb	r3, [r3, #0]
 80025c2:	4619      	mov	r1, r3
 80025c4:	4b76      	ldr	r3, [pc, #472]	; (80027a0 <TIM2_IRQHandler+0x18e0>)
 80025c6:	781b      	ldrb	r3, [r3, #0]
 80025c8:	461c      	mov	r4, r3
 80025ca:	4b76      	ldr	r3, [pc, #472]	; (80027a4 <TIM2_IRQHandler+0x18e4>)
 80025cc:	781b      	ldrb	r3, [r3, #0]
 80025ce:	4618      	mov	r0, r3
 80025d0:	4a7b      	ldr	r2, [pc, #492]	; (80027c0 <TIM2_IRQHandler+0x1900>)
 80025d2:	00eb      	lsls	r3, r5, #3
 80025d4:	4413      	add	r3, r2
 80025d6:	440b      	add	r3, r1
 80025d8:	7819      	ldrb	r1, [r3, #0]
 80025da:	4a74      	ldr	r2, [pc, #464]	; (80027ac <TIM2_IRQHandler+0x18ec>)
 80025dc:	00e3      	lsls	r3, r4, #3
 80025de:	4413      	add	r3, r2
 80025e0:	4403      	add	r3, r0
 80025e2:	460a      	mov	r2, r1
 80025e4:	701a      	strb	r2, [r3, #0]
								for (k=0;k<8;k++){
 80025e6:	4b6f      	ldr	r3, [pc, #444]	; (80027a4 <TIM2_IRQHandler+0x18e4>)
 80025e8:	781b      	ldrb	r3, [r3, #0]
 80025ea:	3301      	adds	r3, #1
 80025ec:	b2da      	uxtb	r2, r3
 80025ee:	4b6d      	ldr	r3, [pc, #436]	; (80027a4 <TIM2_IRQHandler+0x18e4>)
 80025f0:	701a      	strb	r2, [r3, #0]
 80025f2:	4b6c      	ldr	r3, [pc, #432]	; (80027a4 <TIM2_IRQHandler+0x18e4>)
 80025f4:	781b      	ldrb	r3, [r3, #0]
 80025f6:	2b07      	cmp	r3, #7
 80025f8:	d9de      	bls.n	80025b8 <TIM2_IRQHandler+0x16f8>
					for (j=0;j<8;j++){
 80025fa:	4b69      	ldr	r3, [pc, #420]	; (80027a0 <TIM2_IRQHandler+0x18e0>)
 80025fc:	781b      	ldrb	r3, [r3, #0]
 80025fe:	3301      	adds	r3, #1
 8002600:	b2da      	uxtb	r2, r3
 8002602:	4b67      	ldr	r3, [pc, #412]	; (80027a0 <TIM2_IRQHandler+0x18e0>)
 8002604:	701a      	strb	r2, [r3, #0]
 8002606:	4b66      	ldr	r3, [pc, #408]	; (80027a0 <TIM2_IRQHandler+0x18e0>)
 8002608:	781b      	ldrb	r3, [r3, #0]
 800260a:	2b07      	cmp	r3, #7
 800260c:	d9d0      	bls.n	80025b0 <TIM2_IRQHandler+0x16f0>
								}
							}
					frame=symboldigit(string[l]);
 800260e:	4b68      	ldr	r3, [pc, #416]	; (80027b0 <TIM2_IRQHandler+0x18f0>)
 8002610:	781b      	ldrb	r3, [r3, #0]
 8002612:	461a      	mov	r2, r3
 8002614:	4b67      	ldr	r3, [pc, #412]	; (80027b4 <TIM2_IRQHandler+0x18f4>)
 8002616:	5c9b      	ldrb	r3, [r3, r2]
 8002618:	4618      	mov	r0, r3
 800261a:	f7fd ffd3 	bl	80005c4 <symboldigit>
 800261e:	4603      	mov	r3, r0
 8002620:	461a      	mov	r2, r3
 8002622:	4b65      	ldr	r3, [pc, #404]	; (80027b8 <TIM2_IRQHandler+0x18f8>)
 8002624:	701a      	strb	r2, [r3, #0]
							l++;
 8002626:	4b62      	ldr	r3, [pc, #392]	; (80027b0 <TIM2_IRQHandler+0x18f0>)
 8002628:	781b      	ldrb	r3, [r3, #0]
 800262a:	3301      	adds	r3, #1
 800262c:	b2da      	uxtb	r2, r3
 800262e:	4b60      	ldr	r3, [pc, #384]	; (80027b0 <TIM2_IRQHandler+0x18f0>)
 8002630:	701a      	strb	r2, [r3, #0]
							if(l>strl-1){
 8002632:	4b5f      	ldr	r3, [pc, #380]	; (80027b0 <TIM2_IRQHandler+0x18f0>)
 8002634:	781b      	ldrb	r3, [r3, #0]
 8002636:	461a      	mov	r2, r3
 8002638:	4b60      	ldr	r3, [pc, #384]	; (80027bc <TIM2_IRQHandler+0x18fc>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	429a      	cmp	r2, r3
 800263e:	f2c0 8266 	blt.w	8002b0e <TIM2_IRQHandler+0x1c4e>
								frame=6;
 8002642:	4b5d      	ldr	r3, [pc, #372]	; (80027b8 <TIM2_IRQHandler+0x18f8>)
 8002644:	2206      	movs	r2, #6
 8002646:	701a      	strb	r2, [r3, #0]
								l=0;
 8002648:	4b59      	ldr	r3, [pc, #356]	; (80027b0 <TIM2_IRQHandler+0x18f0>)
 800264a:	2200      	movs	r2, #0
 800264c:	701a      	strb	r2, [r3, #0]
							}
							break;
 800264e:	e25e      	b.n	8002b0e <TIM2_IRQHandler+0x1c4e>
	case 31:
					for (j=0;j<8;j++){
 8002650:	4b53      	ldr	r3, [pc, #332]	; (80027a0 <TIM2_IRQHandler+0x18e0>)
 8002652:	2200      	movs	r2, #0
 8002654:	701a      	strb	r2, [r3, #0]
 8002656:	e02a      	b.n	80026ae <TIM2_IRQHandler+0x17ee>
								for (k=0;k<8;k++){
 8002658:	4b52      	ldr	r3, [pc, #328]	; (80027a4 <TIM2_IRQHandler+0x18e4>)
 800265a:	2200      	movs	r2, #0
 800265c:	701a      	strb	r2, [r3, #0]
 800265e:	e01c      	b.n	800269a <TIM2_IRQHandler+0x17da>
									m1[j][k]=symbolMatrix_4[j][k];
 8002660:	4b4f      	ldr	r3, [pc, #316]	; (80027a0 <TIM2_IRQHandler+0x18e0>)
 8002662:	781b      	ldrb	r3, [r3, #0]
 8002664:	461d      	mov	r5, r3
 8002666:	4b4f      	ldr	r3, [pc, #316]	; (80027a4 <TIM2_IRQHandler+0x18e4>)
 8002668:	781b      	ldrb	r3, [r3, #0]
 800266a:	4619      	mov	r1, r3
 800266c:	4b4c      	ldr	r3, [pc, #304]	; (80027a0 <TIM2_IRQHandler+0x18e0>)
 800266e:	781b      	ldrb	r3, [r3, #0]
 8002670:	461c      	mov	r4, r3
 8002672:	4b4c      	ldr	r3, [pc, #304]	; (80027a4 <TIM2_IRQHandler+0x18e4>)
 8002674:	781b      	ldrb	r3, [r3, #0]
 8002676:	4618      	mov	r0, r3
 8002678:	4a52      	ldr	r2, [pc, #328]	; (80027c4 <TIM2_IRQHandler+0x1904>)
 800267a:	00eb      	lsls	r3, r5, #3
 800267c:	4413      	add	r3, r2
 800267e:	440b      	add	r3, r1
 8002680:	7819      	ldrb	r1, [r3, #0]
 8002682:	4a4a      	ldr	r2, [pc, #296]	; (80027ac <TIM2_IRQHandler+0x18ec>)
 8002684:	00e3      	lsls	r3, r4, #3
 8002686:	4413      	add	r3, r2
 8002688:	4403      	add	r3, r0
 800268a:	460a      	mov	r2, r1
 800268c:	701a      	strb	r2, [r3, #0]
								for (k=0;k<8;k++){
 800268e:	4b45      	ldr	r3, [pc, #276]	; (80027a4 <TIM2_IRQHandler+0x18e4>)
 8002690:	781b      	ldrb	r3, [r3, #0]
 8002692:	3301      	adds	r3, #1
 8002694:	b2da      	uxtb	r2, r3
 8002696:	4b43      	ldr	r3, [pc, #268]	; (80027a4 <TIM2_IRQHandler+0x18e4>)
 8002698:	701a      	strb	r2, [r3, #0]
 800269a:	4b42      	ldr	r3, [pc, #264]	; (80027a4 <TIM2_IRQHandler+0x18e4>)
 800269c:	781b      	ldrb	r3, [r3, #0]
 800269e:	2b07      	cmp	r3, #7
 80026a0:	d9de      	bls.n	8002660 <TIM2_IRQHandler+0x17a0>
					for (j=0;j<8;j++){
 80026a2:	4b3f      	ldr	r3, [pc, #252]	; (80027a0 <TIM2_IRQHandler+0x18e0>)
 80026a4:	781b      	ldrb	r3, [r3, #0]
 80026a6:	3301      	adds	r3, #1
 80026a8:	b2da      	uxtb	r2, r3
 80026aa:	4b3d      	ldr	r3, [pc, #244]	; (80027a0 <TIM2_IRQHandler+0x18e0>)
 80026ac:	701a      	strb	r2, [r3, #0]
 80026ae:	4b3c      	ldr	r3, [pc, #240]	; (80027a0 <TIM2_IRQHandler+0x18e0>)
 80026b0:	781b      	ldrb	r3, [r3, #0]
 80026b2:	2b07      	cmp	r3, #7
 80026b4:	d9d0      	bls.n	8002658 <TIM2_IRQHandler+0x1798>
								}
							}
					frame=symboldigit(string[l]);
 80026b6:	4b3e      	ldr	r3, [pc, #248]	; (80027b0 <TIM2_IRQHandler+0x18f0>)
 80026b8:	781b      	ldrb	r3, [r3, #0]
 80026ba:	461a      	mov	r2, r3
 80026bc:	4b3d      	ldr	r3, [pc, #244]	; (80027b4 <TIM2_IRQHandler+0x18f4>)
 80026be:	5c9b      	ldrb	r3, [r3, r2]
 80026c0:	4618      	mov	r0, r3
 80026c2:	f7fd ff7f 	bl	80005c4 <symboldigit>
 80026c6:	4603      	mov	r3, r0
 80026c8:	461a      	mov	r2, r3
 80026ca:	4b3b      	ldr	r3, [pc, #236]	; (80027b8 <TIM2_IRQHandler+0x18f8>)
 80026cc:	701a      	strb	r2, [r3, #0]
							l++;
 80026ce:	4b38      	ldr	r3, [pc, #224]	; (80027b0 <TIM2_IRQHandler+0x18f0>)
 80026d0:	781b      	ldrb	r3, [r3, #0]
 80026d2:	3301      	adds	r3, #1
 80026d4:	b2da      	uxtb	r2, r3
 80026d6:	4b36      	ldr	r3, [pc, #216]	; (80027b0 <TIM2_IRQHandler+0x18f0>)
 80026d8:	701a      	strb	r2, [r3, #0]
							if(l>strl-1){
 80026da:	4b35      	ldr	r3, [pc, #212]	; (80027b0 <TIM2_IRQHandler+0x18f0>)
 80026dc:	781b      	ldrb	r3, [r3, #0]
 80026de:	461a      	mov	r2, r3
 80026e0:	4b36      	ldr	r3, [pc, #216]	; (80027bc <TIM2_IRQHandler+0x18fc>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	429a      	cmp	r2, r3
 80026e6:	f2c0 8214 	blt.w	8002b12 <TIM2_IRQHandler+0x1c52>
								frame=6;
 80026ea:	4b33      	ldr	r3, [pc, #204]	; (80027b8 <TIM2_IRQHandler+0x18f8>)
 80026ec:	2206      	movs	r2, #6
 80026ee:	701a      	strb	r2, [r3, #0]
								l=0;
 80026f0:	4b2f      	ldr	r3, [pc, #188]	; (80027b0 <TIM2_IRQHandler+0x18f0>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	701a      	strb	r2, [r3, #0]
							}
							break;
 80026f6:	e20c      	b.n	8002b12 <TIM2_IRQHandler+0x1c52>
	case 32:
					for (j=0;j<8;j++){
 80026f8:	4b29      	ldr	r3, [pc, #164]	; (80027a0 <TIM2_IRQHandler+0x18e0>)
 80026fa:	2200      	movs	r2, #0
 80026fc:	701a      	strb	r2, [r3, #0]
 80026fe:	e02a      	b.n	8002756 <TIM2_IRQHandler+0x1896>
								for (k=0;k<8;k++){
 8002700:	4b28      	ldr	r3, [pc, #160]	; (80027a4 <TIM2_IRQHandler+0x18e4>)
 8002702:	2200      	movs	r2, #0
 8002704:	701a      	strb	r2, [r3, #0]
 8002706:	e01c      	b.n	8002742 <TIM2_IRQHandler+0x1882>
									m1[j][k]=symbolMatrix_5[j][k];
 8002708:	4b25      	ldr	r3, [pc, #148]	; (80027a0 <TIM2_IRQHandler+0x18e0>)
 800270a:	781b      	ldrb	r3, [r3, #0]
 800270c:	461d      	mov	r5, r3
 800270e:	4b25      	ldr	r3, [pc, #148]	; (80027a4 <TIM2_IRQHandler+0x18e4>)
 8002710:	781b      	ldrb	r3, [r3, #0]
 8002712:	4619      	mov	r1, r3
 8002714:	4b22      	ldr	r3, [pc, #136]	; (80027a0 <TIM2_IRQHandler+0x18e0>)
 8002716:	781b      	ldrb	r3, [r3, #0]
 8002718:	461c      	mov	r4, r3
 800271a:	4b22      	ldr	r3, [pc, #136]	; (80027a4 <TIM2_IRQHandler+0x18e4>)
 800271c:	781b      	ldrb	r3, [r3, #0]
 800271e:	4618      	mov	r0, r3
 8002720:	4a29      	ldr	r2, [pc, #164]	; (80027c8 <TIM2_IRQHandler+0x1908>)
 8002722:	00eb      	lsls	r3, r5, #3
 8002724:	4413      	add	r3, r2
 8002726:	440b      	add	r3, r1
 8002728:	7819      	ldrb	r1, [r3, #0]
 800272a:	4a20      	ldr	r2, [pc, #128]	; (80027ac <TIM2_IRQHandler+0x18ec>)
 800272c:	00e3      	lsls	r3, r4, #3
 800272e:	4413      	add	r3, r2
 8002730:	4403      	add	r3, r0
 8002732:	460a      	mov	r2, r1
 8002734:	701a      	strb	r2, [r3, #0]
								for (k=0;k<8;k++){
 8002736:	4b1b      	ldr	r3, [pc, #108]	; (80027a4 <TIM2_IRQHandler+0x18e4>)
 8002738:	781b      	ldrb	r3, [r3, #0]
 800273a:	3301      	adds	r3, #1
 800273c:	b2da      	uxtb	r2, r3
 800273e:	4b19      	ldr	r3, [pc, #100]	; (80027a4 <TIM2_IRQHandler+0x18e4>)
 8002740:	701a      	strb	r2, [r3, #0]
 8002742:	4b18      	ldr	r3, [pc, #96]	; (80027a4 <TIM2_IRQHandler+0x18e4>)
 8002744:	781b      	ldrb	r3, [r3, #0]
 8002746:	2b07      	cmp	r3, #7
 8002748:	d9de      	bls.n	8002708 <TIM2_IRQHandler+0x1848>
					for (j=0;j<8;j++){
 800274a:	4b15      	ldr	r3, [pc, #84]	; (80027a0 <TIM2_IRQHandler+0x18e0>)
 800274c:	781b      	ldrb	r3, [r3, #0]
 800274e:	3301      	adds	r3, #1
 8002750:	b2da      	uxtb	r2, r3
 8002752:	4b13      	ldr	r3, [pc, #76]	; (80027a0 <TIM2_IRQHandler+0x18e0>)
 8002754:	701a      	strb	r2, [r3, #0]
 8002756:	4b12      	ldr	r3, [pc, #72]	; (80027a0 <TIM2_IRQHandler+0x18e0>)
 8002758:	781b      	ldrb	r3, [r3, #0]
 800275a:	2b07      	cmp	r3, #7
 800275c:	d9d0      	bls.n	8002700 <TIM2_IRQHandler+0x1840>
								}
							}
					frame=symboldigit(string[l]);
 800275e:	4b14      	ldr	r3, [pc, #80]	; (80027b0 <TIM2_IRQHandler+0x18f0>)
 8002760:	781b      	ldrb	r3, [r3, #0]
 8002762:	461a      	mov	r2, r3
 8002764:	4b13      	ldr	r3, [pc, #76]	; (80027b4 <TIM2_IRQHandler+0x18f4>)
 8002766:	5c9b      	ldrb	r3, [r3, r2]
 8002768:	4618      	mov	r0, r3
 800276a:	f7fd ff2b 	bl	80005c4 <symboldigit>
 800276e:	4603      	mov	r3, r0
 8002770:	461a      	mov	r2, r3
 8002772:	4b11      	ldr	r3, [pc, #68]	; (80027b8 <TIM2_IRQHandler+0x18f8>)
 8002774:	701a      	strb	r2, [r3, #0]
							l++;
 8002776:	4b0e      	ldr	r3, [pc, #56]	; (80027b0 <TIM2_IRQHandler+0x18f0>)
 8002778:	781b      	ldrb	r3, [r3, #0]
 800277a:	3301      	adds	r3, #1
 800277c:	b2da      	uxtb	r2, r3
 800277e:	4b0c      	ldr	r3, [pc, #48]	; (80027b0 <TIM2_IRQHandler+0x18f0>)
 8002780:	701a      	strb	r2, [r3, #0]
							if(l>strl-1){
 8002782:	4b0b      	ldr	r3, [pc, #44]	; (80027b0 <TIM2_IRQHandler+0x18f0>)
 8002784:	781b      	ldrb	r3, [r3, #0]
 8002786:	461a      	mov	r2, r3
 8002788:	4b0c      	ldr	r3, [pc, #48]	; (80027bc <TIM2_IRQHandler+0x18fc>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	429a      	cmp	r2, r3
 800278e:	f2c0 81c2 	blt.w	8002b16 <TIM2_IRQHandler+0x1c56>
								frame=6;
 8002792:	4b09      	ldr	r3, [pc, #36]	; (80027b8 <TIM2_IRQHandler+0x18f8>)
 8002794:	2206      	movs	r2, #6
 8002796:	701a      	strb	r2, [r3, #0]
								l=0;
 8002798:	4b05      	ldr	r3, [pc, #20]	; (80027b0 <TIM2_IRQHandler+0x18f0>)
 800279a:	2200      	movs	r2, #0
 800279c:	701a      	strb	r2, [r3, #0]
							}
							break;
 800279e:	e1ba      	b.n	8002b16 <TIM2_IRQHandler+0x1c56>
 80027a0:	20000994 	.word	0x20000994
 80027a4:	20000995 	.word	0x20000995
 80027a8:	20000748 	.word	0x20000748
 80027ac:	20000008 	.word	0x20000008
 80027b0:	20000997 	.word	0x20000997
 80027b4:	20000b30 	.word	0x20000b30
 80027b8:	20000998 	.word	0x20000998
 80027bc:	20000b50 	.word	0x20000b50
 80027c0:	20000788 	.word	0x20000788
 80027c4:	200007c8 	.word	0x200007c8
 80027c8:	20000808 	.word	0x20000808
	case 33:
					for (j=0;j<8;j++){
 80027cc:	4b81      	ldr	r3, [pc, #516]	; (80029d4 <TIM2_IRQHandler+0x1b14>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	701a      	strb	r2, [r3, #0]
 80027d2:	e02a      	b.n	800282a <TIM2_IRQHandler+0x196a>
								for (k=0;k<8;k++){
 80027d4:	4b80      	ldr	r3, [pc, #512]	; (80029d8 <TIM2_IRQHandler+0x1b18>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	701a      	strb	r2, [r3, #0]
 80027da:	e01c      	b.n	8002816 <TIM2_IRQHandler+0x1956>
									m1[j][k]=symbolMatrix_6[j][k];
 80027dc:	4b7d      	ldr	r3, [pc, #500]	; (80029d4 <TIM2_IRQHandler+0x1b14>)
 80027de:	781b      	ldrb	r3, [r3, #0]
 80027e0:	461d      	mov	r5, r3
 80027e2:	4b7d      	ldr	r3, [pc, #500]	; (80029d8 <TIM2_IRQHandler+0x1b18>)
 80027e4:	781b      	ldrb	r3, [r3, #0]
 80027e6:	4619      	mov	r1, r3
 80027e8:	4b7a      	ldr	r3, [pc, #488]	; (80029d4 <TIM2_IRQHandler+0x1b14>)
 80027ea:	781b      	ldrb	r3, [r3, #0]
 80027ec:	461c      	mov	r4, r3
 80027ee:	4b7a      	ldr	r3, [pc, #488]	; (80029d8 <TIM2_IRQHandler+0x1b18>)
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	4618      	mov	r0, r3
 80027f4:	4a79      	ldr	r2, [pc, #484]	; (80029dc <TIM2_IRQHandler+0x1b1c>)
 80027f6:	00eb      	lsls	r3, r5, #3
 80027f8:	4413      	add	r3, r2
 80027fa:	440b      	add	r3, r1
 80027fc:	7819      	ldrb	r1, [r3, #0]
 80027fe:	4a78      	ldr	r2, [pc, #480]	; (80029e0 <TIM2_IRQHandler+0x1b20>)
 8002800:	00e3      	lsls	r3, r4, #3
 8002802:	4413      	add	r3, r2
 8002804:	4403      	add	r3, r0
 8002806:	460a      	mov	r2, r1
 8002808:	701a      	strb	r2, [r3, #0]
								for (k=0;k<8;k++){
 800280a:	4b73      	ldr	r3, [pc, #460]	; (80029d8 <TIM2_IRQHandler+0x1b18>)
 800280c:	781b      	ldrb	r3, [r3, #0]
 800280e:	3301      	adds	r3, #1
 8002810:	b2da      	uxtb	r2, r3
 8002812:	4b71      	ldr	r3, [pc, #452]	; (80029d8 <TIM2_IRQHandler+0x1b18>)
 8002814:	701a      	strb	r2, [r3, #0]
 8002816:	4b70      	ldr	r3, [pc, #448]	; (80029d8 <TIM2_IRQHandler+0x1b18>)
 8002818:	781b      	ldrb	r3, [r3, #0]
 800281a:	2b07      	cmp	r3, #7
 800281c:	d9de      	bls.n	80027dc <TIM2_IRQHandler+0x191c>
					for (j=0;j<8;j++){
 800281e:	4b6d      	ldr	r3, [pc, #436]	; (80029d4 <TIM2_IRQHandler+0x1b14>)
 8002820:	781b      	ldrb	r3, [r3, #0]
 8002822:	3301      	adds	r3, #1
 8002824:	b2da      	uxtb	r2, r3
 8002826:	4b6b      	ldr	r3, [pc, #428]	; (80029d4 <TIM2_IRQHandler+0x1b14>)
 8002828:	701a      	strb	r2, [r3, #0]
 800282a:	4b6a      	ldr	r3, [pc, #424]	; (80029d4 <TIM2_IRQHandler+0x1b14>)
 800282c:	781b      	ldrb	r3, [r3, #0]
 800282e:	2b07      	cmp	r3, #7
 8002830:	d9d0      	bls.n	80027d4 <TIM2_IRQHandler+0x1914>
								}
							}
					frame=symboldigit(string[l]);
 8002832:	4b6c      	ldr	r3, [pc, #432]	; (80029e4 <TIM2_IRQHandler+0x1b24>)
 8002834:	781b      	ldrb	r3, [r3, #0]
 8002836:	461a      	mov	r2, r3
 8002838:	4b6b      	ldr	r3, [pc, #428]	; (80029e8 <TIM2_IRQHandler+0x1b28>)
 800283a:	5c9b      	ldrb	r3, [r3, r2]
 800283c:	4618      	mov	r0, r3
 800283e:	f7fd fec1 	bl	80005c4 <symboldigit>
 8002842:	4603      	mov	r3, r0
 8002844:	461a      	mov	r2, r3
 8002846:	4b69      	ldr	r3, [pc, #420]	; (80029ec <TIM2_IRQHandler+0x1b2c>)
 8002848:	701a      	strb	r2, [r3, #0]
							l++;
 800284a:	4b66      	ldr	r3, [pc, #408]	; (80029e4 <TIM2_IRQHandler+0x1b24>)
 800284c:	781b      	ldrb	r3, [r3, #0]
 800284e:	3301      	adds	r3, #1
 8002850:	b2da      	uxtb	r2, r3
 8002852:	4b64      	ldr	r3, [pc, #400]	; (80029e4 <TIM2_IRQHandler+0x1b24>)
 8002854:	701a      	strb	r2, [r3, #0]
							if(l>strl-1){
 8002856:	4b63      	ldr	r3, [pc, #396]	; (80029e4 <TIM2_IRQHandler+0x1b24>)
 8002858:	781b      	ldrb	r3, [r3, #0]
 800285a:	461a      	mov	r2, r3
 800285c:	4b64      	ldr	r3, [pc, #400]	; (80029f0 <TIM2_IRQHandler+0x1b30>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	429a      	cmp	r2, r3
 8002862:	f2c0 815a 	blt.w	8002b1a <TIM2_IRQHandler+0x1c5a>
								frame=6;
 8002866:	4b61      	ldr	r3, [pc, #388]	; (80029ec <TIM2_IRQHandler+0x1b2c>)
 8002868:	2206      	movs	r2, #6
 800286a:	701a      	strb	r2, [r3, #0]
								l=0;
 800286c:	4b5d      	ldr	r3, [pc, #372]	; (80029e4 <TIM2_IRQHandler+0x1b24>)
 800286e:	2200      	movs	r2, #0
 8002870:	701a      	strb	r2, [r3, #0]
							}
							break;
 8002872:	e152      	b.n	8002b1a <TIM2_IRQHandler+0x1c5a>
	case 34:
					for (j=0;j<8;j++){
 8002874:	4b57      	ldr	r3, [pc, #348]	; (80029d4 <TIM2_IRQHandler+0x1b14>)
 8002876:	2200      	movs	r2, #0
 8002878:	701a      	strb	r2, [r3, #0]
 800287a:	e02a      	b.n	80028d2 <TIM2_IRQHandler+0x1a12>
								for (k=0;k<8;k++){
 800287c:	4b56      	ldr	r3, [pc, #344]	; (80029d8 <TIM2_IRQHandler+0x1b18>)
 800287e:	2200      	movs	r2, #0
 8002880:	701a      	strb	r2, [r3, #0]
 8002882:	e01c      	b.n	80028be <TIM2_IRQHandler+0x19fe>
									m1[j][k]=symbolMatrix_7[j][k];
 8002884:	4b53      	ldr	r3, [pc, #332]	; (80029d4 <TIM2_IRQHandler+0x1b14>)
 8002886:	781b      	ldrb	r3, [r3, #0]
 8002888:	461d      	mov	r5, r3
 800288a:	4b53      	ldr	r3, [pc, #332]	; (80029d8 <TIM2_IRQHandler+0x1b18>)
 800288c:	781b      	ldrb	r3, [r3, #0]
 800288e:	4619      	mov	r1, r3
 8002890:	4b50      	ldr	r3, [pc, #320]	; (80029d4 <TIM2_IRQHandler+0x1b14>)
 8002892:	781b      	ldrb	r3, [r3, #0]
 8002894:	461c      	mov	r4, r3
 8002896:	4b50      	ldr	r3, [pc, #320]	; (80029d8 <TIM2_IRQHandler+0x1b18>)
 8002898:	781b      	ldrb	r3, [r3, #0]
 800289a:	4618      	mov	r0, r3
 800289c:	4a55      	ldr	r2, [pc, #340]	; (80029f4 <TIM2_IRQHandler+0x1b34>)
 800289e:	00eb      	lsls	r3, r5, #3
 80028a0:	4413      	add	r3, r2
 80028a2:	440b      	add	r3, r1
 80028a4:	7819      	ldrb	r1, [r3, #0]
 80028a6:	4a4e      	ldr	r2, [pc, #312]	; (80029e0 <TIM2_IRQHandler+0x1b20>)
 80028a8:	00e3      	lsls	r3, r4, #3
 80028aa:	4413      	add	r3, r2
 80028ac:	4403      	add	r3, r0
 80028ae:	460a      	mov	r2, r1
 80028b0:	701a      	strb	r2, [r3, #0]
								for (k=0;k<8;k++){
 80028b2:	4b49      	ldr	r3, [pc, #292]	; (80029d8 <TIM2_IRQHandler+0x1b18>)
 80028b4:	781b      	ldrb	r3, [r3, #0]
 80028b6:	3301      	adds	r3, #1
 80028b8:	b2da      	uxtb	r2, r3
 80028ba:	4b47      	ldr	r3, [pc, #284]	; (80029d8 <TIM2_IRQHandler+0x1b18>)
 80028bc:	701a      	strb	r2, [r3, #0]
 80028be:	4b46      	ldr	r3, [pc, #280]	; (80029d8 <TIM2_IRQHandler+0x1b18>)
 80028c0:	781b      	ldrb	r3, [r3, #0]
 80028c2:	2b07      	cmp	r3, #7
 80028c4:	d9de      	bls.n	8002884 <TIM2_IRQHandler+0x19c4>
					for (j=0;j<8;j++){
 80028c6:	4b43      	ldr	r3, [pc, #268]	; (80029d4 <TIM2_IRQHandler+0x1b14>)
 80028c8:	781b      	ldrb	r3, [r3, #0]
 80028ca:	3301      	adds	r3, #1
 80028cc:	b2da      	uxtb	r2, r3
 80028ce:	4b41      	ldr	r3, [pc, #260]	; (80029d4 <TIM2_IRQHandler+0x1b14>)
 80028d0:	701a      	strb	r2, [r3, #0]
 80028d2:	4b40      	ldr	r3, [pc, #256]	; (80029d4 <TIM2_IRQHandler+0x1b14>)
 80028d4:	781b      	ldrb	r3, [r3, #0]
 80028d6:	2b07      	cmp	r3, #7
 80028d8:	d9d0      	bls.n	800287c <TIM2_IRQHandler+0x19bc>
								}
							}
					frame=symboldigit(string[l]);
 80028da:	4b42      	ldr	r3, [pc, #264]	; (80029e4 <TIM2_IRQHandler+0x1b24>)
 80028dc:	781b      	ldrb	r3, [r3, #0]
 80028de:	461a      	mov	r2, r3
 80028e0:	4b41      	ldr	r3, [pc, #260]	; (80029e8 <TIM2_IRQHandler+0x1b28>)
 80028e2:	5c9b      	ldrb	r3, [r3, r2]
 80028e4:	4618      	mov	r0, r3
 80028e6:	f7fd fe6d 	bl	80005c4 <symboldigit>
 80028ea:	4603      	mov	r3, r0
 80028ec:	461a      	mov	r2, r3
 80028ee:	4b3f      	ldr	r3, [pc, #252]	; (80029ec <TIM2_IRQHandler+0x1b2c>)
 80028f0:	701a      	strb	r2, [r3, #0]
							l++;
 80028f2:	4b3c      	ldr	r3, [pc, #240]	; (80029e4 <TIM2_IRQHandler+0x1b24>)
 80028f4:	781b      	ldrb	r3, [r3, #0]
 80028f6:	3301      	adds	r3, #1
 80028f8:	b2da      	uxtb	r2, r3
 80028fa:	4b3a      	ldr	r3, [pc, #232]	; (80029e4 <TIM2_IRQHandler+0x1b24>)
 80028fc:	701a      	strb	r2, [r3, #0]
							if(l>strl-1){
 80028fe:	4b39      	ldr	r3, [pc, #228]	; (80029e4 <TIM2_IRQHandler+0x1b24>)
 8002900:	781b      	ldrb	r3, [r3, #0]
 8002902:	461a      	mov	r2, r3
 8002904:	4b3a      	ldr	r3, [pc, #232]	; (80029f0 <TIM2_IRQHandler+0x1b30>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	429a      	cmp	r2, r3
 800290a:	f2c0 8108 	blt.w	8002b1e <TIM2_IRQHandler+0x1c5e>
								frame=6;
 800290e:	4b37      	ldr	r3, [pc, #220]	; (80029ec <TIM2_IRQHandler+0x1b2c>)
 8002910:	2206      	movs	r2, #6
 8002912:	701a      	strb	r2, [r3, #0]
								l=0;
 8002914:	4b33      	ldr	r3, [pc, #204]	; (80029e4 <TIM2_IRQHandler+0x1b24>)
 8002916:	2200      	movs	r2, #0
 8002918:	701a      	strb	r2, [r3, #0]
							}
							break;
 800291a:	e100      	b.n	8002b1e <TIM2_IRQHandler+0x1c5e>
	case 35:
					for (j=0;j<8;j++){
 800291c:	4b2d      	ldr	r3, [pc, #180]	; (80029d4 <TIM2_IRQHandler+0x1b14>)
 800291e:	2200      	movs	r2, #0
 8002920:	701a      	strb	r2, [r3, #0]
 8002922:	e02a      	b.n	800297a <TIM2_IRQHandler+0x1aba>
								for (k=0;k<8;k++){
 8002924:	4b2c      	ldr	r3, [pc, #176]	; (80029d8 <TIM2_IRQHandler+0x1b18>)
 8002926:	2200      	movs	r2, #0
 8002928:	701a      	strb	r2, [r3, #0]
 800292a:	e01c      	b.n	8002966 <TIM2_IRQHandler+0x1aa6>
									m1[j][k]=symbolMatrix_8[j][k];
 800292c:	4b29      	ldr	r3, [pc, #164]	; (80029d4 <TIM2_IRQHandler+0x1b14>)
 800292e:	781b      	ldrb	r3, [r3, #0]
 8002930:	461d      	mov	r5, r3
 8002932:	4b29      	ldr	r3, [pc, #164]	; (80029d8 <TIM2_IRQHandler+0x1b18>)
 8002934:	781b      	ldrb	r3, [r3, #0]
 8002936:	4619      	mov	r1, r3
 8002938:	4b26      	ldr	r3, [pc, #152]	; (80029d4 <TIM2_IRQHandler+0x1b14>)
 800293a:	781b      	ldrb	r3, [r3, #0]
 800293c:	461c      	mov	r4, r3
 800293e:	4b26      	ldr	r3, [pc, #152]	; (80029d8 <TIM2_IRQHandler+0x1b18>)
 8002940:	781b      	ldrb	r3, [r3, #0]
 8002942:	4618      	mov	r0, r3
 8002944:	4a2c      	ldr	r2, [pc, #176]	; (80029f8 <TIM2_IRQHandler+0x1b38>)
 8002946:	00eb      	lsls	r3, r5, #3
 8002948:	4413      	add	r3, r2
 800294a:	440b      	add	r3, r1
 800294c:	7819      	ldrb	r1, [r3, #0]
 800294e:	4a24      	ldr	r2, [pc, #144]	; (80029e0 <TIM2_IRQHandler+0x1b20>)
 8002950:	00e3      	lsls	r3, r4, #3
 8002952:	4413      	add	r3, r2
 8002954:	4403      	add	r3, r0
 8002956:	460a      	mov	r2, r1
 8002958:	701a      	strb	r2, [r3, #0]
								for (k=0;k<8;k++){
 800295a:	4b1f      	ldr	r3, [pc, #124]	; (80029d8 <TIM2_IRQHandler+0x1b18>)
 800295c:	781b      	ldrb	r3, [r3, #0]
 800295e:	3301      	adds	r3, #1
 8002960:	b2da      	uxtb	r2, r3
 8002962:	4b1d      	ldr	r3, [pc, #116]	; (80029d8 <TIM2_IRQHandler+0x1b18>)
 8002964:	701a      	strb	r2, [r3, #0]
 8002966:	4b1c      	ldr	r3, [pc, #112]	; (80029d8 <TIM2_IRQHandler+0x1b18>)
 8002968:	781b      	ldrb	r3, [r3, #0]
 800296a:	2b07      	cmp	r3, #7
 800296c:	d9de      	bls.n	800292c <TIM2_IRQHandler+0x1a6c>
					for (j=0;j<8;j++){
 800296e:	4b19      	ldr	r3, [pc, #100]	; (80029d4 <TIM2_IRQHandler+0x1b14>)
 8002970:	781b      	ldrb	r3, [r3, #0]
 8002972:	3301      	adds	r3, #1
 8002974:	b2da      	uxtb	r2, r3
 8002976:	4b17      	ldr	r3, [pc, #92]	; (80029d4 <TIM2_IRQHandler+0x1b14>)
 8002978:	701a      	strb	r2, [r3, #0]
 800297a:	4b16      	ldr	r3, [pc, #88]	; (80029d4 <TIM2_IRQHandler+0x1b14>)
 800297c:	781b      	ldrb	r3, [r3, #0]
 800297e:	2b07      	cmp	r3, #7
 8002980:	d9d0      	bls.n	8002924 <TIM2_IRQHandler+0x1a64>
								}
							}
					frame=symboldigit(string[l]);
 8002982:	4b18      	ldr	r3, [pc, #96]	; (80029e4 <TIM2_IRQHandler+0x1b24>)
 8002984:	781b      	ldrb	r3, [r3, #0]
 8002986:	461a      	mov	r2, r3
 8002988:	4b17      	ldr	r3, [pc, #92]	; (80029e8 <TIM2_IRQHandler+0x1b28>)
 800298a:	5c9b      	ldrb	r3, [r3, r2]
 800298c:	4618      	mov	r0, r3
 800298e:	f7fd fe19 	bl	80005c4 <symboldigit>
 8002992:	4603      	mov	r3, r0
 8002994:	461a      	mov	r2, r3
 8002996:	4b15      	ldr	r3, [pc, #84]	; (80029ec <TIM2_IRQHandler+0x1b2c>)
 8002998:	701a      	strb	r2, [r3, #0]
							l++;
 800299a:	4b12      	ldr	r3, [pc, #72]	; (80029e4 <TIM2_IRQHandler+0x1b24>)
 800299c:	781b      	ldrb	r3, [r3, #0]
 800299e:	3301      	adds	r3, #1
 80029a0:	b2da      	uxtb	r2, r3
 80029a2:	4b10      	ldr	r3, [pc, #64]	; (80029e4 <TIM2_IRQHandler+0x1b24>)
 80029a4:	701a      	strb	r2, [r3, #0]
							if(l>strl-1){
 80029a6:	4b0f      	ldr	r3, [pc, #60]	; (80029e4 <TIM2_IRQHandler+0x1b24>)
 80029a8:	781b      	ldrb	r3, [r3, #0]
 80029aa:	461a      	mov	r2, r3
 80029ac:	4b10      	ldr	r3, [pc, #64]	; (80029f0 <TIM2_IRQHandler+0x1b30>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	429a      	cmp	r2, r3
 80029b2:	f2c0 80b6 	blt.w	8002b22 <TIM2_IRQHandler+0x1c62>
								frame=6;
 80029b6:	4b0d      	ldr	r3, [pc, #52]	; (80029ec <TIM2_IRQHandler+0x1b2c>)
 80029b8:	2206      	movs	r2, #6
 80029ba:	701a      	strb	r2, [r3, #0]
								l=0;
 80029bc:	4b09      	ldr	r3, [pc, #36]	; (80029e4 <TIM2_IRQHandler+0x1b24>)
 80029be:	2200      	movs	r2, #0
 80029c0:	701a      	strb	r2, [r3, #0]
							}
							break;
 80029c2:	e0ae      	b.n	8002b22 <TIM2_IRQHandler+0x1c62>
	case 36:
					for (j=0;j<8;j++){
 80029c4:	4b03      	ldr	r3, [pc, #12]	; (80029d4 <TIM2_IRQHandler+0x1b14>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	701a      	strb	r2, [r3, #0]
 80029ca:	e03e      	b.n	8002a4a <TIM2_IRQHandler+0x1b8a>
								for (k=0;k<8;k++){
 80029cc:	4b02      	ldr	r3, [pc, #8]	; (80029d8 <TIM2_IRQHandler+0x1b18>)
 80029ce:	2200      	movs	r2, #0
 80029d0:	701a      	strb	r2, [r3, #0]
 80029d2:	e030      	b.n	8002a36 <TIM2_IRQHandler+0x1b76>
 80029d4:	20000994 	.word	0x20000994
 80029d8:	20000995 	.word	0x20000995
 80029dc:	20000848 	.word	0x20000848
 80029e0:	20000008 	.word	0x20000008
 80029e4:	20000997 	.word	0x20000997
 80029e8:	20000b30 	.word	0x20000b30
 80029ec:	20000998 	.word	0x20000998
 80029f0:	20000b50 	.word	0x20000b50
 80029f4:	20000888 	.word	0x20000888
 80029f8:	200008c8 	.word	0x200008c8
									m1[j][k]=symbolMatrix_9[j][k];
 80029fc:	4b4b      	ldr	r3, [pc, #300]	; (8002b2c <TIM2_IRQHandler+0x1c6c>)
 80029fe:	781b      	ldrb	r3, [r3, #0]
 8002a00:	461d      	mov	r5, r3
 8002a02:	4b4b      	ldr	r3, [pc, #300]	; (8002b30 <TIM2_IRQHandler+0x1c70>)
 8002a04:	781b      	ldrb	r3, [r3, #0]
 8002a06:	4619      	mov	r1, r3
 8002a08:	4b48      	ldr	r3, [pc, #288]	; (8002b2c <TIM2_IRQHandler+0x1c6c>)
 8002a0a:	781b      	ldrb	r3, [r3, #0]
 8002a0c:	461c      	mov	r4, r3
 8002a0e:	4b48      	ldr	r3, [pc, #288]	; (8002b30 <TIM2_IRQHandler+0x1c70>)
 8002a10:	781b      	ldrb	r3, [r3, #0]
 8002a12:	4618      	mov	r0, r3
 8002a14:	4a47      	ldr	r2, [pc, #284]	; (8002b34 <TIM2_IRQHandler+0x1c74>)
 8002a16:	00eb      	lsls	r3, r5, #3
 8002a18:	4413      	add	r3, r2
 8002a1a:	440b      	add	r3, r1
 8002a1c:	7819      	ldrb	r1, [r3, #0]
 8002a1e:	4a46      	ldr	r2, [pc, #280]	; (8002b38 <TIM2_IRQHandler+0x1c78>)
 8002a20:	00e3      	lsls	r3, r4, #3
 8002a22:	4413      	add	r3, r2
 8002a24:	4403      	add	r3, r0
 8002a26:	460a      	mov	r2, r1
 8002a28:	701a      	strb	r2, [r3, #0]
								for (k=0;k<8;k++){
 8002a2a:	4b41      	ldr	r3, [pc, #260]	; (8002b30 <TIM2_IRQHandler+0x1c70>)
 8002a2c:	781b      	ldrb	r3, [r3, #0]
 8002a2e:	3301      	adds	r3, #1
 8002a30:	b2da      	uxtb	r2, r3
 8002a32:	4b3f      	ldr	r3, [pc, #252]	; (8002b30 <TIM2_IRQHandler+0x1c70>)
 8002a34:	701a      	strb	r2, [r3, #0]
 8002a36:	4b3e      	ldr	r3, [pc, #248]	; (8002b30 <TIM2_IRQHandler+0x1c70>)
 8002a38:	781b      	ldrb	r3, [r3, #0]
 8002a3a:	2b07      	cmp	r3, #7
 8002a3c:	d9de      	bls.n	80029fc <TIM2_IRQHandler+0x1b3c>
					for (j=0;j<8;j++){
 8002a3e:	4b3b      	ldr	r3, [pc, #236]	; (8002b2c <TIM2_IRQHandler+0x1c6c>)
 8002a40:	781b      	ldrb	r3, [r3, #0]
 8002a42:	3301      	adds	r3, #1
 8002a44:	b2da      	uxtb	r2, r3
 8002a46:	4b39      	ldr	r3, [pc, #228]	; (8002b2c <TIM2_IRQHandler+0x1c6c>)
 8002a48:	701a      	strb	r2, [r3, #0]
 8002a4a:	4b38      	ldr	r3, [pc, #224]	; (8002b2c <TIM2_IRQHandler+0x1c6c>)
 8002a4c:	781b      	ldrb	r3, [r3, #0]
 8002a4e:	2b07      	cmp	r3, #7
 8002a50:	d9bc      	bls.n	80029cc <TIM2_IRQHandler+0x1b0c>
								}
							}
					frame=symboldigit(string[l]);
 8002a52:	4b3a      	ldr	r3, [pc, #232]	; (8002b3c <TIM2_IRQHandler+0x1c7c>)
 8002a54:	781b      	ldrb	r3, [r3, #0]
 8002a56:	461a      	mov	r2, r3
 8002a58:	4b39      	ldr	r3, [pc, #228]	; (8002b40 <TIM2_IRQHandler+0x1c80>)
 8002a5a:	5c9b      	ldrb	r3, [r3, r2]
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f7fd fdb1 	bl	80005c4 <symboldigit>
 8002a62:	4603      	mov	r3, r0
 8002a64:	461a      	mov	r2, r3
 8002a66:	4b37      	ldr	r3, [pc, #220]	; (8002b44 <TIM2_IRQHandler+0x1c84>)
 8002a68:	701a      	strb	r2, [r3, #0]
							l++;
 8002a6a:	4b34      	ldr	r3, [pc, #208]	; (8002b3c <TIM2_IRQHandler+0x1c7c>)
 8002a6c:	781b      	ldrb	r3, [r3, #0]
 8002a6e:	3301      	adds	r3, #1
 8002a70:	b2da      	uxtb	r2, r3
 8002a72:	4b32      	ldr	r3, [pc, #200]	; (8002b3c <TIM2_IRQHandler+0x1c7c>)
 8002a74:	701a      	strb	r2, [r3, #0]
							if(l>strl-1){
 8002a76:	4b31      	ldr	r3, [pc, #196]	; (8002b3c <TIM2_IRQHandler+0x1c7c>)
 8002a78:	781b      	ldrb	r3, [r3, #0]
 8002a7a:	461a      	mov	r2, r3
 8002a7c:	4b32      	ldr	r3, [pc, #200]	; (8002b48 <TIM2_IRQHandler+0x1c88>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	429a      	cmp	r2, r3
 8002a82:	db50      	blt.n	8002b26 <TIM2_IRQHandler+0x1c66>
								frame=6;
 8002a84:	4b2f      	ldr	r3, [pc, #188]	; (8002b44 <TIM2_IRQHandler+0x1c84>)
 8002a86:	2206      	movs	r2, #6
 8002a88:	701a      	strb	r2, [r3, #0]
								l=0;
 8002a8a:	4b2c      	ldr	r3, [pc, #176]	; (8002b3c <TIM2_IRQHandler+0x1c7c>)
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	701a      	strb	r2, [r3, #0]
							}
							break;
 8002a90:	e049      	b.n	8002b26 <TIM2_IRQHandler+0x1c66>
	}
}
 8002a92:	bf00      	nop
 8002a94:	e048      	b.n	8002b28 <TIM2_IRQHandler+0x1c68>
				break;
 8002a96:	bf00      	nop
 8002a98:	e046      	b.n	8002b28 <TIM2_IRQHandler+0x1c68>
				break;
 8002a9a:	bf00      	nop
 8002a9c:	e044      	b.n	8002b28 <TIM2_IRQHandler+0x1c68>
					break;
 8002a9e:	bf00      	nop
 8002aa0:	e042      	b.n	8002b28 <TIM2_IRQHandler+0x1c68>
					break;
 8002aa2:	bf00      	nop
 8002aa4:	e040      	b.n	8002b28 <TIM2_IRQHandler+0x1c68>
					break;
 8002aa6:	bf00      	nop
 8002aa8:	e03e      	b.n	8002b28 <TIM2_IRQHandler+0x1c68>
					break;
 8002aaa:	bf00      	nop
 8002aac:	e03c      	b.n	8002b28 <TIM2_IRQHandler+0x1c68>
		break;
 8002aae:	bf00      	nop
 8002ab0:	e03a      	b.n	8002b28 <TIM2_IRQHandler+0x1c68>
						break;
 8002ab2:	bf00      	nop
 8002ab4:	e038      	b.n	8002b28 <TIM2_IRQHandler+0x1c68>
						break;
 8002ab6:	bf00      	nop
 8002ab8:	e036      	b.n	8002b28 <TIM2_IRQHandler+0x1c68>
						break;
 8002aba:	bf00      	nop
 8002abc:	e034      	b.n	8002b28 <TIM2_IRQHandler+0x1c68>
						break;
 8002abe:	bf00      	nop
 8002ac0:	e032      	b.n	8002b28 <TIM2_IRQHandler+0x1c68>
						break;
 8002ac2:	bf00      	nop
 8002ac4:	e030      	b.n	8002b28 <TIM2_IRQHandler+0x1c68>
						break;
 8002ac6:	bf00      	nop
 8002ac8:	e02e      	b.n	8002b28 <TIM2_IRQHandler+0x1c68>
						break;
 8002aca:	bf00      	nop
 8002acc:	e02c      	b.n	8002b28 <TIM2_IRQHandler+0x1c68>
						break;
 8002ace:	bf00      	nop
 8002ad0:	e02a      	b.n	8002b28 <TIM2_IRQHandler+0x1c68>
						break;
 8002ad2:	bf00      	nop
 8002ad4:	e028      	b.n	8002b28 <TIM2_IRQHandler+0x1c68>
						break;
 8002ad6:	bf00      	nop
 8002ad8:	e026      	b.n	8002b28 <TIM2_IRQHandler+0x1c68>
						break;
 8002ada:	bf00      	nop
 8002adc:	e024      	b.n	8002b28 <TIM2_IRQHandler+0x1c68>
						break;
 8002ade:	bf00      	nop
 8002ae0:	e022      	b.n	8002b28 <TIM2_IRQHandler+0x1c68>
						break;
 8002ae2:	bf00      	nop
 8002ae4:	e020      	b.n	8002b28 <TIM2_IRQHandler+0x1c68>
						break;
 8002ae6:	bf00      	nop
 8002ae8:	e01e      	b.n	8002b28 <TIM2_IRQHandler+0x1c68>
						break;
 8002aea:	bf00      	nop
 8002aec:	e01c      	b.n	8002b28 <TIM2_IRQHandler+0x1c68>
						break;
 8002aee:	bf00      	nop
 8002af0:	e01a      	b.n	8002b28 <TIM2_IRQHandler+0x1c68>
						break;
 8002af2:	bf00      	nop
 8002af4:	e018      	b.n	8002b28 <TIM2_IRQHandler+0x1c68>
						break;
 8002af6:	bf00      	nop
 8002af8:	e016      	b.n	8002b28 <TIM2_IRQHandler+0x1c68>
						break;
 8002afa:	bf00      	nop
 8002afc:	e014      	b.n	8002b28 <TIM2_IRQHandler+0x1c68>
						break;
 8002afe:	bf00      	nop
 8002b00:	e012      	b.n	8002b28 <TIM2_IRQHandler+0x1c68>
							break;
 8002b02:	bf00      	nop
 8002b04:	e010      	b.n	8002b28 <TIM2_IRQHandler+0x1c68>
							break;
 8002b06:	bf00      	nop
 8002b08:	e00e      	b.n	8002b28 <TIM2_IRQHandler+0x1c68>
							break;
 8002b0a:	bf00      	nop
 8002b0c:	e00c      	b.n	8002b28 <TIM2_IRQHandler+0x1c68>
							break;
 8002b0e:	bf00      	nop
 8002b10:	e00a      	b.n	8002b28 <TIM2_IRQHandler+0x1c68>
							break;
 8002b12:	bf00      	nop
 8002b14:	e008      	b.n	8002b28 <TIM2_IRQHandler+0x1c68>
							break;
 8002b16:	bf00      	nop
 8002b18:	e006      	b.n	8002b28 <TIM2_IRQHandler+0x1c68>
							break;
 8002b1a:	bf00      	nop
 8002b1c:	e004      	b.n	8002b28 <TIM2_IRQHandler+0x1c68>
							break;
 8002b1e:	bf00      	nop
 8002b20:	e002      	b.n	8002b28 <TIM2_IRQHandler+0x1c68>
							break;
 8002b22:	bf00      	nop
 8002b24:	e000      	b.n	8002b28 <TIM2_IRQHandler+0x1c68>
							break;
 8002b26:	bf00      	nop
  /* USER CODE END TIM2_IRQn 1 */
}
 8002b28:	bf00      	nop
 8002b2a:	bdb0      	pop	{r4, r5, r7, pc}
 8002b2c:	20000994 	.word	0x20000994
 8002b30:	20000995 	.word	0x20000995
 8002b34:	20000908 	.word	0x20000908
 8002b38:	20000008 	.word	0x20000008
 8002b3c:	20000997 	.word	0x20000997
 8002b40:	20000b30 	.word	0x20000b30
 8002b44:	20000998 	.word	0x20000998
 8002b48:	20000b50 	.word	0x20000b50

08002b4c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002b50:	481c      	ldr	r0, [pc, #112]	; (8002bc4 <TIM3_IRQHandler+0x78>)
 8002b52:	f001 fac5 	bl	80040e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  segchar(8);
 8002b56:	2008      	movs	r0, #8
 8002b58:	f7fd fb00 	bl	800015c <segchar>
  if (m[i][count]==1){
 8002b5c:	4b1a      	ldr	r3, [pc, #104]	; (8002bc8 <TIM3_IRQHandler+0x7c>)
 8002b5e:	781b      	ldrb	r3, [r3, #0]
 8002b60:	4618      	mov	r0, r3
 8002b62:	4b1a      	ldr	r3, [pc, #104]	; (8002bcc <TIM3_IRQHandler+0x80>)
 8002b64:	781b      	ldrb	r3, [r3, #0]
 8002b66:	4619      	mov	r1, r3
 8002b68:	4a19      	ldr	r2, [pc, #100]	; (8002bd0 <TIM3_IRQHandler+0x84>)
 8002b6a:	00c3      	lsls	r3, r0, #3
 8002b6c:	4413      	add	r3, r2
 8002b6e:	440b      	add	r3, r1
 8002b70:	781b      	ldrb	r3, [r3, #0]
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d10a      	bne.n	8002b8c <TIM3_IRQHandler+0x40>
				 segchar(count);
 8002b76:	4b15      	ldr	r3, [pc, #84]	; (8002bcc <TIM3_IRQHandler+0x80>)
 8002b78:	781b      	ldrb	r3, [r3, #0]
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f7fd faee 	bl	800015c <segchar>
				 outpin(i);
 8002b80:	4b11      	ldr	r3, [pc, #68]	; (8002bc8 <TIM3_IRQHandler+0x7c>)
 8002b82:	781b      	ldrb	r3, [r3, #0]
 8002b84:	b29b      	uxth	r3, r3
 8002b86:	4618      	mov	r0, r3
 8002b88:	f7fd fc98 	bl	80004bc <outpin>
}
  count++;
 8002b8c:	4b0f      	ldr	r3, [pc, #60]	; (8002bcc <TIM3_IRQHandler+0x80>)
 8002b8e:	781b      	ldrb	r3, [r3, #0]
 8002b90:	3301      	adds	r3, #1
 8002b92:	b2da      	uxtb	r2, r3
 8002b94:	4b0d      	ldr	r3, [pc, #52]	; (8002bcc <TIM3_IRQHandler+0x80>)
 8002b96:	701a      	strb	r2, [r3, #0]
  if (count>7)
 8002b98:	4b0c      	ldr	r3, [pc, #48]	; (8002bcc <TIM3_IRQHandler+0x80>)
 8002b9a:	781b      	ldrb	r3, [r3, #0]
 8002b9c:	2b07      	cmp	r3, #7
 8002b9e:	d90f      	bls.n	8002bc0 <TIM3_IRQHandler+0x74>
  {
	  count=0;
 8002ba0:	4b0a      	ldr	r3, [pc, #40]	; (8002bcc <TIM3_IRQHandler+0x80>)
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	701a      	strb	r2, [r3, #0]
	  i++;
 8002ba6:	4b08      	ldr	r3, [pc, #32]	; (8002bc8 <TIM3_IRQHandler+0x7c>)
 8002ba8:	781b      	ldrb	r3, [r3, #0]
 8002baa:	3301      	adds	r3, #1
 8002bac:	b2da      	uxtb	r2, r3
 8002bae:	4b06      	ldr	r3, [pc, #24]	; (8002bc8 <TIM3_IRQHandler+0x7c>)
 8002bb0:	701a      	strb	r2, [r3, #0]
	       if (i>7)
 8002bb2:	4b05      	ldr	r3, [pc, #20]	; (8002bc8 <TIM3_IRQHandler+0x7c>)
 8002bb4:	781b      	ldrb	r3, [r3, #0]
 8002bb6:	2b07      	cmp	r3, #7
 8002bb8:	d902      	bls.n	8002bc0 <TIM3_IRQHandler+0x74>
	        {
	      	  i=0;
 8002bba:	4b03      	ldr	r3, [pc, #12]	; (8002bc8 <TIM3_IRQHandler+0x7c>)
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	701a      	strb	r2, [r3, #0]
	        }
  }

  /* USER CODE END TIM3_IRQn 1 */
}
 8002bc0:	bf00      	nop
 8002bc2:	bd80      	pop	{r7, pc}
 8002bc4:	20000aa0 	.word	0x20000aa0
 8002bc8:	20000993 	.word	0x20000993
 8002bcc:	20000992 	.word	0x20000992
 8002bd0:	2000099c 	.word	0x2000099c

08002bd4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002bd8:	4802      	ldr	r0, [pc, #8]	; (8002be4 <USART3_IRQHandler+0x10>)
 8002bda:	f001 fef5 	bl	80049c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002bde:	bf00      	nop
 8002be0:	bd80      	pop	{r7, pc}
 8002be2:	bf00      	nop
 8002be4:	20000a60 	.word	0x20000a60

08002be8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002be8:	b480      	push	{r7}
 8002bea:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002bec:	bf00      	nop
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bc80      	pop	{r7}
 8002bf2:	4770      	bx	lr

08002bf4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002bf4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002bf6:	e003      	b.n	8002c00 <LoopCopyDataInit>

08002bf8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002bf8:	4b0b      	ldr	r3, [pc, #44]	; (8002c28 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002bfa:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002bfc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002bfe:	3104      	adds	r1, #4

08002c00 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002c00:	480a      	ldr	r0, [pc, #40]	; (8002c2c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002c02:	4b0b      	ldr	r3, [pc, #44]	; (8002c30 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002c04:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002c06:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002c08:	d3f6      	bcc.n	8002bf8 <CopyDataInit>
  ldr r2, =_sbss
 8002c0a:	4a0a      	ldr	r2, [pc, #40]	; (8002c34 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002c0c:	e002      	b.n	8002c14 <LoopFillZerobss>

08002c0e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002c0e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002c10:	f842 3b04 	str.w	r3, [r2], #4

08002c14 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002c14:	4b08      	ldr	r3, [pc, #32]	; (8002c38 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002c16:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002c18:	d3f9      	bcc.n	8002c0e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002c1a:	f7ff ffe5 	bl	8002be8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002c1e:	f002 fa3f 	bl	80050a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002c22:	f7fd fde7 	bl	80007f4 <main>
  bx lr
 8002c26:	4770      	bx	lr
  ldr r3, =_sidata
 8002c28:	08005140 	.word	0x08005140
  ldr r0, =_sdata
 8002c2c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002c30:	20000954 	.word	0x20000954
  ldr r2, =_sbss
 8002c34:	20000954 	.word	0x20000954
  ldr r3, = _ebss
 8002c38:	20000b58 	.word	0x20000b58

08002c3c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002c3c:	e7fe      	b.n	8002c3c <ADC1_2_IRQHandler>
	...

08002c40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c44:	4b08      	ldr	r3, [pc, #32]	; (8002c68 <HAL_Init+0x28>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a07      	ldr	r2, [pc, #28]	; (8002c68 <HAL_Init+0x28>)
 8002c4a:	f043 0310 	orr.w	r3, r3, #16
 8002c4e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c50:	2003      	movs	r0, #3
 8002c52:	f000 f947 	bl	8002ee4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c56:	2000      	movs	r0, #0
 8002c58:	f000 f808 	bl	8002c6c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c5c:	f7fe f804 	bl	8000c68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c60:	2300      	movs	r3, #0
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	bd80      	pop	{r7, pc}
 8002c66:	bf00      	nop
 8002c68:	40022000 	.word	0x40022000

08002c6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b082      	sub	sp, #8
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c74:	4b12      	ldr	r3, [pc, #72]	; (8002cc0 <HAL_InitTick+0x54>)
 8002c76:	681a      	ldr	r2, [r3, #0]
 8002c78:	4b12      	ldr	r3, [pc, #72]	; (8002cc4 <HAL_InitTick+0x58>)
 8002c7a:	781b      	ldrb	r3, [r3, #0]
 8002c7c:	4619      	mov	r1, r3
 8002c7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c82:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c86:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f000 f95f 	bl	8002f4e <HAL_SYSTICK_Config>
 8002c90:	4603      	mov	r3, r0
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d001      	beq.n	8002c9a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	e00e      	b.n	8002cb8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2b0f      	cmp	r3, #15
 8002c9e:	d80a      	bhi.n	8002cb6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	6879      	ldr	r1, [r7, #4]
 8002ca4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ca8:	f000 f927 	bl	8002efa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002cac:	4a06      	ldr	r2, [pc, #24]	; (8002cc8 <HAL_InitTick+0x5c>)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	e000      	b.n	8002cb8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	3708      	adds	r7, #8
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	20000948 	.word	0x20000948
 8002cc4:	20000950 	.word	0x20000950
 8002cc8:	2000094c 	.word	0x2000094c

08002ccc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002cd0:	4b05      	ldr	r3, [pc, #20]	; (8002ce8 <HAL_IncTick+0x1c>)
 8002cd2:	781b      	ldrb	r3, [r3, #0]
 8002cd4:	461a      	mov	r2, r3
 8002cd6:	4b05      	ldr	r3, [pc, #20]	; (8002cec <HAL_IncTick+0x20>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4413      	add	r3, r2
 8002cdc:	4a03      	ldr	r2, [pc, #12]	; (8002cec <HAL_IncTick+0x20>)
 8002cde:	6013      	str	r3, [r2, #0]
}
 8002ce0:	bf00      	nop
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bc80      	pop	{r7}
 8002ce6:	4770      	bx	lr
 8002ce8:	20000950 	.word	0x20000950
 8002cec:	20000b54 	.word	0x20000b54

08002cf0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	af00      	add	r7, sp, #0
  return uwTick;
 8002cf4:	4b02      	ldr	r3, [pc, #8]	; (8002d00 <HAL_GetTick+0x10>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bc80      	pop	{r7}
 8002cfe:	4770      	bx	lr
 8002d00:	20000b54 	.word	0x20000b54

08002d04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b084      	sub	sp, #16
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d0c:	f7ff fff0 	bl	8002cf0 <HAL_GetTick>
 8002d10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d1c:	d005      	beq.n	8002d2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d1e:	4b0a      	ldr	r3, [pc, #40]	; (8002d48 <HAL_Delay+0x44>)
 8002d20:	781b      	ldrb	r3, [r3, #0]
 8002d22:	461a      	mov	r2, r3
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	4413      	add	r3, r2
 8002d28:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002d2a:	bf00      	nop
 8002d2c:	f7ff ffe0 	bl	8002cf0 <HAL_GetTick>
 8002d30:	4602      	mov	r2, r0
 8002d32:	68bb      	ldr	r3, [r7, #8]
 8002d34:	1ad3      	subs	r3, r2, r3
 8002d36:	68fa      	ldr	r2, [r7, #12]
 8002d38:	429a      	cmp	r2, r3
 8002d3a:	d8f7      	bhi.n	8002d2c <HAL_Delay+0x28>
  {
  }
}
 8002d3c:	bf00      	nop
 8002d3e:	bf00      	nop
 8002d40:	3710      	adds	r7, #16
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bd80      	pop	{r7, pc}
 8002d46:	bf00      	nop
 8002d48:	20000950 	.word	0x20000950

08002d4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b085      	sub	sp, #20
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	f003 0307 	and.w	r3, r3, #7
 8002d5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d5c:	4b0c      	ldr	r3, [pc, #48]	; (8002d90 <__NVIC_SetPriorityGrouping+0x44>)
 8002d5e:	68db      	ldr	r3, [r3, #12]
 8002d60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d62:	68ba      	ldr	r2, [r7, #8]
 8002d64:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d68:	4013      	ands	r3, r2
 8002d6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d70:	68bb      	ldr	r3, [r7, #8]
 8002d72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d74:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002d78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d7e:	4a04      	ldr	r2, [pc, #16]	; (8002d90 <__NVIC_SetPriorityGrouping+0x44>)
 8002d80:	68bb      	ldr	r3, [r7, #8]
 8002d82:	60d3      	str	r3, [r2, #12]
}
 8002d84:	bf00      	nop
 8002d86:	3714      	adds	r7, #20
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bc80      	pop	{r7}
 8002d8c:	4770      	bx	lr
 8002d8e:	bf00      	nop
 8002d90:	e000ed00 	.word	0xe000ed00

08002d94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d94:	b480      	push	{r7}
 8002d96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d98:	4b04      	ldr	r3, [pc, #16]	; (8002dac <__NVIC_GetPriorityGrouping+0x18>)
 8002d9a:	68db      	ldr	r3, [r3, #12]
 8002d9c:	0a1b      	lsrs	r3, r3, #8
 8002d9e:	f003 0307 	and.w	r3, r3, #7
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bc80      	pop	{r7}
 8002da8:	4770      	bx	lr
 8002daa:	bf00      	nop
 8002dac:	e000ed00 	.word	0xe000ed00

08002db0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b083      	sub	sp, #12
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	4603      	mov	r3, r0
 8002db8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	db0b      	blt.n	8002dda <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002dc2:	79fb      	ldrb	r3, [r7, #7]
 8002dc4:	f003 021f 	and.w	r2, r3, #31
 8002dc8:	4906      	ldr	r1, [pc, #24]	; (8002de4 <__NVIC_EnableIRQ+0x34>)
 8002dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dce:	095b      	lsrs	r3, r3, #5
 8002dd0:	2001      	movs	r0, #1
 8002dd2:	fa00 f202 	lsl.w	r2, r0, r2
 8002dd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002dda:	bf00      	nop
 8002ddc:	370c      	adds	r7, #12
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bc80      	pop	{r7}
 8002de2:	4770      	bx	lr
 8002de4:	e000e100 	.word	0xe000e100

08002de8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b083      	sub	sp, #12
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	4603      	mov	r3, r0
 8002df0:	6039      	str	r1, [r7, #0]
 8002df2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002df4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	db0a      	blt.n	8002e12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	b2da      	uxtb	r2, r3
 8002e00:	490c      	ldr	r1, [pc, #48]	; (8002e34 <__NVIC_SetPriority+0x4c>)
 8002e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e06:	0112      	lsls	r2, r2, #4
 8002e08:	b2d2      	uxtb	r2, r2
 8002e0a:	440b      	add	r3, r1
 8002e0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e10:	e00a      	b.n	8002e28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	b2da      	uxtb	r2, r3
 8002e16:	4908      	ldr	r1, [pc, #32]	; (8002e38 <__NVIC_SetPriority+0x50>)
 8002e18:	79fb      	ldrb	r3, [r7, #7]
 8002e1a:	f003 030f 	and.w	r3, r3, #15
 8002e1e:	3b04      	subs	r3, #4
 8002e20:	0112      	lsls	r2, r2, #4
 8002e22:	b2d2      	uxtb	r2, r2
 8002e24:	440b      	add	r3, r1
 8002e26:	761a      	strb	r2, [r3, #24]
}
 8002e28:	bf00      	nop
 8002e2a:	370c      	adds	r7, #12
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bc80      	pop	{r7}
 8002e30:	4770      	bx	lr
 8002e32:	bf00      	nop
 8002e34:	e000e100 	.word	0xe000e100
 8002e38:	e000ed00 	.word	0xe000ed00

08002e3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b089      	sub	sp, #36	; 0x24
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	60f8      	str	r0, [r7, #12]
 8002e44:	60b9      	str	r1, [r7, #8]
 8002e46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	f003 0307 	and.w	r3, r3, #7
 8002e4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e50:	69fb      	ldr	r3, [r7, #28]
 8002e52:	f1c3 0307 	rsb	r3, r3, #7
 8002e56:	2b04      	cmp	r3, #4
 8002e58:	bf28      	it	cs
 8002e5a:	2304      	movcs	r3, #4
 8002e5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e5e:	69fb      	ldr	r3, [r7, #28]
 8002e60:	3304      	adds	r3, #4
 8002e62:	2b06      	cmp	r3, #6
 8002e64:	d902      	bls.n	8002e6c <NVIC_EncodePriority+0x30>
 8002e66:	69fb      	ldr	r3, [r7, #28]
 8002e68:	3b03      	subs	r3, #3
 8002e6a:	e000      	b.n	8002e6e <NVIC_EncodePriority+0x32>
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e70:	f04f 32ff 	mov.w	r2, #4294967295
 8002e74:	69bb      	ldr	r3, [r7, #24]
 8002e76:	fa02 f303 	lsl.w	r3, r2, r3
 8002e7a:	43da      	mvns	r2, r3
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	401a      	ands	r2, r3
 8002e80:	697b      	ldr	r3, [r7, #20]
 8002e82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e84:	f04f 31ff 	mov.w	r1, #4294967295
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e8e:	43d9      	mvns	r1, r3
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e94:	4313      	orrs	r3, r2
         );
}
 8002e96:	4618      	mov	r0, r3
 8002e98:	3724      	adds	r7, #36	; 0x24
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bc80      	pop	{r7}
 8002e9e:	4770      	bx	lr

08002ea0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b082      	sub	sp, #8
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	3b01      	subs	r3, #1
 8002eac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002eb0:	d301      	bcc.n	8002eb6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e00f      	b.n	8002ed6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002eb6:	4a0a      	ldr	r2, [pc, #40]	; (8002ee0 <SysTick_Config+0x40>)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	3b01      	subs	r3, #1
 8002ebc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ebe:	210f      	movs	r1, #15
 8002ec0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ec4:	f7ff ff90 	bl	8002de8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ec8:	4b05      	ldr	r3, [pc, #20]	; (8002ee0 <SysTick_Config+0x40>)
 8002eca:	2200      	movs	r2, #0
 8002ecc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ece:	4b04      	ldr	r3, [pc, #16]	; (8002ee0 <SysTick_Config+0x40>)
 8002ed0:	2207      	movs	r2, #7
 8002ed2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ed4:	2300      	movs	r3, #0
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	3708      	adds	r7, #8
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	e000e010 	.word	0xe000e010

08002ee4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b082      	sub	sp, #8
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002eec:	6878      	ldr	r0, [r7, #4]
 8002eee:	f7ff ff2d 	bl	8002d4c <__NVIC_SetPriorityGrouping>
}
 8002ef2:	bf00      	nop
 8002ef4:	3708      	adds	r7, #8
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bd80      	pop	{r7, pc}

08002efa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002efa:	b580      	push	{r7, lr}
 8002efc:	b086      	sub	sp, #24
 8002efe:	af00      	add	r7, sp, #0
 8002f00:	4603      	mov	r3, r0
 8002f02:	60b9      	str	r1, [r7, #8]
 8002f04:	607a      	str	r2, [r7, #4]
 8002f06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f0c:	f7ff ff42 	bl	8002d94 <__NVIC_GetPriorityGrouping>
 8002f10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f12:	687a      	ldr	r2, [r7, #4]
 8002f14:	68b9      	ldr	r1, [r7, #8]
 8002f16:	6978      	ldr	r0, [r7, #20]
 8002f18:	f7ff ff90 	bl	8002e3c <NVIC_EncodePriority>
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f22:	4611      	mov	r1, r2
 8002f24:	4618      	mov	r0, r3
 8002f26:	f7ff ff5f 	bl	8002de8 <__NVIC_SetPriority>
}
 8002f2a:	bf00      	nop
 8002f2c:	3718      	adds	r7, #24
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}

08002f32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f32:	b580      	push	{r7, lr}
 8002f34:	b082      	sub	sp, #8
 8002f36:	af00      	add	r7, sp, #0
 8002f38:	4603      	mov	r3, r0
 8002f3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f40:	4618      	mov	r0, r3
 8002f42:	f7ff ff35 	bl	8002db0 <__NVIC_EnableIRQ>
}
 8002f46:	bf00      	nop
 8002f48:	3708      	adds	r7, #8
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}

08002f4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f4e:	b580      	push	{r7, lr}
 8002f50:	b082      	sub	sp, #8
 8002f52:	af00      	add	r7, sp, #0
 8002f54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f56:	6878      	ldr	r0, [r7, #4]
 8002f58:	f7ff ffa2 	bl	8002ea0 <SysTick_Config>
 8002f5c:	4603      	mov	r3, r0
}
 8002f5e:	4618      	mov	r0, r3
 8002f60:	3708      	adds	r7, #8
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bd80      	pop	{r7, pc}
	...

08002f68 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b085      	sub	sp, #20
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002f70:	2300      	movs	r3, #0
 8002f72:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d101      	bne.n	8002f7e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e043      	b.n	8003006 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	461a      	mov	r2, r3
 8002f84:	4b22      	ldr	r3, [pc, #136]	; (8003010 <HAL_DMA_Init+0xa8>)
 8002f86:	4413      	add	r3, r2
 8002f88:	4a22      	ldr	r2, [pc, #136]	; (8003014 <HAL_DMA_Init+0xac>)
 8002f8a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f8e:	091b      	lsrs	r3, r3, #4
 8002f90:	009a      	lsls	r2, r3, #2
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	4a1f      	ldr	r2, [pc, #124]	; (8003018 <HAL_DMA_Init+0xb0>)
 8002f9a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2202      	movs	r2, #2
 8002fa0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002fb2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002fb6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002fc0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	68db      	ldr	r3, [r3, #12]
 8002fc6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002fcc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	695b      	ldr	r3, [r3, #20]
 8002fd2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fd8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	69db      	ldr	r3, [r3, #28]
 8002fde:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002fe0:	68fa      	ldr	r2, [r7, #12]
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	68fa      	ldr	r2, [r7, #12]
 8002fec:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2200      	movs	r2, #0
 8003000:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003004:	2300      	movs	r3, #0
}
 8003006:	4618      	mov	r0, r3
 8003008:	3714      	adds	r7, #20
 800300a:	46bd      	mov	sp, r7
 800300c:	bc80      	pop	{r7}
 800300e:	4770      	bx	lr
 8003010:	bffdfff8 	.word	0xbffdfff8
 8003014:	cccccccd 	.word	0xcccccccd
 8003018:	40020000 	.word	0x40020000

0800301c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b086      	sub	sp, #24
 8003020:	af00      	add	r7, sp, #0
 8003022:	60f8      	str	r0, [r7, #12]
 8003024:	60b9      	str	r1, [r7, #8]
 8003026:	607a      	str	r2, [r7, #4]
 8003028:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800302a:	2300      	movs	r3, #0
 800302c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003034:	2b01      	cmp	r3, #1
 8003036:	d101      	bne.n	800303c <HAL_DMA_Start_IT+0x20>
 8003038:	2302      	movs	r3, #2
 800303a:	e04a      	b.n	80030d2 <HAL_DMA_Start_IT+0xb6>
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	2201      	movs	r2, #1
 8003040:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800304a:	2b01      	cmp	r3, #1
 800304c:	d13a      	bne.n	80030c4 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	2202      	movs	r2, #2
 8003052:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	2200      	movs	r2, #0
 800305a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	681a      	ldr	r2, [r3, #0]
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f022 0201 	bic.w	r2, r2, #1
 800306a:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	687a      	ldr	r2, [r7, #4]
 8003070:	68b9      	ldr	r1, [r7, #8]
 8003072:	68f8      	ldr	r0, [r7, #12]
 8003074:	f000 f9ae 	bl	80033d4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800307c:	2b00      	cmp	r3, #0
 800307e:	d008      	beq.n	8003092 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	681a      	ldr	r2, [r3, #0]
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f042 020e 	orr.w	r2, r2, #14
 800308e:	601a      	str	r2, [r3, #0]
 8003090:	e00f      	b.n	80030b2 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	681a      	ldr	r2, [r3, #0]
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f022 0204 	bic.w	r2, r2, #4
 80030a0:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	681a      	ldr	r2, [r3, #0]
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f042 020a 	orr.w	r2, r2, #10
 80030b0:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	681a      	ldr	r2, [r3, #0]
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f042 0201 	orr.w	r2, r2, #1
 80030c0:	601a      	str	r2, [r3, #0]
 80030c2:	e005      	b.n	80030d0 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	2200      	movs	r2, #0
 80030c8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80030cc:	2302      	movs	r3, #2
 80030ce:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80030d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	3718      	adds	r7, #24
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}
	...

080030dc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80030dc:	b580      	push	{r7, lr}
 80030de:	b084      	sub	sp, #16
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030e4:	2300      	movs	r3, #0
 80030e6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80030ee:	2b02      	cmp	r3, #2
 80030f0:	d005      	beq.n	80030fe <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2204      	movs	r2, #4
 80030f6:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80030f8:	2301      	movs	r3, #1
 80030fa:	73fb      	strb	r3, [r7, #15]
 80030fc:	e051      	b.n	80031a2 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f022 020e 	bic.w	r2, r2, #14
 800310c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	681a      	ldr	r2, [r3, #0]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f022 0201 	bic.w	r2, r2, #1
 800311c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4a22      	ldr	r2, [pc, #136]	; (80031ac <HAL_DMA_Abort_IT+0xd0>)
 8003124:	4293      	cmp	r3, r2
 8003126:	d029      	beq.n	800317c <HAL_DMA_Abort_IT+0xa0>
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a20      	ldr	r2, [pc, #128]	; (80031b0 <HAL_DMA_Abort_IT+0xd4>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d022      	beq.n	8003178 <HAL_DMA_Abort_IT+0x9c>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a1f      	ldr	r2, [pc, #124]	; (80031b4 <HAL_DMA_Abort_IT+0xd8>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d01a      	beq.n	8003172 <HAL_DMA_Abort_IT+0x96>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a1d      	ldr	r2, [pc, #116]	; (80031b8 <HAL_DMA_Abort_IT+0xdc>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d012      	beq.n	800316c <HAL_DMA_Abort_IT+0x90>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a1c      	ldr	r2, [pc, #112]	; (80031bc <HAL_DMA_Abort_IT+0xe0>)
 800314c:	4293      	cmp	r3, r2
 800314e:	d00a      	beq.n	8003166 <HAL_DMA_Abort_IT+0x8a>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4a1a      	ldr	r2, [pc, #104]	; (80031c0 <HAL_DMA_Abort_IT+0xe4>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d102      	bne.n	8003160 <HAL_DMA_Abort_IT+0x84>
 800315a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800315e:	e00e      	b.n	800317e <HAL_DMA_Abort_IT+0xa2>
 8003160:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003164:	e00b      	b.n	800317e <HAL_DMA_Abort_IT+0xa2>
 8003166:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800316a:	e008      	b.n	800317e <HAL_DMA_Abort_IT+0xa2>
 800316c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003170:	e005      	b.n	800317e <HAL_DMA_Abort_IT+0xa2>
 8003172:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003176:	e002      	b.n	800317e <HAL_DMA_Abort_IT+0xa2>
 8003178:	2310      	movs	r3, #16
 800317a:	e000      	b.n	800317e <HAL_DMA_Abort_IT+0xa2>
 800317c:	2301      	movs	r3, #1
 800317e:	4a11      	ldr	r2, [pc, #68]	; (80031c4 <HAL_DMA_Abort_IT+0xe8>)
 8003180:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2201      	movs	r2, #1
 8003186:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2200      	movs	r2, #0
 800318e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003196:	2b00      	cmp	r3, #0
 8003198:	d003      	beq.n	80031a2 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800319e:	6878      	ldr	r0, [r7, #4]
 80031a0:	4798      	blx	r3
    } 
  }
  return status;
 80031a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	3710      	adds	r7, #16
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}
 80031ac:	40020008 	.word	0x40020008
 80031b0:	4002001c 	.word	0x4002001c
 80031b4:	40020030 	.word	0x40020030
 80031b8:	40020044 	.word	0x40020044
 80031bc:	40020058 	.word	0x40020058
 80031c0:	4002006c 	.word	0x4002006c
 80031c4:	40020000 	.word	0x40020000

080031c8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b084      	sub	sp, #16
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031e4:	2204      	movs	r2, #4
 80031e6:	409a      	lsls	r2, r3
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	4013      	ands	r3, r2
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d04f      	beq.n	8003290 <HAL_DMA_IRQHandler+0xc8>
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	f003 0304 	and.w	r3, r3, #4
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d04a      	beq.n	8003290 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f003 0320 	and.w	r3, r3, #32
 8003204:	2b00      	cmp	r3, #0
 8003206:	d107      	bne.n	8003218 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f022 0204 	bic.w	r2, r2, #4
 8003216:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a66      	ldr	r2, [pc, #408]	; (80033b8 <HAL_DMA_IRQHandler+0x1f0>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d029      	beq.n	8003276 <HAL_DMA_IRQHandler+0xae>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a65      	ldr	r2, [pc, #404]	; (80033bc <HAL_DMA_IRQHandler+0x1f4>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d022      	beq.n	8003272 <HAL_DMA_IRQHandler+0xaa>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a63      	ldr	r2, [pc, #396]	; (80033c0 <HAL_DMA_IRQHandler+0x1f8>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d01a      	beq.n	800326c <HAL_DMA_IRQHandler+0xa4>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a62      	ldr	r2, [pc, #392]	; (80033c4 <HAL_DMA_IRQHandler+0x1fc>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d012      	beq.n	8003266 <HAL_DMA_IRQHandler+0x9e>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a60      	ldr	r2, [pc, #384]	; (80033c8 <HAL_DMA_IRQHandler+0x200>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d00a      	beq.n	8003260 <HAL_DMA_IRQHandler+0x98>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a5f      	ldr	r2, [pc, #380]	; (80033cc <HAL_DMA_IRQHandler+0x204>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d102      	bne.n	800325a <HAL_DMA_IRQHandler+0x92>
 8003254:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003258:	e00e      	b.n	8003278 <HAL_DMA_IRQHandler+0xb0>
 800325a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800325e:	e00b      	b.n	8003278 <HAL_DMA_IRQHandler+0xb0>
 8003260:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003264:	e008      	b.n	8003278 <HAL_DMA_IRQHandler+0xb0>
 8003266:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800326a:	e005      	b.n	8003278 <HAL_DMA_IRQHandler+0xb0>
 800326c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003270:	e002      	b.n	8003278 <HAL_DMA_IRQHandler+0xb0>
 8003272:	2340      	movs	r3, #64	; 0x40
 8003274:	e000      	b.n	8003278 <HAL_DMA_IRQHandler+0xb0>
 8003276:	2304      	movs	r3, #4
 8003278:	4a55      	ldr	r2, [pc, #340]	; (80033d0 <HAL_DMA_IRQHandler+0x208>)
 800327a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003280:	2b00      	cmp	r3, #0
 8003282:	f000 8094 	beq.w	80033ae <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800328a:	6878      	ldr	r0, [r7, #4]
 800328c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800328e:	e08e      	b.n	80033ae <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003294:	2202      	movs	r2, #2
 8003296:	409a      	lsls	r2, r3
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	4013      	ands	r3, r2
 800329c:	2b00      	cmp	r3, #0
 800329e:	d056      	beq.n	800334e <HAL_DMA_IRQHandler+0x186>
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	f003 0302 	and.w	r3, r3, #2
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d051      	beq.n	800334e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f003 0320 	and.w	r3, r3, #32
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d10b      	bne.n	80032d0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f022 020a 	bic.w	r2, r2, #10
 80032c6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2201      	movs	r2, #1
 80032cc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a38      	ldr	r2, [pc, #224]	; (80033b8 <HAL_DMA_IRQHandler+0x1f0>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d029      	beq.n	800332e <HAL_DMA_IRQHandler+0x166>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a37      	ldr	r2, [pc, #220]	; (80033bc <HAL_DMA_IRQHandler+0x1f4>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d022      	beq.n	800332a <HAL_DMA_IRQHandler+0x162>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a35      	ldr	r2, [pc, #212]	; (80033c0 <HAL_DMA_IRQHandler+0x1f8>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d01a      	beq.n	8003324 <HAL_DMA_IRQHandler+0x15c>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a34      	ldr	r2, [pc, #208]	; (80033c4 <HAL_DMA_IRQHandler+0x1fc>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d012      	beq.n	800331e <HAL_DMA_IRQHandler+0x156>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a32      	ldr	r2, [pc, #200]	; (80033c8 <HAL_DMA_IRQHandler+0x200>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d00a      	beq.n	8003318 <HAL_DMA_IRQHandler+0x150>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a31      	ldr	r2, [pc, #196]	; (80033cc <HAL_DMA_IRQHandler+0x204>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d102      	bne.n	8003312 <HAL_DMA_IRQHandler+0x14a>
 800330c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003310:	e00e      	b.n	8003330 <HAL_DMA_IRQHandler+0x168>
 8003312:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003316:	e00b      	b.n	8003330 <HAL_DMA_IRQHandler+0x168>
 8003318:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800331c:	e008      	b.n	8003330 <HAL_DMA_IRQHandler+0x168>
 800331e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003322:	e005      	b.n	8003330 <HAL_DMA_IRQHandler+0x168>
 8003324:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003328:	e002      	b.n	8003330 <HAL_DMA_IRQHandler+0x168>
 800332a:	2320      	movs	r3, #32
 800332c:	e000      	b.n	8003330 <HAL_DMA_IRQHandler+0x168>
 800332e:	2302      	movs	r3, #2
 8003330:	4a27      	ldr	r2, [pc, #156]	; (80033d0 <HAL_DMA_IRQHandler+0x208>)
 8003332:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2200      	movs	r2, #0
 8003338:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003340:	2b00      	cmp	r3, #0
 8003342:	d034      	beq.n	80033ae <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003348:	6878      	ldr	r0, [r7, #4]
 800334a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800334c:	e02f      	b.n	80033ae <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003352:	2208      	movs	r2, #8
 8003354:	409a      	lsls	r2, r3
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	4013      	ands	r3, r2
 800335a:	2b00      	cmp	r3, #0
 800335c:	d028      	beq.n	80033b0 <HAL_DMA_IRQHandler+0x1e8>
 800335e:	68bb      	ldr	r3, [r7, #8]
 8003360:	f003 0308 	and.w	r3, r3, #8
 8003364:	2b00      	cmp	r3, #0
 8003366:	d023      	beq.n	80033b0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	681a      	ldr	r2, [r3, #0]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f022 020e 	bic.w	r2, r2, #14
 8003376:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003380:	2101      	movs	r1, #1
 8003382:	fa01 f202 	lsl.w	r2, r1, r2
 8003386:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2201      	movs	r2, #1
 800338c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2201      	movs	r2, #1
 8003392:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2200      	movs	r2, #0
 800339a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d004      	beq.n	80033b0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033aa:	6878      	ldr	r0, [r7, #4]
 80033ac:	4798      	blx	r3
    }
  }
  return;
 80033ae:	bf00      	nop
 80033b0:	bf00      	nop
}
 80033b2:	3710      	adds	r7, #16
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}
 80033b8:	40020008 	.word	0x40020008
 80033bc:	4002001c 	.word	0x4002001c
 80033c0:	40020030 	.word	0x40020030
 80033c4:	40020044 	.word	0x40020044
 80033c8:	40020058 	.word	0x40020058
 80033cc:	4002006c 	.word	0x4002006c
 80033d0:	40020000 	.word	0x40020000

080033d4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b085      	sub	sp, #20
 80033d8:	af00      	add	r7, sp, #0
 80033da:	60f8      	str	r0, [r7, #12]
 80033dc:	60b9      	str	r1, [r7, #8]
 80033de:	607a      	str	r2, [r7, #4]
 80033e0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033ea:	2101      	movs	r1, #1
 80033ec:	fa01 f202 	lsl.w	r2, r1, r2
 80033f0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	683a      	ldr	r2, [r7, #0]
 80033f8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	2b10      	cmp	r3, #16
 8003400:	d108      	bne.n	8003414 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	687a      	ldr	r2, [r7, #4]
 8003408:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	68ba      	ldr	r2, [r7, #8]
 8003410:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003412:	e007      	b.n	8003424 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	68ba      	ldr	r2, [r7, #8]
 800341a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	687a      	ldr	r2, [r7, #4]
 8003422:	60da      	str	r2, [r3, #12]
}
 8003424:	bf00      	nop
 8003426:	3714      	adds	r7, #20
 8003428:	46bd      	mov	sp, r7
 800342a:	bc80      	pop	{r7}
 800342c:	4770      	bx	lr
	...

08003430 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003430:	b480      	push	{r7}
 8003432:	b08b      	sub	sp, #44	; 0x2c
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
 8003438:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800343a:	2300      	movs	r3, #0
 800343c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800343e:	2300      	movs	r3, #0
 8003440:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003442:	e169      	b.n	8003718 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003444:	2201      	movs	r2, #1
 8003446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003448:	fa02 f303 	lsl.w	r3, r2, r3
 800344c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	69fa      	ldr	r2, [r7, #28]
 8003454:	4013      	ands	r3, r2
 8003456:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003458:	69ba      	ldr	r2, [r7, #24]
 800345a:	69fb      	ldr	r3, [r7, #28]
 800345c:	429a      	cmp	r2, r3
 800345e:	f040 8158 	bne.w	8003712 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	4a9a      	ldr	r2, [pc, #616]	; (80036d0 <HAL_GPIO_Init+0x2a0>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d05e      	beq.n	800352a <HAL_GPIO_Init+0xfa>
 800346c:	4a98      	ldr	r2, [pc, #608]	; (80036d0 <HAL_GPIO_Init+0x2a0>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d875      	bhi.n	800355e <HAL_GPIO_Init+0x12e>
 8003472:	4a98      	ldr	r2, [pc, #608]	; (80036d4 <HAL_GPIO_Init+0x2a4>)
 8003474:	4293      	cmp	r3, r2
 8003476:	d058      	beq.n	800352a <HAL_GPIO_Init+0xfa>
 8003478:	4a96      	ldr	r2, [pc, #600]	; (80036d4 <HAL_GPIO_Init+0x2a4>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d86f      	bhi.n	800355e <HAL_GPIO_Init+0x12e>
 800347e:	4a96      	ldr	r2, [pc, #600]	; (80036d8 <HAL_GPIO_Init+0x2a8>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d052      	beq.n	800352a <HAL_GPIO_Init+0xfa>
 8003484:	4a94      	ldr	r2, [pc, #592]	; (80036d8 <HAL_GPIO_Init+0x2a8>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d869      	bhi.n	800355e <HAL_GPIO_Init+0x12e>
 800348a:	4a94      	ldr	r2, [pc, #592]	; (80036dc <HAL_GPIO_Init+0x2ac>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d04c      	beq.n	800352a <HAL_GPIO_Init+0xfa>
 8003490:	4a92      	ldr	r2, [pc, #584]	; (80036dc <HAL_GPIO_Init+0x2ac>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d863      	bhi.n	800355e <HAL_GPIO_Init+0x12e>
 8003496:	4a92      	ldr	r2, [pc, #584]	; (80036e0 <HAL_GPIO_Init+0x2b0>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d046      	beq.n	800352a <HAL_GPIO_Init+0xfa>
 800349c:	4a90      	ldr	r2, [pc, #576]	; (80036e0 <HAL_GPIO_Init+0x2b0>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d85d      	bhi.n	800355e <HAL_GPIO_Init+0x12e>
 80034a2:	2b12      	cmp	r3, #18
 80034a4:	d82a      	bhi.n	80034fc <HAL_GPIO_Init+0xcc>
 80034a6:	2b12      	cmp	r3, #18
 80034a8:	d859      	bhi.n	800355e <HAL_GPIO_Init+0x12e>
 80034aa:	a201      	add	r2, pc, #4	; (adr r2, 80034b0 <HAL_GPIO_Init+0x80>)
 80034ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034b0:	0800352b 	.word	0x0800352b
 80034b4:	08003505 	.word	0x08003505
 80034b8:	08003517 	.word	0x08003517
 80034bc:	08003559 	.word	0x08003559
 80034c0:	0800355f 	.word	0x0800355f
 80034c4:	0800355f 	.word	0x0800355f
 80034c8:	0800355f 	.word	0x0800355f
 80034cc:	0800355f 	.word	0x0800355f
 80034d0:	0800355f 	.word	0x0800355f
 80034d4:	0800355f 	.word	0x0800355f
 80034d8:	0800355f 	.word	0x0800355f
 80034dc:	0800355f 	.word	0x0800355f
 80034e0:	0800355f 	.word	0x0800355f
 80034e4:	0800355f 	.word	0x0800355f
 80034e8:	0800355f 	.word	0x0800355f
 80034ec:	0800355f 	.word	0x0800355f
 80034f0:	0800355f 	.word	0x0800355f
 80034f4:	0800350d 	.word	0x0800350d
 80034f8:	08003521 	.word	0x08003521
 80034fc:	4a79      	ldr	r2, [pc, #484]	; (80036e4 <HAL_GPIO_Init+0x2b4>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d013      	beq.n	800352a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003502:	e02c      	b.n	800355e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	68db      	ldr	r3, [r3, #12]
 8003508:	623b      	str	r3, [r7, #32]
          break;
 800350a:	e029      	b.n	8003560 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	68db      	ldr	r3, [r3, #12]
 8003510:	3304      	adds	r3, #4
 8003512:	623b      	str	r3, [r7, #32]
          break;
 8003514:	e024      	b.n	8003560 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	68db      	ldr	r3, [r3, #12]
 800351a:	3308      	adds	r3, #8
 800351c:	623b      	str	r3, [r7, #32]
          break;
 800351e:	e01f      	b.n	8003560 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	68db      	ldr	r3, [r3, #12]
 8003524:	330c      	adds	r3, #12
 8003526:	623b      	str	r3, [r7, #32]
          break;
 8003528:	e01a      	b.n	8003560 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	689b      	ldr	r3, [r3, #8]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d102      	bne.n	8003538 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003532:	2304      	movs	r3, #4
 8003534:	623b      	str	r3, [r7, #32]
          break;
 8003536:	e013      	b.n	8003560 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	2b01      	cmp	r3, #1
 800353e:	d105      	bne.n	800354c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003540:	2308      	movs	r3, #8
 8003542:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	69fa      	ldr	r2, [r7, #28]
 8003548:	611a      	str	r2, [r3, #16]
          break;
 800354a:	e009      	b.n	8003560 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800354c:	2308      	movs	r3, #8
 800354e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	69fa      	ldr	r2, [r7, #28]
 8003554:	615a      	str	r2, [r3, #20]
          break;
 8003556:	e003      	b.n	8003560 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003558:	2300      	movs	r3, #0
 800355a:	623b      	str	r3, [r7, #32]
          break;
 800355c:	e000      	b.n	8003560 <HAL_GPIO_Init+0x130>
          break;
 800355e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003560:	69bb      	ldr	r3, [r7, #24]
 8003562:	2bff      	cmp	r3, #255	; 0xff
 8003564:	d801      	bhi.n	800356a <HAL_GPIO_Init+0x13a>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	e001      	b.n	800356e <HAL_GPIO_Init+0x13e>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	3304      	adds	r3, #4
 800356e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003570:	69bb      	ldr	r3, [r7, #24]
 8003572:	2bff      	cmp	r3, #255	; 0xff
 8003574:	d802      	bhi.n	800357c <HAL_GPIO_Init+0x14c>
 8003576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003578:	009b      	lsls	r3, r3, #2
 800357a:	e002      	b.n	8003582 <HAL_GPIO_Init+0x152>
 800357c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800357e:	3b08      	subs	r3, #8
 8003580:	009b      	lsls	r3, r3, #2
 8003582:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003584:	697b      	ldr	r3, [r7, #20]
 8003586:	681a      	ldr	r2, [r3, #0]
 8003588:	210f      	movs	r1, #15
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	fa01 f303 	lsl.w	r3, r1, r3
 8003590:	43db      	mvns	r3, r3
 8003592:	401a      	ands	r2, r3
 8003594:	6a39      	ldr	r1, [r7, #32]
 8003596:	693b      	ldr	r3, [r7, #16]
 8003598:	fa01 f303 	lsl.w	r3, r1, r3
 800359c:	431a      	orrs	r2, r3
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	f000 80b1 	beq.w	8003712 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80035b0:	4b4d      	ldr	r3, [pc, #308]	; (80036e8 <HAL_GPIO_Init+0x2b8>)
 80035b2:	699b      	ldr	r3, [r3, #24]
 80035b4:	4a4c      	ldr	r2, [pc, #304]	; (80036e8 <HAL_GPIO_Init+0x2b8>)
 80035b6:	f043 0301 	orr.w	r3, r3, #1
 80035ba:	6193      	str	r3, [r2, #24]
 80035bc:	4b4a      	ldr	r3, [pc, #296]	; (80036e8 <HAL_GPIO_Init+0x2b8>)
 80035be:	699b      	ldr	r3, [r3, #24]
 80035c0:	f003 0301 	and.w	r3, r3, #1
 80035c4:	60bb      	str	r3, [r7, #8]
 80035c6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80035c8:	4a48      	ldr	r2, [pc, #288]	; (80036ec <HAL_GPIO_Init+0x2bc>)
 80035ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035cc:	089b      	lsrs	r3, r3, #2
 80035ce:	3302      	adds	r3, #2
 80035d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035d4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80035d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035d8:	f003 0303 	and.w	r3, r3, #3
 80035dc:	009b      	lsls	r3, r3, #2
 80035de:	220f      	movs	r2, #15
 80035e0:	fa02 f303 	lsl.w	r3, r2, r3
 80035e4:	43db      	mvns	r3, r3
 80035e6:	68fa      	ldr	r2, [r7, #12]
 80035e8:	4013      	ands	r3, r2
 80035ea:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	4a40      	ldr	r2, [pc, #256]	; (80036f0 <HAL_GPIO_Init+0x2c0>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d013      	beq.n	800361c <HAL_GPIO_Init+0x1ec>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	4a3f      	ldr	r2, [pc, #252]	; (80036f4 <HAL_GPIO_Init+0x2c4>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d00d      	beq.n	8003618 <HAL_GPIO_Init+0x1e8>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	4a3e      	ldr	r2, [pc, #248]	; (80036f8 <HAL_GPIO_Init+0x2c8>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d007      	beq.n	8003614 <HAL_GPIO_Init+0x1e4>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	4a3d      	ldr	r2, [pc, #244]	; (80036fc <HAL_GPIO_Init+0x2cc>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d101      	bne.n	8003610 <HAL_GPIO_Init+0x1e0>
 800360c:	2303      	movs	r3, #3
 800360e:	e006      	b.n	800361e <HAL_GPIO_Init+0x1ee>
 8003610:	2304      	movs	r3, #4
 8003612:	e004      	b.n	800361e <HAL_GPIO_Init+0x1ee>
 8003614:	2302      	movs	r3, #2
 8003616:	e002      	b.n	800361e <HAL_GPIO_Init+0x1ee>
 8003618:	2301      	movs	r3, #1
 800361a:	e000      	b.n	800361e <HAL_GPIO_Init+0x1ee>
 800361c:	2300      	movs	r3, #0
 800361e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003620:	f002 0203 	and.w	r2, r2, #3
 8003624:	0092      	lsls	r2, r2, #2
 8003626:	4093      	lsls	r3, r2
 8003628:	68fa      	ldr	r2, [r7, #12]
 800362a:	4313      	orrs	r3, r2
 800362c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800362e:	492f      	ldr	r1, [pc, #188]	; (80036ec <HAL_GPIO_Init+0x2bc>)
 8003630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003632:	089b      	lsrs	r3, r3, #2
 8003634:	3302      	adds	r3, #2
 8003636:	68fa      	ldr	r2, [r7, #12]
 8003638:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003644:	2b00      	cmp	r3, #0
 8003646:	d006      	beq.n	8003656 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003648:	4b2d      	ldr	r3, [pc, #180]	; (8003700 <HAL_GPIO_Init+0x2d0>)
 800364a:	681a      	ldr	r2, [r3, #0]
 800364c:	492c      	ldr	r1, [pc, #176]	; (8003700 <HAL_GPIO_Init+0x2d0>)
 800364e:	69bb      	ldr	r3, [r7, #24]
 8003650:	4313      	orrs	r3, r2
 8003652:	600b      	str	r3, [r1, #0]
 8003654:	e006      	b.n	8003664 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003656:	4b2a      	ldr	r3, [pc, #168]	; (8003700 <HAL_GPIO_Init+0x2d0>)
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	69bb      	ldr	r3, [r7, #24]
 800365c:	43db      	mvns	r3, r3
 800365e:	4928      	ldr	r1, [pc, #160]	; (8003700 <HAL_GPIO_Init+0x2d0>)
 8003660:	4013      	ands	r3, r2
 8003662:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800366c:	2b00      	cmp	r3, #0
 800366e:	d006      	beq.n	800367e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003670:	4b23      	ldr	r3, [pc, #140]	; (8003700 <HAL_GPIO_Init+0x2d0>)
 8003672:	685a      	ldr	r2, [r3, #4]
 8003674:	4922      	ldr	r1, [pc, #136]	; (8003700 <HAL_GPIO_Init+0x2d0>)
 8003676:	69bb      	ldr	r3, [r7, #24]
 8003678:	4313      	orrs	r3, r2
 800367a:	604b      	str	r3, [r1, #4]
 800367c:	e006      	b.n	800368c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800367e:	4b20      	ldr	r3, [pc, #128]	; (8003700 <HAL_GPIO_Init+0x2d0>)
 8003680:	685a      	ldr	r2, [r3, #4]
 8003682:	69bb      	ldr	r3, [r7, #24]
 8003684:	43db      	mvns	r3, r3
 8003686:	491e      	ldr	r1, [pc, #120]	; (8003700 <HAL_GPIO_Init+0x2d0>)
 8003688:	4013      	ands	r3, r2
 800368a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003694:	2b00      	cmp	r3, #0
 8003696:	d006      	beq.n	80036a6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003698:	4b19      	ldr	r3, [pc, #100]	; (8003700 <HAL_GPIO_Init+0x2d0>)
 800369a:	689a      	ldr	r2, [r3, #8]
 800369c:	4918      	ldr	r1, [pc, #96]	; (8003700 <HAL_GPIO_Init+0x2d0>)
 800369e:	69bb      	ldr	r3, [r7, #24]
 80036a0:	4313      	orrs	r3, r2
 80036a2:	608b      	str	r3, [r1, #8]
 80036a4:	e006      	b.n	80036b4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80036a6:	4b16      	ldr	r3, [pc, #88]	; (8003700 <HAL_GPIO_Init+0x2d0>)
 80036a8:	689a      	ldr	r2, [r3, #8]
 80036aa:	69bb      	ldr	r3, [r7, #24]
 80036ac:	43db      	mvns	r3, r3
 80036ae:	4914      	ldr	r1, [pc, #80]	; (8003700 <HAL_GPIO_Init+0x2d0>)
 80036b0:	4013      	ands	r3, r2
 80036b2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d021      	beq.n	8003704 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80036c0:	4b0f      	ldr	r3, [pc, #60]	; (8003700 <HAL_GPIO_Init+0x2d0>)
 80036c2:	68da      	ldr	r2, [r3, #12]
 80036c4:	490e      	ldr	r1, [pc, #56]	; (8003700 <HAL_GPIO_Init+0x2d0>)
 80036c6:	69bb      	ldr	r3, [r7, #24]
 80036c8:	4313      	orrs	r3, r2
 80036ca:	60cb      	str	r3, [r1, #12]
 80036cc:	e021      	b.n	8003712 <HAL_GPIO_Init+0x2e2>
 80036ce:	bf00      	nop
 80036d0:	10320000 	.word	0x10320000
 80036d4:	10310000 	.word	0x10310000
 80036d8:	10220000 	.word	0x10220000
 80036dc:	10210000 	.word	0x10210000
 80036e0:	10120000 	.word	0x10120000
 80036e4:	10110000 	.word	0x10110000
 80036e8:	40021000 	.word	0x40021000
 80036ec:	40010000 	.word	0x40010000
 80036f0:	40010800 	.word	0x40010800
 80036f4:	40010c00 	.word	0x40010c00
 80036f8:	40011000 	.word	0x40011000
 80036fc:	40011400 	.word	0x40011400
 8003700:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003704:	4b0b      	ldr	r3, [pc, #44]	; (8003734 <HAL_GPIO_Init+0x304>)
 8003706:	68da      	ldr	r2, [r3, #12]
 8003708:	69bb      	ldr	r3, [r7, #24]
 800370a:	43db      	mvns	r3, r3
 800370c:	4909      	ldr	r1, [pc, #36]	; (8003734 <HAL_GPIO_Init+0x304>)
 800370e:	4013      	ands	r3, r2
 8003710:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003714:	3301      	adds	r3, #1
 8003716:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	681a      	ldr	r2, [r3, #0]
 800371c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800371e:	fa22 f303 	lsr.w	r3, r2, r3
 8003722:	2b00      	cmp	r3, #0
 8003724:	f47f ae8e 	bne.w	8003444 <HAL_GPIO_Init+0x14>
  }
}
 8003728:	bf00      	nop
 800372a:	bf00      	nop
 800372c:	372c      	adds	r7, #44	; 0x2c
 800372e:	46bd      	mov	sp, r7
 8003730:	bc80      	pop	{r7}
 8003732:	4770      	bx	lr
 8003734:	40010400 	.word	0x40010400

08003738 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003738:	b480      	push	{r7}
 800373a:	b083      	sub	sp, #12
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
 8003740:	460b      	mov	r3, r1
 8003742:	807b      	strh	r3, [r7, #2]
 8003744:	4613      	mov	r3, r2
 8003746:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003748:	787b      	ldrb	r3, [r7, #1]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d003      	beq.n	8003756 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800374e:	887a      	ldrh	r2, [r7, #2]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003754:	e003      	b.n	800375e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003756:	887b      	ldrh	r3, [r7, #2]
 8003758:	041a      	lsls	r2, r3, #16
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	611a      	str	r2, [r3, #16]
}
 800375e:	bf00      	nop
 8003760:	370c      	adds	r7, #12
 8003762:	46bd      	mov	sp, r7
 8003764:	bc80      	pop	{r7}
 8003766:	4770      	bx	lr

08003768 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b086      	sub	sp, #24
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d101      	bne.n	800377a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	e26c      	b.n	8003c54 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f003 0301 	and.w	r3, r3, #1
 8003782:	2b00      	cmp	r3, #0
 8003784:	f000 8087 	beq.w	8003896 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003788:	4b92      	ldr	r3, [pc, #584]	; (80039d4 <HAL_RCC_OscConfig+0x26c>)
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	f003 030c 	and.w	r3, r3, #12
 8003790:	2b04      	cmp	r3, #4
 8003792:	d00c      	beq.n	80037ae <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003794:	4b8f      	ldr	r3, [pc, #572]	; (80039d4 <HAL_RCC_OscConfig+0x26c>)
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	f003 030c 	and.w	r3, r3, #12
 800379c:	2b08      	cmp	r3, #8
 800379e:	d112      	bne.n	80037c6 <HAL_RCC_OscConfig+0x5e>
 80037a0:	4b8c      	ldr	r3, [pc, #560]	; (80039d4 <HAL_RCC_OscConfig+0x26c>)
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037ac:	d10b      	bne.n	80037c6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037ae:	4b89      	ldr	r3, [pc, #548]	; (80039d4 <HAL_RCC_OscConfig+0x26c>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d06c      	beq.n	8003894 <HAL_RCC_OscConfig+0x12c>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d168      	bne.n	8003894 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e246      	b.n	8003c54 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037ce:	d106      	bne.n	80037de <HAL_RCC_OscConfig+0x76>
 80037d0:	4b80      	ldr	r3, [pc, #512]	; (80039d4 <HAL_RCC_OscConfig+0x26c>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a7f      	ldr	r2, [pc, #508]	; (80039d4 <HAL_RCC_OscConfig+0x26c>)
 80037d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037da:	6013      	str	r3, [r2, #0]
 80037dc:	e02e      	b.n	800383c <HAL_RCC_OscConfig+0xd4>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d10c      	bne.n	8003800 <HAL_RCC_OscConfig+0x98>
 80037e6:	4b7b      	ldr	r3, [pc, #492]	; (80039d4 <HAL_RCC_OscConfig+0x26c>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a7a      	ldr	r2, [pc, #488]	; (80039d4 <HAL_RCC_OscConfig+0x26c>)
 80037ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037f0:	6013      	str	r3, [r2, #0]
 80037f2:	4b78      	ldr	r3, [pc, #480]	; (80039d4 <HAL_RCC_OscConfig+0x26c>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a77      	ldr	r2, [pc, #476]	; (80039d4 <HAL_RCC_OscConfig+0x26c>)
 80037f8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80037fc:	6013      	str	r3, [r2, #0]
 80037fe:	e01d      	b.n	800383c <HAL_RCC_OscConfig+0xd4>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003808:	d10c      	bne.n	8003824 <HAL_RCC_OscConfig+0xbc>
 800380a:	4b72      	ldr	r3, [pc, #456]	; (80039d4 <HAL_RCC_OscConfig+0x26c>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a71      	ldr	r2, [pc, #452]	; (80039d4 <HAL_RCC_OscConfig+0x26c>)
 8003810:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003814:	6013      	str	r3, [r2, #0]
 8003816:	4b6f      	ldr	r3, [pc, #444]	; (80039d4 <HAL_RCC_OscConfig+0x26c>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a6e      	ldr	r2, [pc, #440]	; (80039d4 <HAL_RCC_OscConfig+0x26c>)
 800381c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003820:	6013      	str	r3, [r2, #0]
 8003822:	e00b      	b.n	800383c <HAL_RCC_OscConfig+0xd4>
 8003824:	4b6b      	ldr	r3, [pc, #428]	; (80039d4 <HAL_RCC_OscConfig+0x26c>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4a6a      	ldr	r2, [pc, #424]	; (80039d4 <HAL_RCC_OscConfig+0x26c>)
 800382a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800382e:	6013      	str	r3, [r2, #0]
 8003830:	4b68      	ldr	r3, [pc, #416]	; (80039d4 <HAL_RCC_OscConfig+0x26c>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a67      	ldr	r2, [pc, #412]	; (80039d4 <HAL_RCC_OscConfig+0x26c>)
 8003836:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800383a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d013      	beq.n	800386c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003844:	f7ff fa54 	bl	8002cf0 <HAL_GetTick>
 8003848:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800384a:	e008      	b.n	800385e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800384c:	f7ff fa50 	bl	8002cf0 <HAL_GetTick>
 8003850:	4602      	mov	r2, r0
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	1ad3      	subs	r3, r2, r3
 8003856:	2b64      	cmp	r3, #100	; 0x64
 8003858:	d901      	bls.n	800385e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800385a:	2303      	movs	r3, #3
 800385c:	e1fa      	b.n	8003c54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800385e:	4b5d      	ldr	r3, [pc, #372]	; (80039d4 <HAL_RCC_OscConfig+0x26c>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003866:	2b00      	cmp	r3, #0
 8003868:	d0f0      	beq.n	800384c <HAL_RCC_OscConfig+0xe4>
 800386a:	e014      	b.n	8003896 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800386c:	f7ff fa40 	bl	8002cf0 <HAL_GetTick>
 8003870:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003872:	e008      	b.n	8003886 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003874:	f7ff fa3c 	bl	8002cf0 <HAL_GetTick>
 8003878:	4602      	mov	r2, r0
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	1ad3      	subs	r3, r2, r3
 800387e:	2b64      	cmp	r3, #100	; 0x64
 8003880:	d901      	bls.n	8003886 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003882:	2303      	movs	r3, #3
 8003884:	e1e6      	b.n	8003c54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003886:	4b53      	ldr	r3, [pc, #332]	; (80039d4 <HAL_RCC_OscConfig+0x26c>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800388e:	2b00      	cmp	r3, #0
 8003890:	d1f0      	bne.n	8003874 <HAL_RCC_OscConfig+0x10c>
 8003892:	e000      	b.n	8003896 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003894:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f003 0302 	and.w	r3, r3, #2
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d063      	beq.n	800396a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80038a2:	4b4c      	ldr	r3, [pc, #304]	; (80039d4 <HAL_RCC_OscConfig+0x26c>)
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	f003 030c 	and.w	r3, r3, #12
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d00b      	beq.n	80038c6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80038ae:	4b49      	ldr	r3, [pc, #292]	; (80039d4 <HAL_RCC_OscConfig+0x26c>)
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	f003 030c 	and.w	r3, r3, #12
 80038b6:	2b08      	cmp	r3, #8
 80038b8:	d11c      	bne.n	80038f4 <HAL_RCC_OscConfig+0x18c>
 80038ba:	4b46      	ldr	r3, [pc, #280]	; (80039d4 <HAL_RCC_OscConfig+0x26c>)
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d116      	bne.n	80038f4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038c6:	4b43      	ldr	r3, [pc, #268]	; (80039d4 <HAL_RCC_OscConfig+0x26c>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 0302 	and.w	r3, r3, #2
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d005      	beq.n	80038de <HAL_RCC_OscConfig+0x176>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	691b      	ldr	r3, [r3, #16]
 80038d6:	2b01      	cmp	r3, #1
 80038d8:	d001      	beq.n	80038de <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80038da:	2301      	movs	r3, #1
 80038dc:	e1ba      	b.n	8003c54 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038de:	4b3d      	ldr	r3, [pc, #244]	; (80039d4 <HAL_RCC_OscConfig+0x26c>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	695b      	ldr	r3, [r3, #20]
 80038ea:	00db      	lsls	r3, r3, #3
 80038ec:	4939      	ldr	r1, [pc, #228]	; (80039d4 <HAL_RCC_OscConfig+0x26c>)
 80038ee:	4313      	orrs	r3, r2
 80038f0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038f2:	e03a      	b.n	800396a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	691b      	ldr	r3, [r3, #16]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d020      	beq.n	800393e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038fc:	4b36      	ldr	r3, [pc, #216]	; (80039d8 <HAL_RCC_OscConfig+0x270>)
 80038fe:	2201      	movs	r2, #1
 8003900:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003902:	f7ff f9f5 	bl	8002cf0 <HAL_GetTick>
 8003906:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003908:	e008      	b.n	800391c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800390a:	f7ff f9f1 	bl	8002cf0 <HAL_GetTick>
 800390e:	4602      	mov	r2, r0
 8003910:	693b      	ldr	r3, [r7, #16]
 8003912:	1ad3      	subs	r3, r2, r3
 8003914:	2b02      	cmp	r3, #2
 8003916:	d901      	bls.n	800391c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003918:	2303      	movs	r3, #3
 800391a:	e19b      	b.n	8003c54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800391c:	4b2d      	ldr	r3, [pc, #180]	; (80039d4 <HAL_RCC_OscConfig+0x26c>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f003 0302 	and.w	r3, r3, #2
 8003924:	2b00      	cmp	r3, #0
 8003926:	d0f0      	beq.n	800390a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003928:	4b2a      	ldr	r3, [pc, #168]	; (80039d4 <HAL_RCC_OscConfig+0x26c>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	695b      	ldr	r3, [r3, #20]
 8003934:	00db      	lsls	r3, r3, #3
 8003936:	4927      	ldr	r1, [pc, #156]	; (80039d4 <HAL_RCC_OscConfig+0x26c>)
 8003938:	4313      	orrs	r3, r2
 800393a:	600b      	str	r3, [r1, #0]
 800393c:	e015      	b.n	800396a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800393e:	4b26      	ldr	r3, [pc, #152]	; (80039d8 <HAL_RCC_OscConfig+0x270>)
 8003940:	2200      	movs	r2, #0
 8003942:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003944:	f7ff f9d4 	bl	8002cf0 <HAL_GetTick>
 8003948:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800394a:	e008      	b.n	800395e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800394c:	f7ff f9d0 	bl	8002cf0 <HAL_GetTick>
 8003950:	4602      	mov	r2, r0
 8003952:	693b      	ldr	r3, [r7, #16]
 8003954:	1ad3      	subs	r3, r2, r3
 8003956:	2b02      	cmp	r3, #2
 8003958:	d901      	bls.n	800395e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800395a:	2303      	movs	r3, #3
 800395c:	e17a      	b.n	8003c54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800395e:	4b1d      	ldr	r3, [pc, #116]	; (80039d4 <HAL_RCC_OscConfig+0x26c>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f003 0302 	and.w	r3, r3, #2
 8003966:	2b00      	cmp	r3, #0
 8003968:	d1f0      	bne.n	800394c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f003 0308 	and.w	r3, r3, #8
 8003972:	2b00      	cmp	r3, #0
 8003974:	d03a      	beq.n	80039ec <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	699b      	ldr	r3, [r3, #24]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d019      	beq.n	80039b2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800397e:	4b17      	ldr	r3, [pc, #92]	; (80039dc <HAL_RCC_OscConfig+0x274>)
 8003980:	2201      	movs	r2, #1
 8003982:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003984:	f7ff f9b4 	bl	8002cf0 <HAL_GetTick>
 8003988:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800398a:	e008      	b.n	800399e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800398c:	f7ff f9b0 	bl	8002cf0 <HAL_GetTick>
 8003990:	4602      	mov	r2, r0
 8003992:	693b      	ldr	r3, [r7, #16]
 8003994:	1ad3      	subs	r3, r2, r3
 8003996:	2b02      	cmp	r3, #2
 8003998:	d901      	bls.n	800399e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800399a:	2303      	movs	r3, #3
 800399c:	e15a      	b.n	8003c54 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800399e:	4b0d      	ldr	r3, [pc, #52]	; (80039d4 <HAL_RCC_OscConfig+0x26c>)
 80039a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039a2:	f003 0302 	and.w	r3, r3, #2
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d0f0      	beq.n	800398c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80039aa:	2001      	movs	r0, #1
 80039ac:	f000 fad8 	bl	8003f60 <RCC_Delay>
 80039b0:	e01c      	b.n	80039ec <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80039b2:	4b0a      	ldr	r3, [pc, #40]	; (80039dc <HAL_RCC_OscConfig+0x274>)
 80039b4:	2200      	movs	r2, #0
 80039b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039b8:	f7ff f99a 	bl	8002cf0 <HAL_GetTick>
 80039bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039be:	e00f      	b.n	80039e0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039c0:	f7ff f996 	bl	8002cf0 <HAL_GetTick>
 80039c4:	4602      	mov	r2, r0
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	1ad3      	subs	r3, r2, r3
 80039ca:	2b02      	cmp	r3, #2
 80039cc:	d908      	bls.n	80039e0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80039ce:	2303      	movs	r3, #3
 80039d0:	e140      	b.n	8003c54 <HAL_RCC_OscConfig+0x4ec>
 80039d2:	bf00      	nop
 80039d4:	40021000 	.word	0x40021000
 80039d8:	42420000 	.word	0x42420000
 80039dc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039e0:	4b9e      	ldr	r3, [pc, #632]	; (8003c5c <HAL_RCC_OscConfig+0x4f4>)
 80039e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039e4:	f003 0302 	and.w	r3, r3, #2
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d1e9      	bne.n	80039c0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f003 0304 	and.w	r3, r3, #4
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	f000 80a6 	beq.w	8003b46 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039fa:	2300      	movs	r3, #0
 80039fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039fe:	4b97      	ldr	r3, [pc, #604]	; (8003c5c <HAL_RCC_OscConfig+0x4f4>)
 8003a00:	69db      	ldr	r3, [r3, #28]
 8003a02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d10d      	bne.n	8003a26 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a0a:	4b94      	ldr	r3, [pc, #592]	; (8003c5c <HAL_RCC_OscConfig+0x4f4>)
 8003a0c:	69db      	ldr	r3, [r3, #28]
 8003a0e:	4a93      	ldr	r2, [pc, #588]	; (8003c5c <HAL_RCC_OscConfig+0x4f4>)
 8003a10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a14:	61d3      	str	r3, [r2, #28]
 8003a16:	4b91      	ldr	r3, [pc, #580]	; (8003c5c <HAL_RCC_OscConfig+0x4f4>)
 8003a18:	69db      	ldr	r3, [r3, #28]
 8003a1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a1e:	60bb      	str	r3, [r7, #8]
 8003a20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a22:	2301      	movs	r3, #1
 8003a24:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a26:	4b8e      	ldr	r3, [pc, #568]	; (8003c60 <HAL_RCC_OscConfig+0x4f8>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d118      	bne.n	8003a64 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a32:	4b8b      	ldr	r3, [pc, #556]	; (8003c60 <HAL_RCC_OscConfig+0x4f8>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a8a      	ldr	r2, [pc, #552]	; (8003c60 <HAL_RCC_OscConfig+0x4f8>)
 8003a38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a3e:	f7ff f957 	bl	8002cf0 <HAL_GetTick>
 8003a42:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a44:	e008      	b.n	8003a58 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a46:	f7ff f953 	bl	8002cf0 <HAL_GetTick>
 8003a4a:	4602      	mov	r2, r0
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	1ad3      	subs	r3, r2, r3
 8003a50:	2b64      	cmp	r3, #100	; 0x64
 8003a52:	d901      	bls.n	8003a58 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003a54:	2303      	movs	r3, #3
 8003a56:	e0fd      	b.n	8003c54 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a58:	4b81      	ldr	r3, [pc, #516]	; (8003c60 <HAL_RCC_OscConfig+0x4f8>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d0f0      	beq.n	8003a46 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	68db      	ldr	r3, [r3, #12]
 8003a68:	2b01      	cmp	r3, #1
 8003a6a:	d106      	bne.n	8003a7a <HAL_RCC_OscConfig+0x312>
 8003a6c:	4b7b      	ldr	r3, [pc, #492]	; (8003c5c <HAL_RCC_OscConfig+0x4f4>)
 8003a6e:	6a1b      	ldr	r3, [r3, #32]
 8003a70:	4a7a      	ldr	r2, [pc, #488]	; (8003c5c <HAL_RCC_OscConfig+0x4f4>)
 8003a72:	f043 0301 	orr.w	r3, r3, #1
 8003a76:	6213      	str	r3, [r2, #32]
 8003a78:	e02d      	b.n	8003ad6 <HAL_RCC_OscConfig+0x36e>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	68db      	ldr	r3, [r3, #12]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d10c      	bne.n	8003a9c <HAL_RCC_OscConfig+0x334>
 8003a82:	4b76      	ldr	r3, [pc, #472]	; (8003c5c <HAL_RCC_OscConfig+0x4f4>)
 8003a84:	6a1b      	ldr	r3, [r3, #32]
 8003a86:	4a75      	ldr	r2, [pc, #468]	; (8003c5c <HAL_RCC_OscConfig+0x4f4>)
 8003a88:	f023 0301 	bic.w	r3, r3, #1
 8003a8c:	6213      	str	r3, [r2, #32]
 8003a8e:	4b73      	ldr	r3, [pc, #460]	; (8003c5c <HAL_RCC_OscConfig+0x4f4>)
 8003a90:	6a1b      	ldr	r3, [r3, #32]
 8003a92:	4a72      	ldr	r2, [pc, #456]	; (8003c5c <HAL_RCC_OscConfig+0x4f4>)
 8003a94:	f023 0304 	bic.w	r3, r3, #4
 8003a98:	6213      	str	r3, [r2, #32]
 8003a9a:	e01c      	b.n	8003ad6 <HAL_RCC_OscConfig+0x36e>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	68db      	ldr	r3, [r3, #12]
 8003aa0:	2b05      	cmp	r3, #5
 8003aa2:	d10c      	bne.n	8003abe <HAL_RCC_OscConfig+0x356>
 8003aa4:	4b6d      	ldr	r3, [pc, #436]	; (8003c5c <HAL_RCC_OscConfig+0x4f4>)
 8003aa6:	6a1b      	ldr	r3, [r3, #32]
 8003aa8:	4a6c      	ldr	r2, [pc, #432]	; (8003c5c <HAL_RCC_OscConfig+0x4f4>)
 8003aaa:	f043 0304 	orr.w	r3, r3, #4
 8003aae:	6213      	str	r3, [r2, #32]
 8003ab0:	4b6a      	ldr	r3, [pc, #424]	; (8003c5c <HAL_RCC_OscConfig+0x4f4>)
 8003ab2:	6a1b      	ldr	r3, [r3, #32]
 8003ab4:	4a69      	ldr	r2, [pc, #420]	; (8003c5c <HAL_RCC_OscConfig+0x4f4>)
 8003ab6:	f043 0301 	orr.w	r3, r3, #1
 8003aba:	6213      	str	r3, [r2, #32]
 8003abc:	e00b      	b.n	8003ad6 <HAL_RCC_OscConfig+0x36e>
 8003abe:	4b67      	ldr	r3, [pc, #412]	; (8003c5c <HAL_RCC_OscConfig+0x4f4>)
 8003ac0:	6a1b      	ldr	r3, [r3, #32]
 8003ac2:	4a66      	ldr	r2, [pc, #408]	; (8003c5c <HAL_RCC_OscConfig+0x4f4>)
 8003ac4:	f023 0301 	bic.w	r3, r3, #1
 8003ac8:	6213      	str	r3, [r2, #32]
 8003aca:	4b64      	ldr	r3, [pc, #400]	; (8003c5c <HAL_RCC_OscConfig+0x4f4>)
 8003acc:	6a1b      	ldr	r3, [r3, #32]
 8003ace:	4a63      	ldr	r2, [pc, #396]	; (8003c5c <HAL_RCC_OscConfig+0x4f4>)
 8003ad0:	f023 0304 	bic.w	r3, r3, #4
 8003ad4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	68db      	ldr	r3, [r3, #12]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d015      	beq.n	8003b0a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ade:	f7ff f907 	bl	8002cf0 <HAL_GetTick>
 8003ae2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ae4:	e00a      	b.n	8003afc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ae6:	f7ff f903 	bl	8002cf0 <HAL_GetTick>
 8003aea:	4602      	mov	r2, r0
 8003aec:	693b      	ldr	r3, [r7, #16]
 8003aee:	1ad3      	subs	r3, r2, r3
 8003af0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d901      	bls.n	8003afc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003af8:	2303      	movs	r3, #3
 8003afa:	e0ab      	b.n	8003c54 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003afc:	4b57      	ldr	r3, [pc, #348]	; (8003c5c <HAL_RCC_OscConfig+0x4f4>)
 8003afe:	6a1b      	ldr	r3, [r3, #32]
 8003b00:	f003 0302 	and.w	r3, r3, #2
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d0ee      	beq.n	8003ae6 <HAL_RCC_OscConfig+0x37e>
 8003b08:	e014      	b.n	8003b34 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b0a:	f7ff f8f1 	bl	8002cf0 <HAL_GetTick>
 8003b0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b10:	e00a      	b.n	8003b28 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b12:	f7ff f8ed 	bl	8002cf0 <HAL_GetTick>
 8003b16:	4602      	mov	r2, r0
 8003b18:	693b      	ldr	r3, [r7, #16]
 8003b1a:	1ad3      	subs	r3, r2, r3
 8003b1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d901      	bls.n	8003b28 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003b24:	2303      	movs	r3, #3
 8003b26:	e095      	b.n	8003c54 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b28:	4b4c      	ldr	r3, [pc, #304]	; (8003c5c <HAL_RCC_OscConfig+0x4f4>)
 8003b2a:	6a1b      	ldr	r3, [r3, #32]
 8003b2c:	f003 0302 	and.w	r3, r3, #2
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d1ee      	bne.n	8003b12 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003b34:	7dfb      	ldrb	r3, [r7, #23]
 8003b36:	2b01      	cmp	r3, #1
 8003b38:	d105      	bne.n	8003b46 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b3a:	4b48      	ldr	r3, [pc, #288]	; (8003c5c <HAL_RCC_OscConfig+0x4f4>)
 8003b3c:	69db      	ldr	r3, [r3, #28]
 8003b3e:	4a47      	ldr	r2, [pc, #284]	; (8003c5c <HAL_RCC_OscConfig+0x4f4>)
 8003b40:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b44:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	69db      	ldr	r3, [r3, #28]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	f000 8081 	beq.w	8003c52 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003b50:	4b42      	ldr	r3, [pc, #264]	; (8003c5c <HAL_RCC_OscConfig+0x4f4>)
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	f003 030c 	and.w	r3, r3, #12
 8003b58:	2b08      	cmp	r3, #8
 8003b5a:	d061      	beq.n	8003c20 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	69db      	ldr	r3, [r3, #28]
 8003b60:	2b02      	cmp	r3, #2
 8003b62:	d146      	bne.n	8003bf2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b64:	4b3f      	ldr	r3, [pc, #252]	; (8003c64 <HAL_RCC_OscConfig+0x4fc>)
 8003b66:	2200      	movs	r2, #0
 8003b68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b6a:	f7ff f8c1 	bl	8002cf0 <HAL_GetTick>
 8003b6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b70:	e008      	b.n	8003b84 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b72:	f7ff f8bd 	bl	8002cf0 <HAL_GetTick>
 8003b76:	4602      	mov	r2, r0
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	1ad3      	subs	r3, r2, r3
 8003b7c:	2b02      	cmp	r3, #2
 8003b7e:	d901      	bls.n	8003b84 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003b80:	2303      	movs	r3, #3
 8003b82:	e067      	b.n	8003c54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b84:	4b35      	ldr	r3, [pc, #212]	; (8003c5c <HAL_RCC_OscConfig+0x4f4>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d1f0      	bne.n	8003b72 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6a1b      	ldr	r3, [r3, #32]
 8003b94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b98:	d108      	bne.n	8003bac <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003b9a:	4b30      	ldr	r3, [pc, #192]	; (8003c5c <HAL_RCC_OscConfig+0x4f4>)
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	689b      	ldr	r3, [r3, #8]
 8003ba6:	492d      	ldr	r1, [pc, #180]	; (8003c5c <HAL_RCC_OscConfig+0x4f4>)
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003bac:	4b2b      	ldr	r3, [pc, #172]	; (8003c5c <HAL_RCC_OscConfig+0x4f4>)
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6a19      	ldr	r1, [r3, #32]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bbc:	430b      	orrs	r3, r1
 8003bbe:	4927      	ldr	r1, [pc, #156]	; (8003c5c <HAL_RCC_OscConfig+0x4f4>)
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003bc4:	4b27      	ldr	r3, [pc, #156]	; (8003c64 <HAL_RCC_OscConfig+0x4fc>)
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bca:	f7ff f891 	bl	8002cf0 <HAL_GetTick>
 8003bce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003bd0:	e008      	b.n	8003be4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bd2:	f7ff f88d 	bl	8002cf0 <HAL_GetTick>
 8003bd6:	4602      	mov	r2, r0
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	1ad3      	subs	r3, r2, r3
 8003bdc:	2b02      	cmp	r3, #2
 8003bde:	d901      	bls.n	8003be4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003be0:	2303      	movs	r3, #3
 8003be2:	e037      	b.n	8003c54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003be4:	4b1d      	ldr	r3, [pc, #116]	; (8003c5c <HAL_RCC_OscConfig+0x4f4>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d0f0      	beq.n	8003bd2 <HAL_RCC_OscConfig+0x46a>
 8003bf0:	e02f      	b.n	8003c52 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bf2:	4b1c      	ldr	r3, [pc, #112]	; (8003c64 <HAL_RCC_OscConfig+0x4fc>)
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bf8:	f7ff f87a 	bl	8002cf0 <HAL_GetTick>
 8003bfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003bfe:	e008      	b.n	8003c12 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c00:	f7ff f876 	bl	8002cf0 <HAL_GetTick>
 8003c04:	4602      	mov	r2, r0
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	1ad3      	subs	r3, r2, r3
 8003c0a:	2b02      	cmp	r3, #2
 8003c0c:	d901      	bls.n	8003c12 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003c0e:	2303      	movs	r3, #3
 8003c10:	e020      	b.n	8003c54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c12:	4b12      	ldr	r3, [pc, #72]	; (8003c5c <HAL_RCC_OscConfig+0x4f4>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d1f0      	bne.n	8003c00 <HAL_RCC_OscConfig+0x498>
 8003c1e:	e018      	b.n	8003c52 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	69db      	ldr	r3, [r3, #28]
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d101      	bne.n	8003c2c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	e013      	b.n	8003c54 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003c2c:	4b0b      	ldr	r3, [pc, #44]	; (8003c5c <HAL_RCC_OscConfig+0x4f4>)
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6a1b      	ldr	r3, [r3, #32]
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d106      	bne.n	8003c4e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c4a:	429a      	cmp	r2, r3
 8003c4c:	d001      	beq.n	8003c52 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e000      	b.n	8003c54 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003c52:	2300      	movs	r3, #0
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	3718      	adds	r7, #24
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}
 8003c5c:	40021000 	.word	0x40021000
 8003c60:	40007000 	.word	0x40007000
 8003c64:	42420060 	.word	0x42420060

08003c68 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b084      	sub	sp, #16
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
 8003c70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d101      	bne.n	8003c7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	e0d0      	b.n	8003e1e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c7c:	4b6a      	ldr	r3, [pc, #424]	; (8003e28 <HAL_RCC_ClockConfig+0x1c0>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f003 0307 	and.w	r3, r3, #7
 8003c84:	683a      	ldr	r2, [r7, #0]
 8003c86:	429a      	cmp	r2, r3
 8003c88:	d910      	bls.n	8003cac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c8a:	4b67      	ldr	r3, [pc, #412]	; (8003e28 <HAL_RCC_ClockConfig+0x1c0>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f023 0207 	bic.w	r2, r3, #7
 8003c92:	4965      	ldr	r1, [pc, #404]	; (8003e28 <HAL_RCC_ClockConfig+0x1c0>)
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	4313      	orrs	r3, r2
 8003c98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c9a:	4b63      	ldr	r3, [pc, #396]	; (8003e28 <HAL_RCC_ClockConfig+0x1c0>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f003 0307 	and.w	r3, r3, #7
 8003ca2:	683a      	ldr	r2, [r7, #0]
 8003ca4:	429a      	cmp	r2, r3
 8003ca6:	d001      	beq.n	8003cac <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003ca8:	2301      	movs	r3, #1
 8003caa:	e0b8      	b.n	8003e1e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f003 0302 	and.w	r3, r3, #2
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d020      	beq.n	8003cfa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f003 0304 	and.w	r3, r3, #4
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d005      	beq.n	8003cd0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003cc4:	4b59      	ldr	r3, [pc, #356]	; (8003e2c <HAL_RCC_ClockConfig+0x1c4>)
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	4a58      	ldr	r2, [pc, #352]	; (8003e2c <HAL_RCC_ClockConfig+0x1c4>)
 8003cca:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003cce:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f003 0308 	and.w	r3, r3, #8
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d005      	beq.n	8003ce8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003cdc:	4b53      	ldr	r3, [pc, #332]	; (8003e2c <HAL_RCC_ClockConfig+0x1c4>)
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	4a52      	ldr	r2, [pc, #328]	; (8003e2c <HAL_RCC_ClockConfig+0x1c4>)
 8003ce2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003ce6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ce8:	4b50      	ldr	r3, [pc, #320]	; (8003e2c <HAL_RCC_ClockConfig+0x1c4>)
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	494d      	ldr	r1, [pc, #308]	; (8003e2c <HAL_RCC_ClockConfig+0x1c4>)
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f003 0301 	and.w	r3, r3, #1
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d040      	beq.n	8003d88 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	2b01      	cmp	r3, #1
 8003d0c:	d107      	bne.n	8003d1e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d0e:	4b47      	ldr	r3, [pc, #284]	; (8003e2c <HAL_RCC_ClockConfig+0x1c4>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d115      	bne.n	8003d46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e07f      	b.n	8003e1e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	2b02      	cmp	r3, #2
 8003d24:	d107      	bne.n	8003d36 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d26:	4b41      	ldr	r3, [pc, #260]	; (8003e2c <HAL_RCC_ClockConfig+0x1c4>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d109      	bne.n	8003d46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	e073      	b.n	8003e1e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d36:	4b3d      	ldr	r3, [pc, #244]	; (8003e2c <HAL_RCC_ClockConfig+0x1c4>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f003 0302 	and.w	r3, r3, #2
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d101      	bne.n	8003d46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d42:	2301      	movs	r3, #1
 8003d44:	e06b      	b.n	8003e1e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d46:	4b39      	ldr	r3, [pc, #228]	; (8003e2c <HAL_RCC_ClockConfig+0x1c4>)
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	f023 0203 	bic.w	r2, r3, #3
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	4936      	ldr	r1, [pc, #216]	; (8003e2c <HAL_RCC_ClockConfig+0x1c4>)
 8003d54:	4313      	orrs	r3, r2
 8003d56:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d58:	f7fe ffca 	bl	8002cf0 <HAL_GetTick>
 8003d5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d5e:	e00a      	b.n	8003d76 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d60:	f7fe ffc6 	bl	8002cf0 <HAL_GetTick>
 8003d64:	4602      	mov	r2, r0
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	1ad3      	subs	r3, r2, r3
 8003d6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d901      	bls.n	8003d76 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003d72:	2303      	movs	r3, #3
 8003d74:	e053      	b.n	8003e1e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d76:	4b2d      	ldr	r3, [pc, #180]	; (8003e2c <HAL_RCC_ClockConfig+0x1c4>)
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	f003 020c 	and.w	r2, r3, #12
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	009b      	lsls	r3, r3, #2
 8003d84:	429a      	cmp	r2, r3
 8003d86:	d1eb      	bne.n	8003d60 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d88:	4b27      	ldr	r3, [pc, #156]	; (8003e28 <HAL_RCC_ClockConfig+0x1c0>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f003 0307 	and.w	r3, r3, #7
 8003d90:	683a      	ldr	r2, [r7, #0]
 8003d92:	429a      	cmp	r2, r3
 8003d94:	d210      	bcs.n	8003db8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d96:	4b24      	ldr	r3, [pc, #144]	; (8003e28 <HAL_RCC_ClockConfig+0x1c0>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f023 0207 	bic.w	r2, r3, #7
 8003d9e:	4922      	ldr	r1, [pc, #136]	; (8003e28 <HAL_RCC_ClockConfig+0x1c0>)
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	4313      	orrs	r3, r2
 8003da4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003da6:	4b20      	ldr	r3, [pc, #128]	; (8003e28 <HAL_RCC_ClockConfig+0x1c0>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f003 0307 	and.w	r3, r3, #7
 8003dae:	683a      	ldr	r2, [r7, #0]
 8003db0:	429a      	cmp	r2, r3
 8003db2:	d001      	beq.n	8003db8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003db4:	2301      	movs	r3, #1
 8003db6:	e032      	b.n	8003e1e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f003 0304 	and.w	r3, r3, #4
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d008      	beq.n	8003dd6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003dc4:	4b19      	ldr	r3, [pc, #100]	; (8003e2c <HAL_RCC_ClockConfig+0x1c4>)
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	68db      	ldr	r3, [r3, #12]
 8003dd0:	4916      	ldr	r1, [pc, #88]	; (8003e2c <HAL_RCC_ClockConfig+0x1c4>)
 8003dd2:	4313      	orrs	r3, r2
 8003dd4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 0308 	and.w	r3, r3, #8
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d009      	beq.n	8003df6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003de2:	4b12      	ldr	r3, [pc, #72]	; (8003e2c <HAL_RCC_ClockConfig+0x1c4>)
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	691b      	ldr	r3, [r3, #16]
 8003dee:	00db      	lsls	r3, r3, #3
 8003df0:	490e      	ldr	r1, [pc, #56]	; (8003e2c <HAL_RCC_ClockConfig+0x1c4>)
 8003df2:	4313      	orrs	r3, r2
 8003df4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003df6:	f000 f821 	bl	8003e3c <HAL_RCC_GetSysClockFreq>
 8003dfa:	4602      	mov	r2, r0
 8003dfc:	4b0b      	ldr	r3, [pc, #44]	; (8003e2c <HAL_RCC_ClockConfig+0x1c4>)
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	091b      	lsrs	r3, r3, #4
 8003e02:	f003 030f 	and.w	r3, r3, #15
 8003e06:	490a      	ldr	r1, [pc, #40]	; (8003e30 <HAL_RCC_ClockConfig+0x1c8>)
 8003e08:	5ccb      	ldrb	r3, [r1, r3]
 8003e0a:	fa22 f303 	lsr.w	r3, r2, r3
 8003e0e:	4a09      	ldr	r2, [pc, #36]	; (8003e34 <HAL_RCC_ClockConfig+0x1cc>)
 8003e10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003e12:	4b09      	ldr	r3, [pc, #36]	; (8003e38 <HAL_RCC_ClockConfig+0x1d0>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4618      	mov	r0, r3
 8003e18:	f7fe ff28 	bl	8002c6c <HAL_InitTick>

  return HAL_OK;
 8003e1c:	2300      	movs	r3, #0
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	3710      	adds	r7, #16
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}
 8003e26:	bf00      	nop
 8003e28:	40022000 	.word	0x40022000
 8003e2c:	40021000 	.word	0x40021000
 8003e30:	08005120 	.word	0x08005120
 8003e34:	20000948 	.word	0x20000948
 8003e38:	2000094c 	.word	0x2000094c

08003e3c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e3c:	b490      	push	{r4, r7}
 8003e3e:	b08a      	sub	sp, #40	; 0x28
 8003e40:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003e42:	4b2a      	ldr	r3, [pc, #168]	; (8003eec <HAL_RCC_GetSysClockFreq+0xb0>)
 8003e44:	1d3c      	adds	r4, r7, #4
 8003e46:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003e48:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003e4c:	f240 2301 	movw	r3, #513	; 0x201
 8003e50:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003e52:	2300      	movs	r3, #0
 8003e54:	61fb      	str	r3, [r7, #28]
 8003e56:	2300      	movs	r3, #0
 8003e58:	61bb      	str	r3, [r7, #24]
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	627b      	str	r3, [r7, #36]	; 0x24
 8003e5e:	2300      	movs	r3, #0
 8003e60:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003e62:	2300      	movs	r3, #0
 8003e64:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003e66:	4b22      	ldr	r3, [pc, #136]	; (8003ef0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003e6c:	69fb      	ldr	r3, [r7, #28]
 8003e6e:	f003 030c 	and.w	r3, r3, #12
 8003e72:	2b04      	cmp	r3, #4
 8003e74:	d002      	beq.n	8003e7c <HAL_RCC_GetSysClockFreq+0x40>
 8003e76:	2b08      	cmp	r3, #8
 8003e78:	d003      	beq.n	8003e82 <HAL_RCC_GetSysClockFreq+0x46>
 8003e7a:	e02d      	b.n	8003ed8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003e7c:	4b1d      	ldr	r3, [pc, #116]	; (8003ef4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e7e:	623b      	str	r3, [r7, #32]
      break;
 8003e80:	e02d      	b.n	8003ede <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003e82:	69fb      	ldr	r3, [r7, #28]
 8003e84:	0c9b      	lsrs	r3, r3, #18
 8003e86:	f003 030f 	and.w	r3, r3, #15
 8003e8a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003e8e:	4413      	add	r3, r2
 8003e90:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003e94:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003e96:	69fb      	ldr	r3, [r7, #28]
 8003e98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d013      	beq.n	8003ec8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003ea0:	4b13      	ldr	r3, [pc, #76]	; (8003ef0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	0c5b      	lsrs	r3, r3, #17
 8003ea6:	f003 0301 	and.w	r3, r3, #1
 8003eaa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003eae:	4413      	add	r3, r2
 8003eb0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003eb4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	4a0e      	ldr	r2, [pc, #56]	; (8003ef4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003eba:	fb02 f203 	mul.w	r2, r2, r3
 8003ebe:	69bb      	ldr	r3, [r7, #24]
 8003ec0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ec4:	627b      	str	r3, [r7, #36]	; 0x24
 8003ec6:	e004      	b.n	8003ed2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	4a0b      	ldr	r2, [pc, #44]	; (8003ef8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003ecc:	fb02 f303 	mul.w	r3, r2, r3
 8003ed0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ed4:	623b      	str	r3, [r7, #32]
      break;
 8003ed6:	e002      	b.n	8003ede <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003ed8:	4b06      	ldr	r3, [pc, #24]	; (8003ef4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003eda:	623b      	str	r3, [r7, #32]
      break;
 8003edc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ede:	6a3b      	ldr	r3, [r7, #32]
}
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	3728      	adds	r7, #40	; 0x28
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	bc90      	pop	{r4, r7}
 8003ee8:	4770      	bx	lr
 8003eea:	bf00      	nop
 8003eec:	08005110 	.word	0x08005110
 8003ef0:	40021000 	.word	0x40021000
 8003ef4:	007a1200 	.word	0x007a1200
 8003ef8:	003d0900 	.word	0x003d0900

08003efc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003efc:	b480      	push	{r7}
 8003efe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f00:	4b02      	ldr	r3, [pc, #8]	; (8003f0c <HAL_RCC_GetHCLKFreq+0x10>)
 8003f02:	681b      	ldr	r3, [r3, #0]
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bc80      	pop	{r7}
 8003f0a:	4770      	bx	lr
 8003f0c:	20000948 	.word	0x20000948

08003f10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003f14:	f7ff fff2 	bl	8003efc <HAL_RCC_GetHCLKFreq>
 8003f18:	4602      	mov	r2, r0
 8003f1a:	4b05      	ldr	r3, [pc, #20]	; (8003f30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	0a1b      	lsrs	r3, r3, #8
 8003f20:	f003 0307 	and.w	r3, r3, #7
 8003f24:	4903      	ldr	r1, [pc, #12]	; (8003f34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f26:	5ccb      	ldrb	r3, [r1, r3]
 8003f28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	bd80      	pop	{r7, pc}
 8003f30:	40021000 	.word	0x40021000
 8003f34:	08005130 	.word	0x08005130

08003f38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003f3c:	f7ff ffde 	bl	8003efc <HAL_RCC_GetHCLKFreq>
 8003f40:	4602      	mov	r2, r0
 8003f42:	4b05      	ldr	r3, [pc, #20]	; (8003f58 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	0adb      	lsrs	r3, r3, #11
 8003f48:	f003 0307 	and.w	r3, r3, #7
 8003f4c:	4903      	ldr	r1, [pc, #12]	; (8003f5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f4e:	5ccb      	ldrb	r3, [r1, r3]
 8003f50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f54:	4618      	mov	r0, r3
 8003f56:	bd80      	pop	{r7, pc}
 8003f58:	40021000 	.word	0x40021000
 8003f5c:	08005130 	.word	0x08005130

08003f60 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003f60:	b480      	push	{r7}
 8003f62:	b085      	sub	sp, #20
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003f68:	4b0a      	ldr	r3, [pc, #40]	; (8003f94 <RCC_Delay+0x34>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a0a      	ldr	r2, [pc, #40]	; (8003f98 <RCC_Delay+0x38>)
 8003f6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003f72:	0a5b      	lsrs	r3, r3, #9
 8003f74:	687a      	ldr	r2, [r7, #4]
 8003f76:	fb02 f303 	mul.w	r3, r2, r3
 8003f7a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003f7c:	bf00      	nop
  }
  while (Delay --);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	1e5a      	subs	r2, r3, #1
 8003f82:	60fa      	str	r2, [r7, #12]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d1f9      	bne.n	8003f7c <RCC_Delay+0x1c>
}
 8003f88:	bf00      	nop
 8003f8a:	bf00      	nop
 8003f8c:	3714      	adds	r7, #20
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bc80      	pop	{r7}
 8003f92:	4770      	bx	lr
 8003f94:	20000948 	.word	0x20000948
 8003f98:	10624dd3 	.word	0x10624dd3

08003f9c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b082      	sub	sp, #8
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d101      	bne.n	8003fae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
 8003fac:	e041      	b.n	8004032 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fb4:	b2db      	uxtb	r3, r3
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d106      	bne.n	8003fc8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003fc2:	6878      	ldr	r0, [r7, #4]
 8003fc4:	f7fc fe8c 	bl	8000ce0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2202      	movs	r2, #2
 8003fcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681a      	ldr	r2, [r3, #0]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	3304      	adds	r3, #4
 8003fd8:	4619      	mov	r1, r3
 8003fda:	4610      	mov	r0, r2
 8003fdc:	f000 fa7a 	bl	80044d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2201      	movs	r2, #1
 8004004:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2201      	movs	r2, #1
 800400c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2201      	movs	r2, #1
 8004014:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2201      	movs	r2, #1
 800401c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2201      	movs	r2, #1
 8004024:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2201      	movs	r2, #1
 800402c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004030:	2300      	movs	r3, #0
}
 8004032:	4618      	mov	r0, r3
 8004034:	3708      	adds	r7, #8
 8004036:	46bd      	mov	sp, r7
 8004038:	bd80      	pop	{r7, pc}
	...

0800403c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800403c:	b480      	push	{r7}
 800403e:	b085      	sub	sp, #20
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800404a:	b2db      	uxtb	r3, r3
 800404c:	2b01      	cmp	r3, #1
 800404e:	d001      	beq.n	8004054 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004050:	2301      	movs	r3, #1
 8004052:	e03a      	b.n	80040ca <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2202      	movs	r2, #2
 8004058:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	68da      	ldr	r2, [r3, #12]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f042 0201 	orr.w	r2, r2, #1
 800406a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a18      	ldr	r2, [pc, #96]	; (80040d4 <HAL_TIM_Base_Start_IT+0x98>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d00e      	beq.n	8004094 <HAL_TIM_Base_Start_IT+0x58>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800407e:	d009      	beq.n	8004094 <HAL_TIM_Base_Start_IT+0x58>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a14      	ldr	r2, [pc, #80]	; (80040d8 <HAL_TIM_Base_Start_IT+0x9c>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d004      	beq.n	8004094 <HAL_TIM_Base_Start_IT+0x58>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4a13      	ldr	r2, [pc, #76]	; (80040dc <HAL_TIM_Base_Start_IT+0xa0>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d111      	bne.n	80040b8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	f003 0307 	and.w	r3, r3, #7
 800409e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2b06      	cmp	r3, #6
 80040a4:	d010      	beq.n	80040c8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	681a      	ldr	r2, [r3, #0]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f042 0201 	orr.w	r2, r2, #1
 80040b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040b6:	e007      	b.n	80040c8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	681a      	ldr	r2, [r3, #0]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f042 0201 	orr.w	r2, r2, #1
 80040c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80040c8:	2300      	movs	r3, #0
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	3714      	adds	r7, #20
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bc80      	pop	{r7}
 80040d2:	4770      	bx	lr
 80040d4:	40012c00 	.word	0x40012c00
 80040d8:	40000400 	.word	0x40000400
 80040dc:	40000800 	.word	0x40000800

080040e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b082      	sub	sp, #8
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	691b      	ldr	r3, [r3, #16]
 80040ee:	f003 0302 	and.w	r3, r3, #2
 80040f2:	2b02      	cmp	r3, #2
 80040f4:	d122      	bne.n	800413c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	68db      	ldr	r3, [r3, #12]
 80040fc:	f003 0302 	and.w	r3, r3, #2
 8004100:	2b02      	cmp	r3, #2
 8004102:	d11b      	bne.n	800413c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f06f 0202 	mvn.w	r2, #2
 800410c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2201      	movs	r2, #1
 8004112:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	699b      	ldr	r3, [r3, #24]
 800411a:	f003 0303 	and.w	r3, r3, #3
 800411e:	2b00      	cmp	r3, #0
 8004120:	d003      	beq.n	800412a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004122:	6878      	ldr	r0, [r7, #4]
 8004124:	f000 f9ba 	bl	800449c <HAL_TIM_IC_CaptureCallback>
 8004128:	e005      	b.n	8004136 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800412a:	6878      	ldr	r0, [r7, #4]
 800412c:	f000 f9ad 	bl	800448a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004130:	6878      	ldr	r0, [r7, #4]
 8004132:	f000 f9bc 	bl	80044ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2200      	movs	r2, #0
 800413a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	691b      	ldr	r3, [r3, #16]
 8004142:	f003 0304 	and.w	r3, r3, #4
 8004146:	2b04      	cmp	r3, #4
 8004148:	d122      	bne.n	8004190 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	68db      	ldr	r3, [r3, #12]
 8004150:	f003 0304 	and.w	r3, r3, #4
 8004154:	2b04      	cmp	r3, #4
 8004156:	d11b      	bne.n	8004190 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f06f 0204 	mvn.w	r2, #4
 8004160:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2202      	movs	r2, #2
 8004166:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	699b      	ldr	r3, [r3, #24]
 800416e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004172:	2b00      	cmp	r3, #0
 8004174:	d003      	beq.n	800417e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004176:	6878      	ldr	r0, [r7, #4]
 8004178:	f000 f990 	bl	800449c <HAL_TIM_IC_CaptureCallback>
 800417c:	e005      	b.n	800418a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800417e:	6878      	ldr	r0, [r7, #4]
 8004180:	f000 f983 	bl	800448a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004184:	6878      	ldr	r0, [r7, #4]
 8004186:	f000 f992 	bl	80044ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2200      	movs	r2, #0
 800418e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	691b      	ldr	r3, [r3, #16]
 8004196:	f003 0308 	and.w	r3, r3, #8
 800419a:	2b08      	cmp	r3, #8
 800419c:	d122      	bne.n	80041e4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	68db      	ldr	r3, [r3, #12]
 80041a4:	f003 0308 	and.w	r3, r3, #8
 80041a8:	2b08      	cmp	r3, #8
 80041aa:	d11b      	bne.n	80041e4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f06f 0208 	mvn.w	r2, #8
 80041b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2204      	movs	r2, #4
 80041ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	69db      	ldr	r3, [r3, #28]
 80041c2:	f003 0303 	and.w	r3, r3, #3
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d003      	beq.n	80041d2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041ca:	6878      	ldr	r0, [r7, #4]
 80041cc:	f000 f966 	bl	800449c <HAL_TIM_IC_CaptureCallback>
 80041d0:	e005      	b.n	80041de <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	f000 f959 	bl	800448a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041d8:	6878      	ldr	r0, [r7, #4]
 80041da:	f000 f968 	bl	80044ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2200      	movs	r2, #0
 80041e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	691b      	ldr	r3, [r3, #16]
 80041ea:	f003 0310 	and.w	r3, r3, #16
 80041ee:	2b10      	cmp	r3, #16
 80041f0:	d122      	bne.n	8004238 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	68db      	ldr	r3, [r3, #12]
 80041f8:	f003 0310 	and.w	r3, r3, #16
 80041fc:	2b10      	cmp	r3, #16
 80041fe:	d11b      	bne.n	8004238 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f06f 0210 	mvn.w	r2, #16
 8004208:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2208      	movs	r2, #8
 800420e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	69db      	ldr	r3, [r3, #28]
 8004216:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800421a:	2b00      	cmp	r3, #0
 800421c:	d003      	beq.n	8004226 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	f000 f93c 	bl	800449c <HAL_TIM_IC_CaptureCallback>
 8004224:	e005      	b.n	8004232 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f000 f92f 	bl	800448a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800422c:	6878      	ldr	r0, [r7, #4]
 800422e:	f000 f93e 	bl	80044ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2200      	movs	r2, #0
 8004236:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	691b      	ldr	r3, [r3, #16]
 800423e:	f003 0301 	and.w	r3, r3, #1
 8004242:	2b01      	cmp	r3, #1
 8004244:	d10e      	bne.n	8004264 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	68db      	ldr	r3, [r3, #12]
 800424c:	f003 0301 	and.w	r3, r3, #1
 8004250:	2b01      	cmp	r3, #1
 8004252:	d107      	bne.n	8004264 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f06f 0201 	mvn.w	r2, #1
 800425c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800425e:	6878      	ldr	r0, [r7, #4]
 8004260:	f000 f90a 	bl	8004478 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	691b      	ldr	r3, [r3, #16]
 800426a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800426e:	2b80      	cmp	r3, #128	; 0x80
 8004270:	d10e      	bne.n	8004290 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	68db      	ldr	r3, [r3, #12]
 8004278:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800427c:	2b80      	cmp	r3, #128	; 0x80
 800427e:	d107      	bne.n	8004290 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004288:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800428a:	6878      	ldr	r0, [r7, #4]
 800428c:	f000 fa81 	bl	8004792 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	691b      	ldr	r3, [r3, #16]
 8004296:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800429a:	2b40      	cmp	r3, #64	; 0x40
 800429c:	d10e      	bne.n	80042bc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	68db      	ldr	r3, [r3, #12]
 80042a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042a8:	2b40      	cmp	r3, #64	; 0x40
 80042aa:	d107      	bne.n	80042bc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80042b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80042b6:	6878      	ldr	r0, [r7, #4]
 80042b8:	f000 f902 	bl	80044c0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	691b      	ldr	r3, [r3, #16]
 80042c2:	f003 0320 	and.w	r3, r3, #32
 80042c6:	2b20      	cmp	r3, #32
 80042c8:	d10e      	bne.n	80042e8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	68db      	ldr	r3, [r3, #12]
 80042d0:	f003 0320 	and.w	r3, r3, #32
 80042d4:	2b20      	cmp	r3, #32
 80042d6:	d107      	bne.n	80042e8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f06f 0220 	mvn.w	r2, #32
 80042e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	f000 fa4c 	bl	8004780 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80042e8:	bf00      	nop
 80042ea:	3708      	adds	r7, #8
 80042ec:	46bd      	mov	sp, r7
 80042ee:	bd80      	pop	{r7, pc}

080042f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b084      	sub	sp, #16
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
 80042f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004300:	2b01      	cmp	r3, #1
 8004302:	d101      	bne.n	8004308 <HAL_TIM_ConfigClockSource+0x18>
 8004304:	2302      	movs	r3, #2
 8004306:	e0b3      	b.n	8004470 <HAL_TIM_ConfigClockSource+0x180>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2201      	movs	r2, #1
 800430c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2202      	movs	r2, #2
 8004314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	689b      	ldr	r3, [r3, #8]
 800431e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004326:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800432e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	68fa      	ldr	r2, [r7, #12]
 8004336:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004340:	d03e      	beq.n	80043c0 <HAL_TIM_ConfigClockSource+0xd0>
 8004342:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004346:	f200 8087 	bhi.w	8004458 <HAL_TIM_ConfigClockSource+0x168>
 800434a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800434e:	f000 8085 	beq.w	800445c <HAL_TIM_ConfigClockSource+0x16c>
 8004352:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004356:	d87f      	bhi.n	8004458 <HAL_TIM_ConfigClockSource+0x168>
 8004358:	2b70      	cmp	r3, #112	; 0x70
 800435a:	d01a      	beq.n	8004392 <HAL_TIM_ConfigClockSource+0xa2>
 800435c:	2b70      	cmp	r3, #112	; 0x70
 800435e:	d87b      	bhi.n	8004458 <HAL_TIM_ConfigClockSource+0x168>
 8004360:	2b60      	cmp	r3, #96	; 0x60
 8004362:	d050      	beq.n	8004406 <HAL_TIM_ConfigClockSource+0x116>
 8004364:	2b60      	cmp	r3, #96	; 0x60
 8004366:	d877      	bhi.n	8004458 <HAL_TIM_ConfigClockSource+0x168>
 8004368:	2b50      	cmp	r3, #80	; 0x50
 800436a:	d03c      	beq.n	80043e6 <HAL_TIM_ConfigClockSource+0xf6>
 800436c:	2b50      	cmp	r3, #80	; 0x50
 800436e:	d873      	bhi.n	8004458 <HAL_TIM_ConfigClockSource+0x168>
 8004370:	2b40      	cmp	r3, #64	; 0x40
 8004372:	d058      	beq.n	8004426 <HAL_TIM_ConfigClockSource+0x136>
 8004374:	2b40      	cmp	r3, #64	; 0x40
 8004376:	d86f      	bhi.n	8004458 <HAL_TIM_ConfigClockSource+0x168>
 8004378:	2b30      	cmp	r3, #48	; 0x30
 800437a:	d064      	beq.n	8004446 <HAL_TIM_ConfigClockSource+0x156>
 800437c:	2b30      	cmp	r3, #48	; 0x30
 800437e:	d86b      	bhi.n	8004458 <HAL_TIM_ConfigClockSource+0x168>
 8004380:	2b20      	cmp	r3, #32
 8004382:	d060      	beq.n	8004446 <HAL_TIM_ConfigClockSource+0x156>
 8004384:	2b20      	cmp	r3, #32
 8004386:	d867      	bhi.n	8004458 <HAL_TIM_ConfigClockSource+0x168>
 8004388:	2b00      	cmp	r3, #0
 800438a:	d05c      	beq.n	8004446 <HAL_TIM_ConfigClockSource+0x156>
 800438c:	2b10      	cmp	r3, #16
 800438e:	d05a      	beq.n	8004446 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004390:	e062      	b.n	8004458 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6818      	ldr	r0, [r3, #0]
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	6899      	ldr	r1, [r3, #8]
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	685a      	ldr	r2, [r3, #4]
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	68db      	ldr	r3, [r3, #12]
 80043a2:	f000 f970 	bl	8004686 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80043b4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	68fa      	ldr	r2, [r7, #12]
 80043bc:	609a      	str	r2, [r3, #8]
      break;
 80043be:	e04e      	b.n	800445e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6818      	ldr	r0, [r3, #0]
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	6899      	ldr	r1, [r3, #8]
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	685a      	ldr	r2, [r3, #4]
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	68db      	ldr	r3, [r3, #12]
 80043d0:	f000 f959 	bl	8004686 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	689a      	ldr	r2, [r3, #8]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80043e2:	609a      	str	r2, [r3, #8]
      break;
 80043e4:	e03b      	b.n	800445e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6818      	ldr	r0, [r3, #0]
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	6859      	ldr	r1, [r3, #4]
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	68db      	ldr	r3, [r3, #12]
 80043f2:	461a      	mov	r2, r3
 80043f4:	f000 f8d0 	bl	8004598 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	2150      	movs	r1, #80	; 0x50
 80043fe:	4618      	mov	r0, r3
 8004400:	f000 f927 	bl	8004652 <TIM_ITRx_SetConfig>
      break;
 8004404:	e02b      	b.n	800445e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6818      	ldr	r0, [r3, #0]
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	6859      	ldr	r1, [r3, #4]
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	68db      	ldr	r3, [r3, #12]
 8004412:	461a      	mov	r2, r3
 8004414:	f000 f8ee 	bl	80045f4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	2160      	movs	r1, #96	; 0x60
 800441e:	4618      	mov	r0, r3
 8004420:	f000 f917 	bl	8004652 <TIM_ITRx_SetConfig>
      break;
 8004424:	e01b      	b.n	800445e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6818      	ldr	r0, [r3, #0]
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	6859      	ldr	r1, [r3, #4]
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	68db      	ldr	r3, [r3, #12]
 8004432:	461a      	mov	r2, r3
 8004434:	f000 f8b0 	bl	8004598 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	2140      	movs	r1, #64	; 0x40
 800443e:	4618      	mov	r0, r3
 8004440:	f000 f907 	bl	8004652 <TIM_ITRx_SetConfig>
      break;
 8004444:	e00b      	b.n	800445e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681a      	ldr	r2, [r3, #0]
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4619      	mov	r1, r3
 8004450:	4610      	mov	r0, r2
 8004452:	f000 f8fe 	bl	8004652 <TIM_ITRx_SetConfig>
        break;
 8004456:	e002      	b.n	800445e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004458:	bf00      	nop
 800445a:	e000      	b.n	800445e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800445c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2201      	movs	r2, #1
 8004462:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2200      	movs	r2, #0
 800446a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800446e:	2300      	movs	r3, #0
}
 8004470:	4618      	mov	r0, r3
 8004472:	3710      	adds	r7, #16
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}

08004478 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004478:	b480      	push	{r7}
 800447a:	b083      	sub	sp, #12
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004480:	bf00      	nop
 8004482:	370c      	adds	r7, #12
 8004484:	46bd      	mov	sp, r7
 8004486:	bc80      	pop	{r7}
 8004488:	4770      	bx	lr

0800448a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800448a:	b480      	push	{r7}
 800448c:	b083      	sub	sp, #12
 800448e:	af00      	add	r7, sp, #0
 8004490:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004492:	bf00      	nop
 8004494:	370c      	adds	r7, #12
 8004496:	46bd      	mov	sp, r7
 8004498:	bc80      	pop	{r7}
 800449a:	4770      	bx	lr

0800449c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800449c:	b480      	push	{r7}
 800449e:	b083      	sub	sp, #12
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80044a4:	bf00      	nop
 80044a6:	370c      	adds	r7, #12
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bc80      	pop	{r7}
 80044ac:	4770      	bx	lr

080044ae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80044ae:	b480      	push	{r7}
 80044b0:	b083      	sub	sp, #12
 80044b2:	af00      	add	r7, sp, #0
 80044b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80044b6:	bf00      	nop
 80044b8:	370c      	adds	r7, #12
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bc80      	pop	{r7}
 80044be:	4770      	bx	lr

080044c0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b083      	sub	sp, #12
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80044c8:	bf00      	nop
 80044ca:	370c      	adds	r7, #12
 80044cc:	46bd      	mov	sp, r7
 80044ce:	bc80      	pop	{r7}
 80044d0:	4770      	bx	lr
	...

080044d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80044d4:	b480      	push	{r7}
 80044d6:	b085      	sub	sp, #20
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
 80044dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	4a29      	ldr	r2, [pc, #164]	; (800458c <TIM_Base_SetConfig+0xb8>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d00b      	beq.n	8004504 <TIM_Base_SetConfig+0x30>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044f2:	d007      	beq.n	8004504 <TIM_Base_SetConfig+0x30>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	4a26      	ldr	r2, [pc, #152]	; (8004590 <TIM_Base_SetConfig+0xbc>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d003      	beq.n	8004504 <TIM_Base_SetConfig+0x30>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	4a25      	ldr	r2, [pc, #148]	; (8004594 <TIM_Base_SetConfig+0xc0>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d108      	bne.n	8004516 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800450a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	685b      	ldr	r3, [r3, #4]
 8004510:	68fa      	ldr	r2, [r7, #12]
 8004512:	4313      	orrs	r3, r2
 8004514:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	4a1c      	ldr	r2, [pc, #112]	; (800458c <TIM_Base_SetConfig+0xb8>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d00b      	beq.n	8004536 <TIM_Base_SetConfig+0x62>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004524:	d007      	beq.n	8004536 <TIM_Base_SetConfig+0x62>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	4a19      	ldr	r2, [pc, #100]	; (8004590 <TIM_Base_SetConfig+0xbc>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d003      	beq.n	8004536 <TIM_Base_SetConfig+0x62>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	4a18      	ldr	r2, [pc, #96]	; (8004594 <TIM_Base_SetConfig+0xc0>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d108      	bne.n	8004548 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800453c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	68db      	ldr	r3, [r3, #12]
 8004542:	68fa      	ldr	r2, [r7, #12]
 8004544:	4313      	orrs	r3, r2
 8004546:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	695b      	ldr	r3, [r3, #20]
 8004552:	4313      	orrs	r3, r2
 8004554:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	68fa      	ldr	r2, [r7, #12]
 800455a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	689a      	ldr	r2, [r3, #8]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	681a      	ldr	r2, [r3, #0]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	4a07      	ldr	r2, [pc, #28]	; (800458c <TIM_Base_SetConfig+0xb8>)
 8004570:	4293      	cmp	r3, r2
 8004572:	d103      	bne.n	800457c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	691a      	ldr	r2, [r3, #16]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2201      	movs	r2, #1
 8004580:	615a      	str	r2, [r3, #20]
}
 8004582:	bf00      	nop
 8004584:	3714      	adds	r7, #20
 8004586:	46bd      	mov	sp, r7
 8004588:	bc80      	pop	{r7}
 800458a:	4770      	bx	lr
 800458c:	40012c00 	.word	0x40012c00
 8004590:	40000400 	.word	0x40000400
 8004594:	40000800 	.word	0x40000800

08004598 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004598:	b480      	push	{r7}
 800459a:	b087      	sub	sp, #28
 800459c:	af00      	add	r7, sp, #0
 800459e:	60f8      	str	r0, [r7, #12]
 80045a0:	60b9      	str	r1, [r7, #8]
 80045a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	6a1b      	ldr	r3, [r3, #32]
 80045a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	6a1b      	ldr	r3, [r3, #32]
 80045ae:	f023 0201 	bic.w	r2, r3, #1
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	699b      	ldr	r3, [r3, #24]
 80045ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80045c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	011b      	lsls	r3, r3, #4
 80045c8:	693a      	ldr	r2, [r7, #16]
 80045ca:	4313      	orrs	r3, r2
 80045cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	f023 030a 	bic.w	r3, r3, #10
 80045d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80045d6:	697a      	ldr	r2, [r7, #20]
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	4313      	orrs	r3, r2
 80045dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	693a      	ldr	r2, [r7, #16]
 80045e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	697a      	ldr	r2, [r7, #20]
 80045e8:	621a      	str	r2, [r3, #32]
}
 80045ea:	bf00      	nop
 80045ec:	371c      	adds	r7, #28
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bc80      	pop	{r7}
 80045f2:	4770      	bx	lr

080045f4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045f4:	b480      	push	{r7}
 80045f6:	b087      	sub	sp, #28
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	60f8      	str	r0, [r7, #12]
 80045fc:	60b9      	str	r1, [r7, #8]
 80045fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	6a1b      	ldr	r3, [r3, #32]
 8004604:	f023 0210 	bic.w	r2, r3, #16
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	699b      	ldr	r3, [r3, #24]
 8004610:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	6a1b      	ldr	r3, [r3, #32]
 8004616:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800461e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	031b      	lsls	r3, r3, #12
 8004624:	697a      	ldr	r2, [r7, #20]
 8004626:	4313      	orrs	r3, r2
 8004628:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004630:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004632:	68bb      	ldr	r3, [r7, #8]
 8004634:	011b      	lsls	r3, r3, #4
 8004636:	693a      	ldr	r2, [r7, #16]
 8004638:	4313      	orrs	r3, r2
 800463a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	697a      	ldr	r2, [r7, #20]
 8004640:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	693a      	ldr	r2, [r7, #16]
 8004646:	621a      	str	r2, [r3, #32]
}
 8004648:	bf00      	nop
 800464a:	371c      	adds	r7, #28
 800464c:	46bd      	mov	sp, r7
 800464e:	bc80      	pop	{r7}
 8004650:	4770      	bx	lr

08004652 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004652:	b480      	push	{r7}
 8004654:	b085      	sub	sp, #20
 8004656:	af00      	add	r7, sp, #0
 8004658:	6078      	str	r0, [r7, #4]
 800465a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004668:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800466a:	683a      	ldr	r2, [r7, #0]
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	4313      	orrs	r3, r2
 8004670:	f043 0307 	orr.w	r3, r3, #7
 8004674:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	68fa      	ldr	r2, [r7, #12]
 800467a:	609a      	str	r2, [r3, #8]
}
 800467c:	bf00      	nop
 800467e:	3714      	adds	r7, #20
 8004680:	46bd      	mov	sp, r7
 8004682:	bc80      	pop	{r7}
 8004684:	4770      	bx	lr

08004686 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004686:	b480      	push	{r7}
 8004688:	b087      	sub	sp, #28
 800468a:	af00      	add	r7, sp, #0
 800468c:	60f8      	str	r0, [r7, #12]
 800468e:	60b9      	str	r1, [r7, #8]
 8004690:	607a      	str	r2, [r7, #4]
 8004692:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800469a:	697b      	ldr	r3, [r7, #20]
 800469c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80046a0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	021a      	lsls	r2, r3, #8
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	431a      	orrs	r2, r3
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	4313      	orrs	r3, r2
 80046ae:	697a      	ldr	r2, [r7, #20]
 80046b0:	4313      	orrs	r3, r2
 80046b2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	697a      	ldr	r2, [r7, #20]
 80046b8:	609a      	str	r2, [r3, #8]
}
 80046ba:	bf00      	nop
 80046bc:	371c      	adds	r7, #28
 80046be:	46bd      	mov	sp, r7
 80046c0:	bc80      	pop	{r7}
 80046c2:	4770      	bx	lr

080046c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b085      	sub	sp, #20
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
 80046cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046d4:	2b01      	cmp	r3, #1
 80046d6:	d101      	bne.n	80046dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80046d8:	2302      	movs	r3, #2
 80046da:	e046      	b.n	800476a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2201      	movs	r2, #1
 80046e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2202      	movs	r2, #2
 80046e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	685b      	ldr	r3, [r3, #4]
 80046f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	689b      	ldr	r3, [r3, #8]
 80046fa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004702:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	68fa      	ldr	r2, [r7, #12]
 800470a:	4313      	orrs	r3, r2
 800470c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	68fa      	ldr	r2, [r7, #12]
 8004714:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4a16      	ldr	r2, [pc, #88]	; (8004774 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d00e      	beq.n	800473e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004728:	d009      	beq.n	800473e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4a12      	ldr	r2, [pc, #72]	; (8004778 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d004      	beq.n	800473e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4a10      	ldr	r2, [pc, #64]	; (800477c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d10c      	bne.n	8004758 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800473e:	68bb      	ldr	r3, [r7, #8]
 8004740:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004744:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	68ba      	ldr	r2, [r7, #8]
 800474c:	4313      	orrs	r3, r2
 800474e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	68ba      	ldr	r2, [r7, #8]
 8004756:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2201      	movs	r2, #1
 800475c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2200      	movs	r2, #0
 8004764:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004768:	2300      	movs	r3, #0
}
 800476a:	4618      	mov	r0, r3
 800476c:	3714      	adds	r7, #20
 800476e:	46bd      	mov	sp, r7
 8004770:	bc80      	pop	{r7}
 8004772:	4770      	bx	lr
 8004774:	40012c00 	.word	0x40012c00
 8004778:	40000400 	.word	0x40000400
 800477c:	40000800 	.word	0x40000800

08004780 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004780:	b480      	push	{r7}
 8004782:	b083      	sub	sp, #12
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004788:	bf00      	nop
 800478a:	370c      	adds	r7, #12
 800478c:	46bd      	mov	sp, r7
 800478e:	bc80      	pop	{r7}
 8004790:	4770      	bx	lr

08004792 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004792:	b480      	push	{r7}
 8004794:	b083      	sub	sp, #12
 8004796:	af00      	add	r7, sp, #0
 8004798:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800479a:	bf00      	nop
 800479c:	370c      	adds	r7, #12
 800479e:	46bd      	mov	sp, r7
 80047a0:	bc80      	pop	{r7}
 80047a2:	4770      	bx	lr

080047a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b082      	sub	sp, #8
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d101      	bne.n	80047b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	e03f      	b.n	8004836 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80047bc:	b2db      	uxtb	r3, r3
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d106      	bne.n	80047d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2200      	movs	r2, #0
 80047c6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80047ca:	6878      	ldr	r0, [r7, #4]
 80047cc:	f7fc fac8 	bl	8000d60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2224      	movs	r2, #36	; 0x24
 80047d4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	68da      	ldr	r2, [r3, #12]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80047e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80047e8:	6878      	ldr	r0, [r7, #4]
 80047ea:	f000 fbcb 	bl	8004f84 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	691a      	ldr	r2, [r3, #16]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80047fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	695a      	ldr	r2, [r3, #20]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800480c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	68da      	ldr	r2, [r3, #12]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800481c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2200      	movs	r2, #0
 8004822:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2220      	movs	r2, #32
 8004828:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2220      	movs	r2, #32
 8004830:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004834:	2300      	movs	r3, #0
}
 8004836:	4618      	mov	r0, r3
 8004838:	3708      	adds	r7, #8
 800483a:	46bd      	mov	sp, r7
 800483c:	bd80      	pop	{r7, pc}

0800483e <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800483e:	b480      	push	{r7}
 8004840:	b085      	sub	sp, #20
 8004842:	af00      	add	r7, sp, #0
 8004844:	60f8      	str	r0, [r7, #12]
 8004846:	60b9      	str	r1, [r7, #8]
 8004848:	4613      	mov	r3, r2
 800484a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004852:	b2db      	uxtb	r3, r3
 8004854:	2b20      	cmp	r3, #32
 8004856:	d130      	bne.n	80048ba <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d002      	beq.n	8004864 <HAL_UART_Transmit_IT+0x26>
 800485e:	88fb      	ldrh	r3, [r7, #6]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d101      	bne.n	8004868 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8004864:	2301      	movs	r3, #1
 8004866:	e029      	b.n	80048bc <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800486e:	2b01      	cmp	r3, #1
 8004870:	d101      	bne.n	8004876 <HAL_UART_Transmit_IT+0x38>
 8004872:	2302      	movs	r3, #2
 8004874:	e022      	b.n	80048bc <HAL_UART_Transmit_IT+0x7e>
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	2201      	movs	r2, #1
 800487a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	68ba      	ldr	r2, [r7, #8]
 8004882:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	88fa      	ldrh	r2, [r7, #6]
 8004888:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	88fa      	ldrh	r2, [r7, #6]
 800488e:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	2200      	movs	r2, #0
 8004894:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	2221      	movs	r2, #33	; 0x21
 800489a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	2200      	movs	r2, #0
 80048a2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	68da      	ldr	r2, [r3, #12]
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80048b4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80048b6:	2300      	movs	r3, #0
 80048b8:	e000      	b.n	80048bc <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80048ba:	2302      	movs	r3, #2
  }
}
 80048bc:	4618      	mov	r0, r3
 80048be:	3714      	adds	r7, #20
 80048c0:	46bd      	mov	sp, r7
 80048c2:	bc80      	pop	{r7}
 80048c4:	4770      	bx	lr
	...

080048c8 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b086      	sub	sp, #24
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	60f8      	str	r0, [r7, #12]
 80048d0:	60b9      	str	r1, [r7, #8]
 80048d2:	4613      	mov	r3, r2
 80048d4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80048dc:	b2db      	uxtb	r3, r3
 80048de:	2b20      	cmp	r3, #32
 80048e0:	d166      	bne.n	80049b0 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d002      	beq.n	80048ee <HAL_UART_Receive_DMA+0x26>
 80048e8:	88fb      	ldrh	r3, [r7, #6]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d101      	bne.n	80048f2 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80048ee:	2301      	movs	r3, #1
 80048f0:	e05f      	b.n	80049b2 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80048f8:	2b01      	cmp	r3, #1
 80048fa:	d101      	bne.n	8004900 <HAL_UART_Receive_DMA+0x38>
 80048fc:	2302      	movs	r3, #2
 80048fe:	e058      	b.n	80049b2 <HAL_UART_Receive_DMA+0xea>
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	2201      	movs	r2, #1
 8004904:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8004908:	68ba      	ldr	r2, [r7, #8]
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	88fa      	ldrh	r2, [r7, #6]
 8004912:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2200      	movs	r2, #0
 8004918:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	2222      	movs	r2, #34	; 0x22
 800491e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004926:	4a25      	ldr	r2, [pc, #148]	; (80049bc <HAL_UART_Receive_DMA+0xf4>)
 8004928:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800492e:	4a24      	ldr	r2, [pc, #144]	; (80049c0 <HAL_UART_Receive_DMA+0xf8>)
 8004930:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004936:	4a23      	ldr	r2, [pc, #140]	; (80049c4 <HAL_UART_Receive_DMA+0xfc>)
 8004938:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800493e:	2200      	movs	r2, #0
 8004940:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    tmp = (uint32_t *)&pData;
 8004942:	f107 0308 	add.w	r3, r7, #8
 8004946:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	3304      	adds	r3, #4
 8004952:	4619      	mov	r1, r3
 8004954:	697b      	ldr	r3, [r7, #20]
 8004956:	681a      	ldr	r2, [r3, #0]
 8004958:	88fb      	ldrh	r3, [r7, #6]
 800495a:	f7fe fb5f 	bl	800301c <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800495e:	2300      	movs	r3, #0
 8004960:	613b      	str	r3, [r7, #16]
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	613b      	str	r3, [r7, #16]
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	685b      	ldr	r3, [r3, #4]
 8004970:	613b      	str	r3, [r7, #16]
 8004972:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	2200      	movs	r2, #0
 8004978:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	68da      	ldr	r2, [r3, #12]
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800498a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	695a      	ldr	r2, [r3, #20]
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f042 0201 	orr.w	r2, r2, #1
 800499a:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	695a      	ldr	r2, [r3, #20]
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80049aa:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80049ac:	2300      	movs	r3, #0
 80049ae:	e000      	b.n	80049b2 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80049b0:	2302      	movs	r3, #2
  }
}
 80049b2:	4618      	mov	r0, r3
 80049b4:	3718      	adds	r7, #24
 80049b6:	46bd      	mov	sp, r7
 80049b8:	bd80      	pop	{r7, pc}
 80049ba:	bf00      	nop
 80049bc:	08004c11 	.word	0x08004c11
 80049c0:	08004c79 	.word	0x08004c79
 80049c4:	08004c95 	.word	0x08004c95

080049c8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b088      	sub	sp, #32
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	68db      	ldr	r3, [r3, #12]
 80049de:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	695b      	ldr	r3, [r3, #20]
 80049e6:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80049e8:	2300      	movs	r3, #0
 80049ea:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80049ec:	2300      	movs	r3, #0
 80049ee:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80049f0:	69fb      	ldr	r3, [r7, #28]
 80049f2:	f003 030f 	and.w	r3, r3, #15
 80049f6:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80049f8:	693b      	ldr	r3, [r7, #16]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d10d      	bne.n	8004a1a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80049fe:	69fb      	ldr	r3, [r7, #28]
 8004a00:	f003 0320 	and.w	r3, r3, #32
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d008      	beq.n	8004a1a <HAL_UART_IRQHandler+0x52>
 8004a08:	69bb      	ldr	r3, [r7, #24]
 8004a0a:	f003 0320 	and.w	r3, r3, #32
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d003      	beq.n	8004a1a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004a12:	6878      	ldr	r0, [r7, #4]
 8004a14:	f000 fa35 	bl	8004e82 <UART_Receive_IT>
      return;
 8004a18:	e0d0      	b.n	8004bbc <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004a1a:	693b      	ldr	r3, [r7, #16]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	f000 80b0 	beq.w	8004b82 <HAL_UART_IRQHandler+0x1ba>
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	f003 0301 	and.w	r3, r3, #1
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d105      	bne.n	8004a38 <HAL_UART_IRQHandler+0x70>
 8004a2c:	69bb      	ldr	r3, [r7, #24]
 8004a2e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	f000 80a5 	beq.w	8004b82 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004a38:	69fb      	ldr	r3, [r7, #28]
 8004a3a:	f003 0301 	and.w	r3, r3, #1
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d00a      	beq.n	8004a58 <HAL_UART_IRQHandler+0x90>
 8004a42:	69bb      	ldr	r3, [r7, #24]
 8004a44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d005      	beq.n	8004a58 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a50:	f043 0201 	orr.w	r2, r3, #1
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004a58:	69fb      	ldr	r3, [r7, #28]
 8004a5a:	f003 0304 	and.w	r3, r3, #4
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d00a      	beq.n	8004a78 <HAL_UART_IRQHandler+0xb0>
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	f003 0301 	and.w	r3, r3, #1
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d005      	beq.n	8004a78 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a70:	f043 0202 	orr.w	r2, r3, #2
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004a78:	69fb      	ldr	r3, [r7, #28]
 8004a7a:	f003 0302 	and.w	r3, r3, #2
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d00a      	beq.n	8004a98 <HAL_UART_IRQHandler+0xd0>
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	f003 0301 	and.w	r3, r3, #1
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d005      	beq.n	8004a98 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a90:	f043 0204 	orr.w	r2, r3, #4
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004a98:	69fb      	ldr	r3, [r7, #28]
 8004a9a:	f003 0308 	and.w	r3, r3, #8
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d00f      	beq.n	8004ac2 <HAL_UART_IRQHandler+0xfa>
 8004aa2:	69bb      	ldr	r3, [r7, #24]
 8004aa4:	f003 0320 	and.w	r3, r3, #32
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d104      	bne.n	8004ab6 <HAL_UART_IRQHandler+0xee>
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	f003 0301 	and.w	r3, r3, #1
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d005      	beq.n	8004ac2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004aba:	f043 0208 	orr.w	r2, r3, #8
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d077      	beq.n	8004bba <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004aca:	69fb      	ldr	r3, [r7, #28]
 8004acc:	f003 0320 	and.w	r3, r3, #32
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d007      	beq.n	8004ae4 <HAL_UART_IRQHandler+0x11c>
 8004ad4:	69bb      	ldr	r3, [r7, #24]
 8004ad6:	f003 0320 	and.w	r3, r3, #32
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d002      	beq.n	8004ae4 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	f000 f9cf 	bl	8004e82 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	695b      	ldr	r3, [r3, #20]
 8004aea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	bf14      	ite	ne
 8004af2:	2301      	movne	r3, #1
 8004af4:	2300      	moveq	r3, #0
 8004af6:	b2db      	uxtb	r3, r3
 8004af8:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004afe:	f003 0308 	and.w	r3, r3, #8
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d102      	bne.n	8004b0c <HAL_UART_IRQHandler+0x144>
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d031      	beq.n	8004b70 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004b0c:	6878      	ldr	r0, [r7, #4]
 8004b0e:	f000 f920 	bl	8004d52 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	695b      	ldr	r3, [r3, #20]
 8004b18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d023      	beq.n	8004b68 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	695a      	ldr	r2, [r3, #20]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b2e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d013      	beq.n	8004b60 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b3c:	4a21      	ldr	r2, [pc, #132]	; (8004bc4 <HAL_UART_IRQHandler+0x1fc>)
 8004b3e:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b44:	4618      	mov	r0, r3
 8004b46:	f7fe fac9 	bl	80030dc <HAL_DMA_Abort_IT>
 8004b4a:	4603      	mov	r3, r0
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d016      	beq.n	8004b7e <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b56:	687a      	ldr	r2, [r7, #4]
 8004b58:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004b5a:	4610      	mov	r0, r2
 8004b5c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b5e:	e00e      	b.n	8004b7e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004b60:	6878      	ldr	r0, [r7, #4]
 8004b62:	f000 f84c 	bl	8004bfe <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b66:	e00a      	b.n	8004b7e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004b68:	6878      	ldr	r0, [r7, #4]
 8004b6a:	f000 f848 	bl	8004bfe <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b6e:	e006      	b.n	8004b7e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004b70:	6878      	ldr	r0, [r7, #4]
 8004b72:	f000 f844 	bl	8004bfe <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2200      	movs	r2, #0
 8004b7a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8004b7c:	e01d      	b.n	8004bba <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b7e:	bf00      	nop
    return;
 8004b80:	e01b      	b.n	8004bba <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004b82:	69fb      	ldr	r3, [r7, #28]
 8004b84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d008      	beq.n	8004b9e <HAL_UART_IRQHandler+0x1d6>
 8004b8c:	69bb      	ldr	r3, [r7, #24]
 8004b8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d003      	beq.n	8004b9e <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8004b96:	6878      	ldr	r0, [r7, #4]
 8004b98:	f000 f90c 	bl	8004db4 <UART_Transmit_IT>
    return;
 8004b9c:	e00e      	b.n	8004bbc <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004b9e:	69fb      	ldr	r3, [r7, #28]
 8004ba0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d009      	beq.n	8004bbc <HAL_UART_IRQHandler+0x1f4>
 8004ba8:	69bb      	ldr	r3, [r7, #24]
 8004baa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d004      	beq.n	8004bbc <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 8004bb2:	6878      	ldr	r0, [r7, #4]
 8004bb4:	f000 f94d 	bl	8004e52 <UART_EndTransmit_IT>
    return;
 8004bb8:	e000      	b.n	8004bbc <HAL_UART_IRQHandler+0x1f4>
    return;
 8004bba:	bf00      	nop
  }
}
 8004bbc:	3720      	adds	r7, #32
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	bd80      	pop	{r7, pc}
 8004bc2:	bf00      	nop
 8004bc4:	08004d8d 	.word	0x08004d8d

08004bc8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004bc8:	b480      	push	{r7}
 8004bca:	b083      	sub	sp, #12
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004bd0:	bf00      	nop
 8004bd2:	370c      	adds	r7, #12
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	bc80      	pop	{r7}
 8004bd8:	4770      	bx	lr

08004bda <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004bda:	b480      	push	{r7}
 8004bdc:	b083      	sub	sp, #12
 8004bde:	af00      	add	r7, sp, #0
 8004be0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004be2:	bf00      	nop
 8004be4:	370c      	adds	r7, #12
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bc80      	pop	{r7}
 8004bea:	4770      	bx	lr

08004bec <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b083      	sub	sp, #12
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004bf4:	bf00      	nop
 8004bf6:	370c      	adds	r7, #12
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	bc80      	pop	{r7}
 8004bfc:	4770      	bx	lr

08004bfe <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004bfe:	b480      	push	{r7}
 8004c00:	b083      	sub	sp, #12
 8004c02:	af00      	add	r7, sp, #0
 8004c04:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004c06:	bf00      	nop
 8004c08:	370c      	adds	r7, #12
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bc80      	pop	{r7}
 8004c0e:	4770      	bx	lr

08004c10 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b084      	sub	sp, #16
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c1c:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f003 0320 	and.w	r3, r3, #32
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d11e      	bne.n	8004c6a <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	2200      	movs	r2, #0
 8004c30:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	68da      	ldr	r2, [r3, #12]
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004c40:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	695a      	ldr	r2, [r3, #20]
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f022 0201 	bic.w	r2, r2, #1
 8004c50:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	695a      	ldr	r2, [r3, #20]
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c60:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	2220      	movs	r2, #32
 8004c66:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8004c6a:	68f8      	ldr	r0, [r7, #12]
 8004c6c:	f7ff ffb5 	bl	8004bda <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004c70:	bf00      	nop
 8004c72:	3710      	adds	r7, #16
 8004c74:	46bd      	mov	sp, r7
 8004c76:	bd80      	pop	{r7, pc}

08004c78 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b084      	sub	sp, #16
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c84:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8004c86:	68f8      	ldr	r0, [r7, #12]
 8004c88:	f7ff ffb0 	bl	8004bec <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004c8c:	bf00      	nop
 8004c8e:	3710      	adds	r7, #16
 8004c90:	46bd      	mov	sp, r7
 8004c92:	bd80      	pop	{r7, pc}

08004c94 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b084      	sub	sp, #16
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca4:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004ca6:	68bb      	ldr	r3, [r7, #8]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	695b      	ldr	r3, [r3, #20]
 8004cac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	bf14      	ite	ne
 8004cb4:	2301      	movne	r3, #1
 8004cb6:	2300      	moveq	r3, #0
 8004cb8:	b2db      	uxtb	r3, r3
 8004cba:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004cbc:	68bb      	ldr	r3, [r7, #8]
 8004cbe:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004cc2:	b2db      	uxtb	r3, r3
 8004cc4:	2b21      	cmp	r3, #33	; 0x21
 8004cc6:	d108      	bne.n	8004cda <UART_DMAError+0x46>
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d005      	beq.n	8004cda <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8004cd4:	68b8      	ldr	r0, [r7, #8]
 8004cd6:	f000 f827 	bl	8004d28 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004cda:	68bb      	ldr	r3, [r7, #8]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	695b      	ldr	r3, [r3, #20]
 8004ce0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	bf14      	ite	ne
 8004ce8:	2301      	movne	r3, #1
 8004cea:	2300      	moveq	r3, #0
 8004cec:	b2db      	uxtb	r3, r3
 8004cee:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004cf6:	b2db      	uxtb	r3, r3
 8004cf8:	2b22      	cmp	r3, #34	; 0x22
 8004cfa:	d108      	bne.n	8004d0e <UART_DMAError+0x7a>
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d005      	beq.n	8004d0e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	2200      	movs	r2, #0
 8004d06:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8004d08:	68b8      	ldr	r0, [r7, #8]
 8004d0a:	f000 f822 	bl	8004d52 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d12:	f043 0210 	orr.w	r2, r3, #16
 8004d16:	68bb      	ldr	r3, [r7, #8]
 8004d18:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004d1a:	68b8      	ldr	r0, [r7, #8]
 8004d1c:	f7ff ff6f 	bl	8004bfe <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004d20:	bf00      	nop
 8004d22:	3710      	adds	r7, #16
 8004d24:	46bd      	mov	sp, r7
 8004d26:	bd80      	pop	{r7, pc}

08004d28 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004d28:	b480      	push	{r7}
 8004d2a:	b083      	sub	sp, #12
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	68da      	ldr	r2, [r3, #12]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8004d3e:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2220      	movs	r2, #32
 8004d44:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8004d48:	bf00      	nop
 8004d4a:	370c      	adds	r7, #12
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	bc80      	pop	{r7}
 8004d50:	4770      	bx	lr

08004d52 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004d52:	b480      	push	{r7}
 8004d54:	b083      	sub	sp, #12
 8004d56:	af00      	add	r7, sp, #0
 8004d58:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	68da      	ldr	r2, [r3, #12]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004d68:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	695a      	ldr	r2, [r3, #20]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f022 0201 	bic.w	r2, r2, #1
 8004d78:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2220      	movs	r2, #32
 8004d7e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004d82:	bf00      	nop
 8004d84:	370c      	adds	r7, #12
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bc80      	pop	{r7}
 8004d8a:	4770      	bx	lr

08004d8c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b084      	sub	sp, #16
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d98:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2200      	movs	r2, #0
 8004da4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004da6:	68f8      	ldr	r0, [r7, #12]
 8004da8:	f7ff ff29 	bl	8004bfe <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004dac:	bf00      	nop
 8004dae:	3710      	adds	r7, #16
 8004db0:	46bd      	mov	sp, r7
 8004db2:	bd80      	pop	{r7, pc}

08004db4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004db4:	b480      	push	{r7}
 8004db6:	b085      	sub	sp, #20
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004dc2:	b2db      	uxtb	r3, r3
 8004dc4:	2b21      	cmp	r3, #33	; 0x21
 8004dc6:	d13e      	bne.n	8004e46 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004dd0:	d114      	bne.n	8004dfc <UART_Transmit_IT+0x48>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	691b      	ldr	r3, [r3, #16]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d110      	bne.n	8004dfc <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6a1b      	ldr	r3, [r3, #32]
 8004dde:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	881b      	ldrh	r3, [r3, #0]
 8004de4:	461a      	mov	r2, r3
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004dee:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6a1b      	ldr	r3, [r3, #32]
 8004df4:	1c9a      	adds	r2, r3, #2
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	621a      	str	r2, [r3, #32]
 8004dfa:	e008      	b.n	8004e0e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6a1b      	ldr	r3, [r3, #32]
 8004e00:	1c59      	adds	r1, r3, #1
 8004e02:	687a      	ldr	r2, [r7, #4]
 8004e04:	6211      	str	r1, [r2, #32]
 8004e06:	781a      	ldrb	r2, [r3, #0]
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004e12:	b29b      	uxth	r3, r3
 8004e14:	3b01      	subs	r3, #1
 8004e16:	b29b      	uxth	r3, r3
 8004e18:	687a      	ldr	r2, [r7, #4]
 8004e1a:	4619      	mov	r1, r3
 8004e1c:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d10f      	bne.n	8004e42 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	68da      	ldr	r2, [r3, #12]
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e30:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	68da      	ldr	r2, [r3, #12]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e40:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004e42:	2300      	movs	r3, #0
 8004e44:	e000      	b.n	8004e48 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004e46:	2302      	movs	r3, #2
  }
}
 8004e48:	4618      	mov	r0, r3
 8004e4a:	3714      	adds	r7, #20
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	bc80      	pop	{r7}
 8004e50:	4770      	bx	lr

08004e52 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004e52:	b580      	push	{r7, lr}
 8004e54:	b082      	sub	sp, #8
 8004e56:	af00      	add	r7, sp, #0
 8004e58:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	68da      	ldr	r2, [r3, #12]
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e68:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2220      	movs	r2, #32
 8004e6e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004e72:	6878      	ldr	r0, [r7, #4]
 8004e74:	f7ff fea8 	bl	8004bc8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004e78:	2300      	movs	r3, #0
}
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	3708      	adds	r7, #8
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}

08004e82 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004e82:	b580      	push	{r7, lr}
 8004e84:	b084      	sub	sp, #16
 8004e86:	af00      	add	r7, sp, #0
 8004e88:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004e90:	b2db      	uxtb	r3, r3
 8004e92:	2b22      	cmp	r3, #34	; 0x22
 8004e94:	d170      	bne.n	8004f78 <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	689b      	ldr	r3, [r3, #8]
 8004e9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e9e:	d117      	bne.n	8004ed0 <UART_Receive_IT+0x4e>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	691b      	ldr	r3, [r3, #16]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d113      	bne.n	8004ed0 <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eb0:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	685b      	ldr	r3, [r3, #4]
 8004eb8:	b29b      	uxth	r3, r3
 8004eba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ebe:	b29a      	uxth	r2, r3
 8004ec0:	68bb      	ldr	r3, [r7, #8]
 8004ec2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ec8:	1c9a      	adds	r2, r3, #2
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	629a      	str	r2, [r3, #40]	; 0x28
 8004ece:	e026      	b.n	8004f1e <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ed4:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	689b      	ldr	r3, [r3, #8]
 8004ede:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ee2:	d007      	beq.n	8004ef4 <UART_Receive_IT+0x72>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	689b      	ldr	r3, [r3, #8]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d10a      	bne.n	8004f02 <UART_Receive_IT+0x80>
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	691b      	ldr	r3, [r3, #16]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d106      	bne.n	8004f02 <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	685b      	ldr	r3, [r3, #4]
 8004efa:	b2da      	uxtb	r2, r3
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	701a      	strb	r2, [r3, #0]
 8004f00:	e008      	b.n	8004f14 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	685b      	ldr	r3, [r3, #4]
 8004f08:	b2db      	uxtb	r3, r3
 8004f0a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004f0e:	b2da      	uxtb	r2, r3
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f18:	1c5a      	adds	r2, r3, #1
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004f22:	b29b      	uxth	r3, r3
 8004f24:	3b01      	subs	r3, #1
 8004f26:	b29b      	uxth	r3, r3
 8004f28:	687a      	ldr	r2, [r7, #4]
 8004f2a:	4619      	mov	r1, r3
 8004f2c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d120      	bne.n	8004f74 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	68da      	ldr	r2, [r3, #12]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f022 0220 	bic.w	r2, r2, #32
 8004f40:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	68da      	ldr	r2, [r3, #12]
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004f50:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	695a      	ldr	r2, [r3, #20]
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f022 0201 	bic.w	r2, r2, #1
 8004f60:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2220      	movs	r2, #32
 8004f66:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8004f6a:	6878      	ldr	r0, [r7, #4]
 8004f6c:	f7ff fe35 	bl	8004bda <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8004f70:	2300      	movs	r3, #0
 8004f72:	e002      	b.n	8004f7a <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 8004f74:	2300      	movs	r3, #0
 8004f76:	e000      	b.n	8004f7a <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 8004f78:	2302      	movs	r3, #2
  }
}
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	3710      	adds	r7, #16
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	bd80      	pop	{r7, pc}
	...

08004f84 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b084      	sub	sp, #16
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	691b      	ldr	r3, [r3, #16]
 8004f92:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	68da      	ldr	r2, [r3, #12]
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	430a      	orrs	r2, r1
 8004fa0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	689a      	ldr	r2, [r3, #8]
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	691b      	ldr	r3, [r3, #16]
 8004faa:	431a      	orrs	r2, r3
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	695b      	ldr	r3, [r3, #20]
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	68db      	ldr	r3, [r3, #12]
 8004fba:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004fbe:	f023 030c 	bic.w	r3, r3, #12
 8004fc2:	687a      	ldr	r2, [r7, #4]
 8004fc4:	6812      	ldr	r2, [r2, #0]
 8004fc6:	68b9      	ldr	r1, [r7, #8]
 8004fc8:	430b      	orrs	r3, r1
 8004fca:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	695b      	ldr	r3, [r3, #20]
 8004fd2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	699a      	ldr	r2, [r3, #24]
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	430a      	orrs	r2, r1
 8004fe0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4a2c      	ldr	r2, [pc, #176]	; (8005098 <UART_SetConfig+0x114>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d103      	bne.n	8004ff4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004fec:	f7fe ffa4 	bl	8003f38 <HAL_RCC_GetPCLK2Freq>
 8004ff0:	60f8      	str	r0, [r7, #12]
 8004ff2:	e002      	b.n	8004ffa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004ff4:	f7fe ff8c 	bl	8003f10 <HAL_RCC_GetPCLK1Freq>
 8004ff8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004ffa:	68fa      	ldr	r2, [r7, #12]
 8004ffc:	4613      	mov	r3, r2
 8004ffe:	009b      	lsls	r3, r3, #2
 8005000:	4413      	add	r3, r2
 8005002:	009a      	lsls	r2, r3, #2
 8005004:	441a      	add	r2, r3
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	685b      	ldr	r3, [r3, #4]
 800500a:	009b      	lsls	r3, r3, #2
 800500c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005010:	4a22      	ldr	r2, [pc, #136]	; (800509c <UART_SetConfig+0x118>)
 8005012:	fba2 2303 	umull	r2, r3, r2, r3
 8005016:	095b      	lsrs	r3, r3, #5
 8005018:	0119      	lsls	r1, r3, #4
 800501a:	68fa      	ldr	r2, [r7, #12]
 800501c:	4613      	mov	r3, r2
 800501e:	009b      	lsls	r3, r3, #2
 8005020:	4413      	add	r3, r2
 8005022:	009a      	lsls	r2, r3, #2
 8005024:	441a      	add	r2, r3
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	685b      	ldr	r3, [r3, #4]
 800502a:	009b      	lsls	r3, r3, #2
 800502c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005030:	4b1a      	ldr	r3, [pc, #104]	; (800509c <UART_SetConfig+0x118>)
 8005032:	fba3 0302 	umull	r0, r3, r3, r2
 8005036:	095b      	lsrs	r3, r3, #5
 8005038:	2064      	movs	r0, #100	; 0x64
 800503a:	fb00 f303 	mul.w	r3, r0, r3
 800503e:	1ad3      	subs	r3, r2, r3
 8005040:	011b      	lsls	r3, r3, #4
 8005042:	3332      	adds	r3, #50	; 0x32
 8005044:	4a15      	ldr	r2, [pc, #84]	; (800509c <UART_SetConfig+0x118>)
 8005046:	fba2 2303 	umull	r2, r3, r2, r3
 800504a:	095b      	lsrs	r3, r3, #5
 800504c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005050:	4419      	add	r1, r3
 8005052:	68fa      	ldr	r2, [r7, #12]
 8005054:	4613      	mov	r3, r2
 8005056:	009b      	lsls	r3, r3, #2
 8005058:	4413      	add	r3, r2
 800505a:	009a      	lsls	r2, r3, #2
 800505c:	441a      	add	r2, r3
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	009b      	lsls	r3, r3, #2
 8005064:	fbb2 f2f3 	udiv	r2, r2, r3
 8005068:	4b0c      	ldr	r3, [pc, #48]	; (800509c <UART_SetConfig+0x118>)
 800506a:	fba3 0302 	umull	r0, r3, r3, r2
 800506e:	095b      	lsrs	r3, r3, #5
 8005070:	2064      	movs	r0, #100	; 0x64
 8005072:	fb00 f303 	mul.w	r3, r0, r3
 8005076:	1ad3      	subs	r3, r2, r3
 8005078:	011b      	lsls	r3, r3, #4
 800507a:	3332      	adds	r3, #50	; 0x32
 800507c:	4a07      	ldr	r2, [pc, #28]	; (800509c <UART_SetConfig+0x118>)
 800507e:	fba2 2303 	umull	r2, r3, r2, r3
 8005082:	095b      	lsrs	r3, r3, #5
 8005084:	f003 020f 	and.w	r2, r3, #15
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	440a      	add	r2, r1
 800508e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005090:	bf00      	nop
 8005092:	3710      	adds	r7, #16
 8005094:	46bd      	mov	sp, r7
 8005096:	bd80      	pop	{r7, pc}
 8005098:	40013800 	.word	0x40013800
 800509c:	51eb851f 	.word	0x51eb851f

080050a0 <__libc_init_array>:
 80050a0:	b570      	push	{r4, r5, r6, lr}
 80050a2:	2600      	movs	r6, #0
 80050a4:	4d0c      	ldr	r5, [pc, #48]	; (80050d8 <__libc_init_array+0x38>)
 80050a6:	4c0d      	ldr	r4, [pc, #52]	; (80050dc <__libc_init_array+0x3c>)
 80050a8:	1b64      	subs	r4, r4, r5
 80050aa:	10a4      	asrs	r4, r4, #2
 80050ac:	42a6      	cmp	r6, r4
 80050ae:	d109      	bne.n	80050c4 <__libc_init_array+0x24>
 80050b0:	f000 f822 	bl	80050f8 <_init>
 80050b4:	2600      	movs	r6, #0
 80050b6:	4d0a      	ldr	r5, [pc, #40]	; (80050e0 <__libc_init_array+0x40>)
 80050b8:	4c0a      	ldr	r4, [pc, #40]	; (80050e4 <__libc_init_array+0x44>)
 80050ba:	1b64      	subs	r4, r4, r5
 80050bc:	10a4      	asrs	r4, r4, #2
 80050be:	42a6      	cmp	r6, r4
 80050c0:	d105      	bne.n	80050ce <__libc_init_array+0x2e>
 80050c2:	bd70      	pop	{r4, r5, r6, pc}
 80050c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80050c8:	4798      	blx	r3
 80050ca:	3601      	adds	r6, #1
 80050cc:	e7ee      	b.n	80050ac <__libc_init_array+0xc>
 80050ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80050d2:	4798      	blx	r3
 80050d4:	3601      	adds	r6, #1
 80050d6:	e7f2      	b.n	80050be <__libc_init_array+0x1e>
 80050d8:	08005138 	.word	0x08005138
 80050dc:	08005138 	.word	0x08005138
 80050e0:	08005138 	.word	0x08005138
 80050e4:	0800513c 	.word	0x0800513c

080050e8 <memset>:
 80050e8:	4603      	mov	r3, r0
 80050ea:	4402      	add	r2, r0
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d100      	bne.n	80050f2 <memset+0xa>
 80050f0:	4770      	bx	lr
 80050f2:	f803 1b01 	strb.w	r1, [r3], #1
 80050f6:	e7f9      	b.n	80050ec <memset+0x4>

080050f8 <_init>:
 80050f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050fa:	bf00      	nop
 80050fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050fe:	bc08      	pop	{r3}
 8005100:	469e      	mov	lr, r3
 8005102:	4770      	bx	lr

08005104 <_fini>:
 8005104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005106:	bf00      	nop
 8005108:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800510a:	bc08      	pop	{r3}
 800510c:	469e      	mov	lr, r3
 800510e:	4770      	bx	lr
