{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.944727",
   "Default View_TopLeft":"-215,-33",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port m_axi_lite -pg 1 -lvl 0 -x 0 -y 400 -defaultsOSRD -left
preplace port m_axi -pg 1 -lvl 0 -x 0 -y 380 -defaultsOSRD -left
preplace port qsfp_clk -pg 1 -lvl 3 -x 920 -y 80 -defaultsOSRD -right
preplace port qsfp_rx -pg 1 -lvl 3 -x 920 -y 120 -defaultsOSRD -right
preplace port qsfp_tx -pg 1 -lvl 3 -x 920 -y 100 -defaultsOSRD
preplace port port-id_aurora_init_clk -pg 1 -lvl 0 -x 0 -y 420 -defaultsOSRD
preplace port port-id_channel_up -pg 1 -lvl 3 -x 920 -y 20 -defaultsOSRD
preplace port port-id_sys_reset_out -pg 1 -lvl 3 -x 920 -y 420 -defaultsOSRD
preplace port port-id_c2c_link_status -pg 1 -lvl 3 -x 920 -y 400 -defaultsOSRD
preplace port port-id_m_aresetn -pg 1 -lvl 0 -x 0 -y 480 -defaultsOSRD
preplace port port-id_reset_out -pg 1 -lvl 3 -x 920 -y 440 -defaultsOSRD
preplace inst axi_chip2chip -pg 1 -lvl 1 -x 250 -y 80 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 49 47 48 46 50 51 52 67 54 62 69 53 63 57 59 64 55 61 58 60 66 65 68 56} -defaultsOSRD -pinDir m_axi left -pinY m_axi 300L -pinDir m_axi_lite left -pinY m_axi_lite 320L -pinDir AXIS_RX right -pinY AXIS_RX 20R -pinDir AXIS_TX right -pinY AXIS_TX 0R -pinDir axi_c2c_lnk_hndlr_in_progress right -pinY axi_c2c_lnk_hndlr_in_progress 400R -pinDir m_aclk left -pinY m_aclk 340L -pinDir m_aresetn left -pinY m_aresetn 400L -pinBusDir axi_c2c_s2m_intr_in left -pinBusY axi_c2c_s2m_intr_in 420L -pinBusDir axi_c2c_m2s_intr_out right -pinBusY axi_c2c_m2s_intr_out 40R -pinDir axi_c2c_phy_clk right -pinY axi_c2c_phy_clk 180R -pinDir axi_c2c_aurora_channel_up right -pinY axi_c2c_aurora_channel_up 60R -pinDir aurora_do_cc right -pinY aurora_do_cc 100R -pinDir aurora_pma_init_in right -pinY aurora_pma_init_in 300R -pinDir aurora_init_clk left -pinY aurora_init_clk 360L -pinDir aurora_pma_init_out right -pinY aurora_pma_init_out 160R -pinDir aurora_mmcm_not_locked right -pinY aurora_mmcm_not_locked 80R -pinDir aurora_reset_pb right -pinY aurora_reset_pb 140R -pinDir axi_c2c_config_error_out right -pinY axi_c2c_config_error_out 380R -pinDir axi_c2c_link_status_out right -pinY axi_c2c_link_status_out 320R -pinDir axi_c2c_multi_bit_error_out right -pinY axi_c2c_multi_bit_error_out 420R -pinDir m_axi_lite_aclk left -pinY m_axi_lite_aclk 380L
preplace inst c2c_signals -pg 1 -lvl 2 -x 680 -y 460 -swap {3 0 1 2} -defaultsOSRD -pinDir clk left -pinY clk 60L -pinBusDir probe0 left -pinBusY probe0 0L -pinBusDir probe1 left -pinBusY probe1 20L -pinBusDir probe2 left -pinBusY probe2 40L
preplace inst aurora_core -pg 1 -lvl 2 -x 680 -y 80 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 35 34 33 36 37 39 42 38 40 41} -defaultsOSRD -pinDir USER_DATA_S_AXIS_TX left -pinY USER_DATA_S_AXIS_TX 0L -pinDir USER_DATA_M_AXIS_RX left -pinY USER_DATA_M_AXIS_RX 20L -pinDir GT_DIFF_REFCLK1 right -pinY GT_DIFF_REFCLK1 0R -pinDir CORE_STATUS left -pinY CORE_STATUS 40L -pinDir CORE_STATUS.channel_up left -pinY CORE_STATUS.channel_up 60L -pinDir CORE_STATUS.mmcm_not_locked_out left -pinY CORE_STATUS.mmcm_not_locked_out 80L -pinDir CORE_CONTROL left -pinY CORE_CONTROL 100L -pinDir GT_SERIAL_TX right -pinY GT_SERIAL_TX 20R -pinDir GT_SERIAL_RX right -pinY GT_SERIAL_RX 40R -pinDir QPLL_CONTROL_OUT right -pinY QPLL_CONTROL_OUT 60R -pinDir reset_pb left -pinY reset_pb 140L -pinDir pma_init left -pinY pma_init 160L -pinDir tx_out_clk right -pinY tx_out_clk 80R -pinDir init_clk left -pinY init_clk 240L -pinDir link_reset_out right -pinY link_reset_out 100R -pinDir user_clk_out left -pinY user_clk_out 180L -pinDir sync_clk_out right -pinY sync_clk_out 120R -pinDir gt_qpllclk_quad1_out right -pinY gt_qpllclk_quad1_out 140R -pinDir gt_qpllrefclk_quad1_out right -pinY gt_qpllrefclk_quad1_out 180R -pinDir sys_reset_out right -pinY sys_reset_out 240R -pinDir gt_reset_out right -pinY gt_reset_out 160R -pinDir gt_refclk1_out right -pinY gt_refclk1_out 200R -pinBusDir gt_powergood right -pinBusY gt_powergood 220R
preplace inst c2c_reset_manager -pg 1 -lvl 2 -x 680 -y 620 -defaultsOSRD -pinDir clock left -pinY clock 0L -pinDir reset_in right -pinY reset_in 0R -pinDir reset_out right -pinY reset_out 20R
preplace netloc aurora_core_channel_up 1 1 2 480 20 NJ
preplace netloc aurora_core_mmcm_not_locked_out 1 1 1 N 160
preplace netloc aurora_core_sys_reset_out 1 2 1 900 320n
preplace netloc aurora_core_user_clk_out 1 1 1 N 260
preplace netloc aurora_init_clk_1 1 0 2 20 560 480
preplace netloc axi_chip2chip_aurora_pma_init_out 1 1 1 N 240
preplace netloc axi_chip2chip_aurora_reset_pb 1 1 1 N 220
preplace netloc axi_chip2chip_axi_c2c_config_error_out 1 1 1 N 460
preplace netloc axi_chip2chip_axi_c2c_link_status_out1 1 1 2 NJ 400 NJ
preplace netloc axi_chip2chip_axi_c2c_lnk_hndlr_in_progress 1 1 1 N 480
preplace netloc axi_chip2chip_axi_c2c_multi_bit_error_out 1 1 1 N 500
preplace netloc c2c_reset_mgr_0_reset_out 1 1 2 NJ 380 880
preplace netloc m_aresetn_1 1 0 1 NJ 480
preplace netloc Conn1 1 0 1 NJ 400
preplace netloc Conn2 1 2 1 NJ 80
preplace netloc Conn3 1 2 1 NJ 120
preplace netloc Conn4 1 0 1 NJ 380
preplace netloc Conn5 1 2 1 NJ 100
preplace netloc aurora_core_USER_DATA_M_AXIS_RX 1 1 1 N 100
preplace netloc axi_chip2chip_AXIS_TX 1 1 1 N 80
levelinfo -pg 1 0 250 680 920
pagesize -pg 1 -db -bbox -sgen -160 0 1080 700
",
   "No Loops_ScaleFactor":"1.0",
   "No Loops_TopLeft":"-171,-14",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port m_axi_lite -pg 1 -lvl 4 -x 1140 -y 70 -defaultsOSRD
preplace port m_axi -pg 1 -lvl 4 -x 1140 -y 50 -defaultsOSRD
preplace port qsfp0_clk -pg 1 -lvl 0 -x 0 -y 490 -defaultsOSRD
preplace port qsfp_rx -pg 1 -lvl 0 -x 0 -y 530 -defaultsOSRD
preplace port qsfp_tx -pg 1 -lvl 4 -x 1140 -y 470 -defaultsOSRD
preplace port port-id_aurora_init_clk -pg 1 -lvl 0 -x 0 -y 590 -defaultsOSRD
preplace port port-id_aurora_pma_init_in -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace port port-id_m_aresetn -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port port-id_gt_pll_lock_0 -pg 1 -lvl 4 -x 1140 -y 430 -defaultsOSRD
preplace port port-id_channel_up_0 -pg 1 -lvl 4 -x 1140 -y 130 -defaultsOSRD
preplace port port-id_link_reset_out -pg 1 -lvl 4 -x 1140 -y 530 -defaultsOSRD
preplace port port-id_sys_reset_out -pg 1 -lvl 4 -x 1140 -y 630 -defaultsOSRD
preplace inst axi_chip2chip -pg 1 -lvl 2 -x 650 -y 150 -defaultsOSRD
preplace inst c2c_signals -pg 1 -lvl 3 -x 1030 -y 240 -defaultsOSRD
preplace inst aurora_core -pg 1 -lvl 1 -x 220 -y 530 -defaultsOSRD
preplace netloc aurora_init_clk_1 1 0 3 20 770 420 330 930J
preplace netloc aurora_pma_init_in_1 1 0 2 NJ 180 NJ
preplace netloc m_aresetn_1 1 0 2 NJ 100 NJ
preplace netloc axi_chip2chip_axi_c2c_lnk_hndlr_in_progress 1 2 1 940 110n
preplace netloc axi_chip2chip_axi_c2c_config_error_out 1 2 1 N 210
preplace netloc axi_chip2chip_axi_c2c_link_status_out 1 2 1 910 230n
preplace netloc axi_chip2chip_axi_c2c_multi_bit_error_out 1 2 1 900 250n
preplace netloc aurora_core_user_clk_out 1 1 1 430 140n
preplace netloc aurora_core_channel_up 1 1 3 410 320 920J 130 NJ
preplace netloc aurora_core_gt_pll_lock 1 1 3 NJ 430 NJ 430 NJ
preplace netloc aurora_core_link_reset_out 1 1 3 NJ 530 NJ 530 NJ
preplace netloc aurora_core_sys_reset_out 1 1 3 NJ 630 NJ 630 NJ
preplace netloc axi_chip2chip_aurora_pma_init_out 1 0 3 40 760 NJ 760 890
preplace netloc aurora_core_mmcm_not_locked_out 1 1 1 440 220n
preplace netloc axi_chip2chip_aurora_reset_pb 1 0 3 30 750 NJ 750 870
preplace netloc Conn1 1 2 2 NJ 70 NJ
preplace netloc Conn4 1 2 2 NJ 50 NJ
preplace netloc Conn2 1 0 1 NJ 490
preplace netloc Conn3 1 0 1 NJ 530
preplace netloc Conn5 1 1 3 NJ 470 NJ 470 NJ
preplace netloc aurora_core_USER_DATA_M_AXIS_RX 1 1 1 400 60n
preplace netloc axi_chip2chip_AXIS_TX 1 0 3 40 310 NJ 310 880
levelinfo -pg 1 0 220 650 1030 1140
pagesize -pg 1 -db -bbox -sgen -180 0 1290 780
"
}
0
