{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 13 22:55:23 2010 " "Info: Processing started: Tue Jul 13 22:55:23 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU181.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU181.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU181 " "Info: Found entity 1: ALU181" {  } { { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Info: Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WGDFX_PIN_IGNORED" "M " "Warning: Pin \"M\" not connected" {  } { { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 336 -128 40 352 "M" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU181 ALU181:inst " "Info: Elaborating entity \"ALU181\" for hierarchy \"ALU181:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 128 352 472 256 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU181.v(12) " "Warning (10235): Verilog HDL Always Construct warning at ALU181.v(12): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU181.v(13) " "Warning (10235): Verilog HDL Always Construct warning at ALU181.v(13): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "S ALU181.v(14) " "Warning (10235): Verilog HDL Always Construct warning at ALU181.v(14): variable \"S\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "F9 ALU181.v(33) " "Warning (10235): Verilog HDL Always Construct warning at ALU181.v(33): variable \"F9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "F9 ALU181.v(34) " "Warning (10235): Verilog HDL Always Construct warning at ALU181.v(34): variable \"F9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 74373b " "Info: Found entity 1: 74373b" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74373b 74373b:inst2 " "Info: Elaborating entity \"74373b\" for hierarchy \"74373b:inst2\"" {  } { { "ALU.bdf" "inst2" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 128 104 240 208 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WGDFX_PROCESSING_LEGACY_SCHEMATIC_WITH_MAXPLUS_II_NAMING" "74373b " "Warning: Processing legacy GDF or BDF entity \"74373b\" with Max+Plus II bus and instance naming rules" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { } } }  } 0 0 "Processing legacy GDF or BDF entity \"%1!s!\" with Max+Plus II bus and instance naming rules" 0 0 "" 0}
{ "Warning" "WGDFX_MIXED_DESIGN_FILE_NAMING" "" "Warning: The design contains mutiple Block Design Files, and some design file(s) are using a naming scheme which is different from other design file(s)." {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { } } }  } 0 0 "The design contains mutiple Block Design Files, and some design file(s) are using a naming scheme which is different from other design file(s)." 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "74373b:inst2 " "Info: Elaborated megafunction instantiation \"74373b:inst2\"" {  } { { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 128 104 240 208 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "CNT4.v 1 1 " "Warning: Using design file CNT4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CNT4 " "Info: Found entity 1: CNT4" {  } { { "CNT4.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/CNT4.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT4 CNT4:inst1 " "Info: Elaborating entity \"CNT4\" for hierarchy \"CNT4:inst1\"" {  } { { "ALU.bdf" "inst1" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 24 136 280 88 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../program files/quartus/quartus/libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../program files/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "lpm_counter.tdf" "" { Text "d:/program files/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 248 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter CNT4:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"CNT4:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "CNT4.v" "lpm_counter_component" { Text "D:/编程/verilog HDL/cpu/ALU/CNT4.v" 64 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "CNT4:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"CNT4:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "CNT4.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/CNT4.v" 64 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_okh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_okh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_okh " "Info: Found entity 1: cntr_okh" {  } { { "db/cntr_okh.tdf" "" { Text "D:/编程/verilog HDL/cpu/ALU/db/cntr_okh.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_okh CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated " "Info: Elaborating entity \"cntr_okh\" for hierarchy \"CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/program files/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|74~0 " "Warning: Removed always-enabled tri-state buffer 74373b:inst2\|74~0 feeding logic, open-drain buffer, or output pin" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|73~0 " "Warning: Removed always-enabled tri-state buffer 74373b:inst2\|73~0 feeding logic, open-drain buffer, or output pin" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|72~0 " "Warning: Removed always-enabled tri-state buffer 74373b:inst2\|72~0 feeding logic, open-drain buffer, or output pin" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|71~0 " "Warning: Removed always-enabled tri-state buffer 74373b:inst2\|71~0 feeding logic, open-drain buffer, or output pin" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|70~0 " "Warning: Removed always-enabled tri-state buffer 74373b:inst2\|70~0 feeding logic, open-drain buffer, or output pin" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|69~0 " "Warning: Removed always-enabled tri-state buffer 74373b:inst2\|69~0 feeding logic, open-drain buffer, or output pin" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|68~0 " "Warning: Removed always-enabled tri-state buffer 74373b:inst2\|68~0 feeding logic, open-drain buffer, or output pin" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst2\|67~0 " "Warning: Removed always-enabled tri-state buffer 74373b:inst2\|67~0 feeding logic, open-drain buffer, or output pin" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|74~0 " "Warning: Removed always-enabled tri-state buffer 74373b:inst3\|74~0 feeding logic, open-drain buffer, or output pin" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|73~0 " "Warning: Removed always-enabled tri-state buffer 74373b:inst3\|73~0 feeding logic, open-drain buffer, or output pin" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|72~0 " "Warning: Removed always-enabled tri-state buffer 74373b:inst3\|72~0 feeding logic, open-drain buffer, or output pin" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|71~0 " "Warning: Removed always-enabled tri-state buffer 74373b:inst3\|71~0 feeding logic, open-drain buffer, or output pin" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|70~0 " "Warning: Removed always-enabled tri-state buffer 74373b:inst3\|70~0 feeding logic, open-drain buffer, or output pin" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|69~0 " "Warning: Removed always-enabled tri-state buffer 74373b:inst3\|69~0 feeding logic, open-drain buffer, or output pin" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|68~0 " "Warning: Removed always-enabled tri-state buffer 74373b:inst3\|68~0 feeding logic, open-drain buffer, or output pin" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373b:inst3\|67~0 " "Warning: Removed always-enabled tri-state buffer 74373b:inst3\|67~0 feeding logic, open-drain buffer, or output pin" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|74 " "Warning: Converting TRI node \"74373b:inst2\|74\" that feeds logic to an OR gate" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|73 " "Warning: Converting TRI node \"74373b:inst2\|73\" that feeds logic to an OR gate" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|72 " "Warning: Converting TRI node \"74373b:inst2\|72\" that feeds logic to an OR gate" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|71 " "Warning: Converting TRI node \"74373b:inst2\|71\" that feeds logic to an OR gate" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|70 " "Warning: Converting TRI node \"74373b:inst2\|70\" that feeds logic to an OR gate" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|69 " "Warning: Converting TRI node \"74373b:inst2\|69\" that feeds logic to an OR gate" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|68 " "Warning: Converting TRI node \"74373b:inst2\|68\" that feeds logic to an OR gate" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74373b:inst2\|67 " "Warning: Converting TRI node \"74373b:inst2\|67\" that feeds logic to an OR gate" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|74 " "Warning: Converting TRI node \"74373b:inst3\|74\" that feeds logic to an OR gate" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|73 " "Warning: Converting TRI node \"74373b:inst3\|73\" that feeds logic to an OR gate" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|72 " "Warning: Converting TRI node \"74373b:inst3\|72\" that feeds logic to an OR gate" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|71 " "Warning: Converting TRI node \"74373b:inst3\|71\" that feeds logic to an OR gate" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|70 " "Warning: Converting TRI node \"74373b:inst3\|70\" that feeds logic to an OR gate" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|69 " "Warning: Converting TRI node \"74373b:inst3\|69\" that feeds logic to an OR gate" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|68 " "Warning: Converting TRI node \"74373b:inst3\|68\" that feeds logic to an OR gate" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74373b:inst3\|67 " "Warning: Converting TRI node \"74373b:inst3\|67\" that feeds logic to an OR gate" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M " "Warning (15610): No output dependent on input pin \"M\"" {  } { { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 336 -128 40 352 "M" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "167 " "Info: Implemented 167 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Info: Implemented 29 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "125 " "Info: Implemented 125 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Allocated 179 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 13 22:55:26 2010 " "Info: Processing ended: Tue Jul 13 22:55:26 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
