$date
	Thu Jun 26 11:17:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module BCDtoSSeg_tb $end
$scope module uut $end
$var wire 1 ! clk2 $end
$var wire 8 " input_val [7:0] $end
$var reg 8 # BCD [7:0] $end
$var reg 1 $ algo $end
$var reg 8 % counter [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
0$
bx #
b10101 "
0!
$end
#5
1!
#10
0!
#15
1!
#20
0!
#25
1!
#30
0!
#35
1!
#40
0!
#45
1!
#50
0!
#55
1!
#60
0!
#65
1!
#70
0!
#75
1!
#80
0!
#85
1!
#90
0!
#95
1!
#100
0!
