# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../substractor.srcs/sources_1/new/fourbit_substractor.vhd" \
"../../../../substractor.srcs/sim_1/new/tb_fourbit_substractor.vhd" \

# Do not sort compile order
nosort
