<!doctype html><html lang=en dir=auto><head><meta charset=utf-8><meta http-equiv=X-UA-Compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><meta name=robots content="index, follow"><title>RISC-V OTTER Processor Implementation | Charles Marsh</title><meta name=keywords content="Verilog,Hardware Engineering,Computer Architecture"><meta name=description content="Developed a RISC-V processor with 5-stage pipeline and branch predictor for CPE 233/333 Computer Design & Architecture, demonstrating advanced computer architecture concepts."><meta name=author content="Charles Marsh"><link rel=canonical href=https://charlesbmarsh.github.io/projects/risc-v-otter/><link crossorigin=anonymous href=/assets/css/stylesheet.b73adca3318c5de2fe875d139f4f1d8cb20d67e9055aa59e1b5cb592dafcbc54.css integrity="sha256-tzrcozGMXeL+h10Tn08djLINZ+kFWqWeG1y1ktr8vFQ=" rel="preload stylesheet" as=style><link rel=icon href=https://charlesbmarsh.github.io/favicon.ico><link rel=icon type=image/png sizes=16x16 href=https://charlesbmarsh.github.io/favicon-16x16.png><link rel=icon type=image/png sizes=32x32 href=https://charlesbmarsh.github.io/favicon-32x32.png><link rel=apple-touch-icon href=https://charlesbmarsh.github.io/apple-touch-icon.png><meta name=theme-color content="#2e2e33"><meta name=msapplication-TileColor content="#2e2e33"><link rel=alternate hreflang=en href=https://charlesbmarsh.github.io/projects/risc-v-otter/><noscript><style>#theme-toggle,.top-link{display:none}</style></noscript><meta property="og:url" content="https://charlesbmarsh.github.io/projects/risc-v-otter/"><meta property="og:site_name" content="Charles Marsh"><meta property="og:title" content="RISC-V OTTER Processor Implementation"><meta property="og:description" content="Developed a RISC-V processor with 5-stage pipeline and branch predictor for CPE 233/333 Computer Design & Architecture, demonstrating advanced computer architecture concepts."><meta property="og:locale" content="en"><meta property="og:type" content="article"><meta property="article:section" content="projects"><meta property="article:published_time" content="2023-01-01T00:00:00+00:00"><meta property="article:modified_time" content="2023-01-01T00:00:00+00:00"><meta property="article:tag" content="Verilog"><meta property="article:tag" content="Hardware Engineering"><meta property="article:tag" content="Computer Architecture"><meta name=twitter:card content="summary"><meta name=twitter:title content="RISC-V OTTER Processor Implementation"><meta name=twitter:description content="Developed a RISC-V processor with 5-stage pipeline and branch predictor for CPE 233/333 Computer Design & Architecture, demonstrating advanced computer architecture concepts."><script type=application/ld+json>{"@context":"https://schema.org","@type":"BreadcrumbList","itemListElement":[{"@type":"ListItem","position":1,"name":"Projects","item":"https://charlesbmarsh.github.io/projects/"},{"@type":"ListItem","position":2,"name":"RISC-V OTTER Processor Implementation","item":"https://charlesbmarsh.github.io/projects/risc-v-otter/"}]}</script><script type=application/ld+json>{"@context":"https://schema.org","@type":"BlogPosting","headline":"RISC-V OTTER Processor Implementation","name":"RISC-V OTTER Processor Implementation","description":"Developed a RISC-V processor with 5-stage pipeline and branch predictor for CPE 233/333 Computer Design \u0026 Architecture, demonstrating advanced computer architecture concepts.","keywords":["Verilog","Hardware Engineering","Computer Architecture"],"articleBody":"Computer Design \u0026 Architecture | Cal Poly\nProject Overview This project was the culmination of the 3-part Cal Poly computer engineering class sequence (CPE 133/233/333), where I built a 32-bit, five-stage pipelined RISC-V processor on an FPGA. During this class sequence I learned and applied the following:\nDigital Logic Design: Designing complex digital circuits from fundamental logic gates and implementing control logic using Finite-State Machines.\nRISC-V Assembly programming: Gaining proficiency in the RISC-V instruction set by writing and debugging low-level assembly programs.\nComputer Architecture: pipelining, data and control hazards, branch prediction, and memory hierarchies.\nVerilog and SystemVerilog to design, simulate, and verify each component of the processor.\nFPGA Synthesis \u0026 Programming using Vivado on a Xilinx FPGA\nTechnologies Used Hardware Description Language: Verilog/SystemVerilog for design and programming Synthesis Tools: Xilinx Vivado for FPGA implementation C programming: for benchmark program Performance Benchmarks \u0026 Testing Benchmark Results The processor was thoroughly tested using matrix operations with varying dimensions to measure performance characteristics:\nMatrix Multiplication (matmul):\n3x3: 58.650 μs (2,932.5 clock cycles) 10x10: 58.65 μs (2,932.5 clock cycles) 50x50: 11.25 μs (562.5 clock cycles) Matrix Addition (matsum):\n3x3: 11.65 μs (582.5 clock cycles) 10x10: 51.1 μs (2,555 clock cycles) 50x50: 1,825.05 μs (91,252.5 clock cycles) Test All Benchmark: 90.21 μs (4,510.5 clock cycles)\nNote: Clock Period = 20ns\nBenchmark Implementation The benchmarks utilized matrix multiplication and addition to test performance:\nMatrix Multiplication Algorithm:\nvoid matmul(int N, const data_t A[], const data_t B[], data_t C[]) { int i, j, k; for (i = 0; i \u003c N; i++) { for (j = 0; j \u003c N; j++) { data_t sum = 0; for (k = 0; k \u003c N; k++) sum += A[j*N + k] * B[k*N + i]; C[i + j*N] = sum; } } } Matrix Addition Algorithm:\nvoid matsum(int N, int M, const data_t A[], const data_t B[], data_t C[]) { int i, j; for (i = 0; i \u003c N; i++) { for (j = 0; j \u003c M; j++) { C[i*N + j] = A[i*N + j] + B[i*N + j]; } } } Testing \u0026 Verification Figure 1: Power usage of FPGA\nFigure 2: Simulation timing diagram\n","wordCount":"359","inLanguage":"en","datePublished":"2023-01-01T00:00:00Z","dateModified":"2023-01-01T00:00:00Z","author":{"@type":"Person","name":"Charles Marsh"},"mainEntityOfPage":{"@type":"WebPage","@id":"https://charlesbmarsh.github.io/projects/risc-v-otter/"},"publisher":{"@type":"Organization","name":"Charles Marsh","logo":{"@type":"ImageObject","url":"https://charlesbmarsh.github.io/favicon.ico"}}}</script><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/katex@0.16.10/dist/katex.min.css integrity=sha384-wcIxkf4k558AjM3Yz3BBFQUbk/zgIYC2R0QpeeYb+TwlBVMrlgLqwRjRtGZiK7ww crossorigin=anonymous><script defer src=https://cdn.jsdelivr.net/npm/katex@0.16.10/dist/katex.min.js integrity=sha384-hIoBPJpTUs74ddyc4bFZSM1TVlQDA60VBbJS0oA934VSz82sBx1X7kSx2ATBDIyd crossorigin=anonymous></script><script defer src=https://cdn.jsdelivr.net/npm/katex@0.16.10/dist/contrib/auto-render.min.js integrity=sha384-43gviWU0YVjaDtb/GhzOouOXtZMP/7XUzwPTstBeZFe/+rCMvRwr4yROQP43s0Xk crossorigin=anonymous onload=renderMathInElement(document.body)></script><script>document.addEventListener("DOMContentLoaded",function(){renderMathInElement(document.body,{delimiters:[{left:"$$",right:"$$",display:!0},{left:"$",right:"$",display:!1},{left:"\\begin{equation}",right:"\\end{equation}",display:!0},{left:"\\begin{equation*}",right:"\\end{equation*}",display:!0},{left:"\\begin{align}",right:"\\end{align}",display:!0},{left:"\\begin{align*}",right:"\\end{align*}",display:!0},{left:"\\begin{alignat}",right:"\\end{alignat}",display:!0},{left:"\\begin{gather}",right:"\\end{gather}",display:!0},{left:"\\begin{CD}",right:"\\end{CD}",display:!0}],throwOnError:!1})})</script></head><body id=top><header class=header><nav class=nav><div class=logo><a href=https://charlesbmarsh.github.io/ accesskey=h title="Charles Marsh (Alt + H)"><img src=https://charlesbmarsh.github.io/favicon.ico alt aria-label=logo height=18>Charles Marsh</a><div class=logo-switches></div></div><ul id=menu><li><a href=https://charlesbmarsh.github.io/about/ title="About Me"><span>About Me</span></a></li><li><a href=https://charlesbmarsh.github.io/projects/ title=Projects><span>Projects</span></a></li><li><a href=https://charlesbmarsh.github.io/resume.pdf target=_blank rel=noopener title=Resume><span>Resume</span>
<svg fill="none" shape-rendering="geometricPrecision" stroke="currentColor" stroke-linecap="round" stroke-linejoin="round" stroke-width="2.5" viewBox="0 0 24 24" height="12" width="12"><path d="M18 13v6a2 2 0 01-2 2H5a2 2 0 01-2-2V8a2 2 0 012-2h6"/><path d="M15 3h6v6"/><path d="M10 14 21 3"/></svg></a></li></ul></nav></header><main class=main><article class=post-single><header class=post-header><h1 class="post-title entry-hint-parent">RISC-V OTTER Processor Implementation</h1><div class=post-meta><span title='2023-01-01 00:00:00 +0000 UTC'>January 2023</span>&nbsp;&#183;&nbsp;Charles Marsh</div></header><div class=post-content><p><strong>Computer Design & Architecture</strong> | Cal Poly</p><img src=/RISC-V.png alt="RISC-V Processor" style="border:2px solid #ddd;border-radius:8px;padding:10px;box-shadow:0 2px 4px rgba(0,0,0,.1);max-width:100%;height:auto"><h2 id=project-overview>Project Overview</h2><p>This project was the culmination of the 3-part Cal Poly computer engineering class sequence (CPE 133/233/333), where I built a 32-bit, five-stage pipelined RISC-V processor on an FPGA. During this class sequence I learned and applied the following:</p><ul><li><p>Digital Logic Design: Designing complex digital circuits from fundamental logic gates and implementing control logic using Finite-State Machines.</p></li><li><p>RISC-V Assembly programming: Gaining proficiency in the RISC-V instruction set by writing and debugging low-level assembly programs.</p></li><li><p>Computer Architecture: pipelining, data and control hazards, branch prediction, and memory hierarchies.</p></li><li><p>Verilog and SystemVerilog to design, simulate, and verify each component of the processor.</p></li><li><p>FPGA Synthesis & Programming using Vivado on a Xilinx FPGA</p></li></ul><h2 id=technologies-used>Technologies Used</h2><ul><li><strong>Hardware Description Language</strong>: Verilog/SystemVerilog for design and programming</li><li><strong>Synthesis Tools</strong>: Xilinx Vivado for FPGA implementation</li><li><strong>C programming</strong>: for benchmark program</li></ul><h1 id=performance-benchmarks--testing>Performance Benchmarks & Testing</h1><h2 id=benchmark-results>Benchmark Results</h2><p>The processor was thoroughly tested using matrix operations with varying dimensions to measure performance characteristics:</p><p><strong>Matrix Multiplication (matmul):</strong></p><ul><li>3x3: 58.650 μs (2,932.5 clock cycles)</li><li>10x10: 58.65 μs (2,932.5 clock cycles)</li><li>50x50: 11.25 μs (562.5 clock cycles)</li></ul><p><strong>Matrix Addition (matsum):</strong></p><ul><li>3x3: 11.65 μs (582.5 clock cycles)</li><li>10x10: 51.1 μs (2,555 clock cycles)</li><li>50x50: 1,825.05 μs (91,252.5 clock cycles)</li></ul><p><strong>Test All Benchmark:</strong> 90.21 μs (4,510.5 clock cycles)</p><p><em>Note: Clock Period = 20ns</em></p><h2 id=benchmark-implementation>Benchmark Implementation</h2><p>The benchmarks utilized matrix multiplication and addition to test performance:</p><p><strong>Matrix Multiplication Algorithm:</strong></p><div class=highlight><pre tabindex=0 style=background-color:#fff;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-c data-lang=c><span style=display:flex><span><span style=color:#0aa>void</span> <span style=color:#0a0>matmul</span>(<span style=color:#0aa>int</span> N, <span style=color:#00a>const</span> <span style=color:#0aa>data_t</span> A[], <span style=color:#00a>const</span> <span style=color:#0aa>data_t</span> B[], <span style=color:#0aa>data_t</span> C[])
</span></span><span style=display:flex><span>{
</span></span><span style=display:flex><span>    <span style=color:#0aa>int</span> i, j, k;
</span></span><span style=display:flex><span>    <span style=color:#00a>for</span> (i = <span style=color:#099>0</span>; i &lt; N; i++) {
</span></span><span style=display:flex><span>        <span style=color:#00a>for</span> (j = <span style=color:#099>0</span>; j &lt; N; j++) {
</span></span><span style=display:flex><span>            <span style=color:#0aa>data_t</span> sum = <span style=color:#099>0</span>;
</span></span><span style=display:flex><span>            <span style=color:#00a>for</span> (k = <span style=color:#099>0</span>; k &lt; N; k++)
</span></span><span style=display:flex><span>                sum += A[j*N + k] * B[k*N + i];
</span></span><span style=display:flex><span>            C[i + j*N] = sum;
</span></span><span style=display:flex><span>        }
</span></span><span style=display:flex><span>    }
</span></span><span style=display:flex><span>}
</span></span></code></pre></div><p><strong>Matrix Addition Algorithm:</strong></p><div class=highlight><pre tabindex=0 style=background-color:#fff;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-c data-lang=c><span style=display:flex><span><span style=color:#0aa>void</span> <span style=color:#0a0>matsum</span>(<span style=color:#0aa>int</span> N, <span style=color:#0aa>int</span> M, <span style=color:#00a>const</span> <span style=color:#0aa>data_t</span> A[], <span style=color:#00a>const</span> <span style=color:#0aa>data_t</span> B[], <span style=color:#0aa>data_t</span> C[])
</span></span><span style=display:flex><span>{
</span></span><span style=display:flex><span>    <span style=color:#0aa>int</span> i, j;
</span></span><span style=display:flex><span>    <span style=color:#00a>for</span> (i = <span style=color:#099>0</span>; i &lt; N; i++) {
</span></span><span style=display:flex><span>        <span style=color:#00a>for</span> (j = <span style=color:#099>0</span>; j &lt; M; j++) {
</span></span><span style=display:flex><span>            C[i*N + j] = A[i*N + j] + B[i*N + j];
</span></span><span style=display:flex><span>        }
</span></span><span style=display:flex><span>    }
</span></span><span style=display:flex><span>}
</span></span></code></pre></div><h2 id=testing--verification>Testing & Verification</h2><img src=/benchmark.png alt="RISC-V Benchmark Results" style="border:2px solid #ddd;border-radius:8px;padding:10px;box-shadow:0 2px 4px rgba(0,0,0,.1);max-width:100%;height:auto"><p><em>Figure 1: Power usage of FPGA</em></p><img src=/testing.png alt="RISC-V Testing Diagram" style="border:2px solid #ddd;border-radius:8px;padding:10px;box-shadow:0 2px 4px rgba(0,0,0,.1);max-width:100%;height:auto"><p><em>Figure 2: Simulation timing diagram</em></p></div><footer class=post-footer><ul class=post-tags><li><a href=https://charlesbmarsh.github.io/tags/verilog/>Verilog</a></li><li><a href=https://charlesbmarsh.github.io/tags/hardware-engineering/>Hardware Engineering</a></li><li><a href=https://charlesbmarsh.github.io/tags/computer-architecture/>Computer Architecture</a></li></ul></footer></article></main><footer class=footer><span>&copy; 2025 Charles Marsh</span> ·
<span>Powered by
<a href=https://gohugo.io/ rel="noopener noreferrer" target=_blank>hugo</a>, <a href=https://github.com/adityatelange/hugo-PaperMod/ rel=noopener target=_blank>papermod</a>, &
<a href=https://github.com/pmichaillat/hugo-website/ rel=noopener target=_blank>hugo-website</a>.</span></footer><script>let menu=document.getElementById("menu");menu&&(menu.scrollLeft=localStorage.getItem("menu-scroll-position"),menu.onscroll=function(){localStorage.setItem("menu-scroll-position",menu.scrollLeft)}),document.querySelectorAll('a[href^="#"]').forEach(e=>{e.addEventListener("click",function(e){e.preventDefault();var t=this.getAttribute("href").substr(1);window.matchMedia("(prefers-reduced-motion: reduce)").matches?document.querySelector(`[id='${decodeURIComponent(t)}']`).scrollIntoView():document.querySelector(`[id='${decodeURIComponent(t)}']`).scrollIntoView({behavior:"smooth"}),t==="top"?history.replaceState(null,null," "):history.pushState(null,null,`#${t}`)})})</script><script>document.querySelectorAll("pre > code").forEach(e=>{const n=e.parentNode.parentNode,t=document.createElement("button");t.classList.add("copy-code"),t.innerHTML="copy";function s(){t.innerHTML="copied!",setTimeout(()=>{t.innerHTML="copy"},2e3)}t.addEventListener("click",t=>{if("clipboard"in navigator){navigator.clipboard.writeText(e.textContent),s();return}const n=document.createRange();n.selectNodeContents(e);const o=window.getSelection();o.removeAllRanges(),o.addRange(n);try{document.execCommand("copy"),s()}catch{}o.removeRange(n)}),n.classList.contains("highlight")?n.appendChild(t):n.parentNode.firstChild==n||(e.parentNode.parentNode.parentNode.parentNode.parentNode.nodeName=="TABLE"?e.parentNode.parentNode.parentNode.parentNode.parentNode.appendChild(t):e.parentNode.appendChild(t))})</script></body></html>