
---------- Begin Simulation Statistics ----------
final_tick                               2542160699500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 228299                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   228298                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.38                       # Real time elapsed on the host
host_tick_rate                              660983121                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196792                       # Number of instructions simulated
sim_ops                                       4196792                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012151                       # Number of seconds simulated
sim_ticks                                 12150854500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             50.289208                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  370725                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               737186                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2691                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            111064                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            941701                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              31017                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          209168                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           178151                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1143441                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   70236                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        29501                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196792                       # Number of instructions committed
system.cpu.committedOps                       4196792                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.787304                       # CPI: cycles per instruction
system.cpu.discardedOps                        302030                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   616738                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1476053                       # DTB hits
system.cpu.dtb.data_misses                       8282                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   415107                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       872242                       # DTB read hits
system.cpu.dtb.read_misses                       7415                       # DTB read misses
system.cpu.dtb.write_accesses                  201631                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      603811                       # DTB write hits
system.cpu.dtb.write_misses                       867                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18252                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3661139                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1148530                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           682249                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17095506                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172792                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  980578                       # ITB accesses
system.cpu.itb.fetch_acv                          373                       # ITB acv
system.cpu.itb.fetch_hits                      974550                       # ITB hits
system.cpu.itb.fetch_misses                      6028                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4235     69.41%     79.23% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.05% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6101                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14445                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.34%     47.34% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.69% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2694     52.31%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5150                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11192844500     92.08%     92.08% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9312000      0.08%     92.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19511000      0.16%     92.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               933588500      7.68%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12155256000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.900148                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945243                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.590755                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.742735                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8200619000     67.47%     67.47% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3954637000     32.53%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24288113                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85405      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541956     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839506     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592658     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104928      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196792                       # Class of committed instruction
system.cpu.quiesceCycles                        13596                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7192607                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158411                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318430                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22798453                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22798453                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22798453                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22798453                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116915.143590                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116915.143590                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116915.143590                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116915.143590                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13036486                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13036486                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13036486                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13036486                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66853.774359                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66853.774359                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66853.774359                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66853.774359                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22448956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22448956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116921.645833                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116921.645833                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12836989                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12836989                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66859.317708                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66859.317708                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.302718                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539651444000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.302718                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206420                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206420                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130948                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34889                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88965                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34537                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28989                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28989                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89555                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41287                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209805                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210225                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11421056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11421056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6718976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6719417                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18151737                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               69                       # Total snoops (count)
system.membus.snoopTraffic                       4416                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160247                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002733                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052209                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159809     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     438      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160247                       # Request fanout histogram
system.membus.reqLayer0.occupancy              354000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           837325036                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378037500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474962250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5727296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4497344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10224640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5727296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5727296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2232896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2232896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89489                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70271                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159760                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34889                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34889                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471349237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370125739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             841474976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471349237                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471349237                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183764525                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183764525                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183764525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471349237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370125739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1025239501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79559.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000143916750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7483                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7483                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414596                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114242                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159760                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123634                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159760                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123634                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10433                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1966                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5784                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2039829250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746635000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4839710500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13660.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32410.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105615                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82064                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.45                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159760                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123634                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83275                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.222300                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.063614                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.418707                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35405     42.52%     42.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24604     29.55%     72.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10195     12.24%     84.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4810      5.78%     90.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2419      2.90%     92.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1505      1.81%     94.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          891      1.07%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          623      0.75%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2823      3.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83275                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7483                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.954296                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.353199                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.722084                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1331     17.79%     17.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5673     75.81%     93.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           295      3.94%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            83      1.11%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            36      0.48%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           16      0.21%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           11      0.15%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.11%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7483                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.255780                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.239232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.767249                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6642     88.76%     88.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               99      1.32%     90.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              488      6.52%     96.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              184      2.46%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               65      0.87%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7483                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9556928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  667712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7785088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10224640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7912576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       786.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       640.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    841.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    651.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12150849500                       # Total gap between requests
system.mem_ctrls.avgGap                      42876.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5091776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4465152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7785088                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 419046742.762000799179                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367476377.895892024040                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 640702923.403452754021                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89489                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70271                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123634                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2583349750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2256360750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298594934750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28867.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32109.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2415152.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319807740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169951485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568401120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314948700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5304655980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        198849600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7835453025                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.847901                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    465146500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11280108000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274882860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            146077140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497793660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          320022540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5242120140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        251511360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7691246100                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.979853                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    600116500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11145138000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1007453                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12143654500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1696659                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1696659                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1696659                       # number of overall hits
system.cpu.icache.overall_hits::total         1696659                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89556                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89556                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89556                       # number of overall misses
system.cpu.icache.overall_misses::total         89556                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5513085000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5513085000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5513085000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5513085000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1786215                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1786215                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1786215                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1786215                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050137                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050137                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050137                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050137                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61560.196972                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61560.196972                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61560.196972                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61560.196972                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88965                       # number of writebacks
system.cpu.icache.writebacks::total             88965                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89556                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89556                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89556                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89556                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5423530000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5423530000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5423530000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5423530000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050137                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050137                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050137                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050137                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60560.208138                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60560.208138                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60560.208138                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60560.208138                       # average overall mshr miss latency
system.cpu.icache.replacements                  88965                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1696659                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1696659                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89556                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89556                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5513085000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5513085000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1786215                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1786215                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050137                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050137                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61560.196972                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61560.196972                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89556                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89556                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5423530000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5423530000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050137                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050137                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60560.208138                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60560.208138                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.848456                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1750719                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89043                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.661501                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.848456                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995798                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995798                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          348                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3661985                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3661985                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1333313                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1333313                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1333313                       # number of overall hits
system.cpu.dcache.overall_hits::total         1333313                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106049                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106049                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106049                       # number of overall misses
system.cpu.dcache.overall_misses::total        106049                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6792857500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6792857500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6792857500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6792857500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1439362                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1439362                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1439362                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1439362                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073678                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073678                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073678                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073678                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64053.951475                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64053.951475                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64053.951475                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64053.951475                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34713                       # number of writebacks
system.cpu.dcache.writebacks::total             34713                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36645                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36645                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36645                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36645                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69404                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69404                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69404                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69404                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4417746000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4417746000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4417746000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4417746000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048219                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048219                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048219                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048219                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63652.613682                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63652.613682                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63652.613682                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63652.613682                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69247                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       802347                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          802347                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49593                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49593                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3315690000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3315690000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       851940                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       851940                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058212                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058212                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66858.024318                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66858.024318                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9192                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9192                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40401                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40401                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2695383000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2695383000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047422                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047422                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66715.749610                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66715.749610                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530966                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530966                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56456                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56456                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3477167500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3477167500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587422                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587422                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096108                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096108                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61590.752090                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61590.752090                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27453                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27453                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29003                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29003                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1722363000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1722363000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049373                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049373                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59385.684240                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59385.684240                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10301                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10301                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          885                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          885                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62900500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62900500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079117                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079117                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71074.011299                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71074.011299                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          885                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          885                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62015500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62015500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079117                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079117                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70074.011299                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70074.011299                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542160699500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.422571                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1394976                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69247                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.144930                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.422571                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978928                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978928                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2993607                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2993607                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2603313303500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 291742                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749956                       # Number of bytes of host memory used
host_op_rate                                   291741                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   130.91                       # Real time elapsed on the host
host_tick_rate                              449593764                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38191440                       # Number of instructions simulated
sim_ops                                      38191440                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058856                       # Number of seconds simulated
sim_ticks                                 58855673000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             60.889756                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2822460                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4635361                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             116382                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            544949                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4679993                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             169127                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          868853                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           699726                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6640902                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1117610                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        77383                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    33255401                       # Number of instructions committed
system.cpu.committedOps                      33255401                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.522899                       # CPI: cycles per instruction
system.cpu.discardedOps                       3096224                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  6431257                       # DTB accesses
system.cpu.dtb.data_acv                            50                       # DTB access violations
system.cpu.dtb.data_hits                      9678887                       # DTB hits
system.cpu.dtb.data_misses                      15351                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3630426                       # DTB read accesses
system.cpu.dtb.read_acv                            17                       # DTB read access violations
system.cpu.dtb.read_hits                      5471402                       # DTB read hits
system.cpu.dtb.read_misses                      13822                       # DTB read misses
system.cpu.dtb.write_accesses                 2800831                       # DTB write accesses
system.cpu.dtb.write_acv                           33                       # DTB write access violations
system.cpu.dtb.write_hits                     4207485                       # DTB write hits
system.cpu.dtb.write_misses                      1529                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             4613689                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           26964401                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           7912451                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4485820                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        63149212                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.283857                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                10601442                       # ITB accesses
system.cpu.itb.fetch_acv                         1145                       # ITB acv
system.cpu.itb.fetch_hits                    10596588                       # ITB hits
system.cpu.itb.fetch_misses                      4854                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   323      0.57%      0.57% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.60% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15707     27.94%     28.53% # number of callpals executed
system.cpu.kern.callpal::rdps                     721      1.28%     29.81% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     29.82% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     29.82% # number of callpals executed
system.cpu.kern.callpal::rti                     1601      2.85%     32.67% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.86%     33.53% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     33.54% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     66.46%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56224                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      63480                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      360                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6959     39.78%     39.78% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.71%     40.50% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      60      0.34%     40.84% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10349     59.16%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17493                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6588     49.31%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.94%     50.24% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       60      0.45%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6588     49.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13361                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              49597131000     84.27%     84.27% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               233278000      0.40%     84.66% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                75569000      0.13%     84.79% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8952071000     15.21%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          58858049000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.946688                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.636583                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.763791                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1097                      
system.cpu.kern.mode_good::user                  1074                      
system.cpu.kern.mode_good::idle                    23                      
system.cpu.kern.mode_switch::kernel              1876                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1074                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  48                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.584755                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.479167                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.731821                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        33270749000     56.53%     56.53% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          24648636000     41.88%     98.41% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            938664000      1.59%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      323                       # number of times the context was actually changed
system.cpu.numCycles                        117155408                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       360                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2328004      7.00%      7.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                18475017     55.55%     62.56% # Class of committed instruction
system.cpu.op_class_0::IntMult                 533668      1.60%     64.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1282156      3.86%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    48      0.00%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                767567      2.31%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                   51      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                255853      0.77%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                4456237     13.40%     84.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3428910     10.31%     94.80% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            771585      2.32%     97.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           771874      2.32%     99.45% # Class of committed instruction
system.cpu.op_class_0::IprAccess               184431      0.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 33255401                       # Class of committed instruction
system.cpu.quiesceCycles                       555938                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        54006196                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          758                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       758407                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1516167                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       131113                       # number of demand (read+write) misses
system.iocache.demand_misses::total            131113                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       131113                       # number of overall misses
system.iocache.overall_misses::total           131113                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  15488555352                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  15488555352                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  15488555352                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  15488555352                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       131113                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          131113                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       131113                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         131113                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118131.347403                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118131.347403                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118131.347403                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118131.347403                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1227                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   34                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    36.088235                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       131113                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       131113                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       131113                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       131113                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   8925439596                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   8925439596                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   8925439596                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   8925439596                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68074.406016                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68074.406016                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68074.406016                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68074.406016                       # average overall mshr miss latency
system.iocache.replacements                    131113                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     35610880                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     35610880                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 119901.952862                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 119901.952862                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     20760880                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20760880                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 69901.952862                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 69901.952862                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  15452944472                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  15452944472                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118127.327483                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118127.327483                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   8904678716                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   8904678716                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68070.256819                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68070.256819                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 131113                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1522                       # Transaction distribution
system.membus.trans_dist::ReadResp             517706                       # Transaction distribution
system.membus.trans_dist::WriteReq               2243                       # Transaction distribution
system.membus.trans_dist::WriteResp              2243                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       267362                       # Transaction distribution
system.membus.trans_dist::WritebackClean       364828                       # Transaction distribution
system.membus.trans_dist::CleanEvict           125567                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               44                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110828                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110828                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         364829                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        151355                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           51                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       262233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       262233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1094470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1094470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       785629                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       793159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2149862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8372672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8372672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     46697024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     46697024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7657                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     25499456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     25507113                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                80576809                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              360                       # Total snoops (count)
system.membus.snoopTraffic                      19776                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            761637                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001057                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032493                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  760832     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     805      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              761637                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7054500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4115925109                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1660628                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1407347750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1915736000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.3                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       23348032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16760512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40108992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     23348032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      23348032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17111168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17111168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          364813                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          261883                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              626703                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       267362                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267362                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         396699771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         284773092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           7612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             681480475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    396699771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        396699771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      290730989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            290730989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      290730989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        396699771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        284773092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          7612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            972211464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    563648.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    270565.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    259783.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000192131250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34512                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34512                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1542027                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             532488                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      626703                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     631850                       # Number of write requests accepted
system.mem_ctrls.readBursts                    626703                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   631850                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  96348                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 68202                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             36286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             26062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            34912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            42629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             37090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            38344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            51142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            42923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30508                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7406800500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2651775000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17350956750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13965.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32715.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       538                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   383049                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  415989                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                626703                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               631850                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  494129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  26313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  33227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1826                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       294968                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    237.369206                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.117915                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   270.872340                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       122773     41.62%     41.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        83989     28.47%     70.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33580     11.38%     81.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14765      5.01%     86.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8718      2.96%     89.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4784      1.62%     91.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3056      1.04%     92.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2506      0.85%     92.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20797      7.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       294968                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34512                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.367148                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.975717                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            8426     24.41%     24.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4320     12.52%     36.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         18482     53.55%     90.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1524      4.42%     94.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           628      1.82%     96.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           361      1.05%     97.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           222      0.64%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           142      0.41%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           111      0.32%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            58      0.17%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            68      0.20%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            27      0.08%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           38      0.11%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           20      0.06%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           10      0.03%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           11      0.03%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           29      0.08%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           24      0.07%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34512                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34512                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.331914                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.299853                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.415227                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         30991     89.80%     89.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          3108      9.01%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           296      0.86%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            68      0.20%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            15      0.04%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            13      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             4      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             5      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::94-95             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34512                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33942720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6166272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                36073408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40108992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40438400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       576.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       612.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    681.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    687.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   58855673000                       # Total gap between requests
system.mem_ctrls.avgGap                      46764.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     17316160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16626112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     36073408                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 294213949.435256659985                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 282489540.133200109005                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 7611.840578222595                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 612913015.199061632156                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       364813                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       261883                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       631850                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   9173661500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8176131000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1164250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1493558934500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25146.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31220.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    166321.43                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2363787.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1135645560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            603590955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2002755720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1515961080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4646063760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      24186133410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2234851200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        36325001685                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        617.187772                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5575626000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1965340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  51318725000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            970683000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            515911275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1784378820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1426610340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4646063760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      24378992910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2072443200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        35795083305                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        608.184079                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5147254750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1965340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  51747096250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1819                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1819                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133059                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133059                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7530                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269756                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7657                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382257                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               816500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               133000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131410000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5287000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           683054352                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5500000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              559000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 720                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           360                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     813448.611111                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    322835.674454                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          360    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      3181500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             360                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     60859762500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292841500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     14265912                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14265912                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14265912                       # number of overall hits
system.cpu.icache.overall_hits::total        14265912                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       364829                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         364829                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       364829                       # number of overall misses
system.cpu.icache.overall_misses::total        364829                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  20568788000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  20568788000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  20568788000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  20568788000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14630741                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14630741                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14630741                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14630741                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.024936                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.024936                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.024936                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.024936                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56379.257131                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56379.257131                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56379.257131                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56379.257131                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       364828                       # number of writebacks
system.cpu.icache.writebacks::total            364828                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       364829                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       364829                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       364829                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       364829                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  20203959000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  20203959000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  20203959000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  20203959000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.024936                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.024936                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.024936                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.024936                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55379.257131                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55379.257131                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55379.257131                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55379.257131                       # average overall mshr miss latency
system.cpu.icache.replacements                 364828                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14265912                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14265912                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       364829                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        364829                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  20568788000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  20568788000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14630741                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14630741                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.024936                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.024936                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56379.257131                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56379.257131                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       364829                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       364829                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  20203959000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  20203959000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.024936                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.024936                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55379.257131                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55379.257131                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999808                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14673145                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            364828                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             40.219350                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999808                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          311                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29626311                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29626311                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      9058543                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9058543                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9058543                       # number of overall hits
system.cpu.dcache.overall_hits::total         9058543                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       367949                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         367949                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       367949                       # number of overall misses
system.cpu.dcache.overall_misses::total        367949                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23312197000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23312197000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23312197000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23312197000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9426492                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9426492                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9426492                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9426492                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039034                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039034                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039034                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039034                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63357.141887                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63357.141887                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63357.141887                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63357.141887                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       136546                       # number of writebacks
system.cpu.dcache.writebacks::total            136546                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       107907                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       107907                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       107907                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       107907                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       260042                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       260042                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       260042                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       260042                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3765                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3765                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16297453500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16297453500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16297453500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16297453500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    256514500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    256514500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027586                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027586                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027586                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027586                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62672.389460                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62672.389460                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62672.389460                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62672.389460                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 68131.341301                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 68131.341301                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 261816                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5190014                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5190014                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       152618                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        152618                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10117285000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10117285000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5342632                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5342632                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028566                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028566                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66291.558008                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66291.558008                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3436                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3436                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       149182                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       149182                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9747542500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9747542500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    256514500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    256514500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027923                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027923                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65339.937124                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65339.937124                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168537.779238                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168537.779238                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3868529                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3868529                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215331                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215331                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13194912000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13194912000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4083860                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4083860                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052727                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052727                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61277.345111                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61277.345111                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104471                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104471                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110860                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110860                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2243                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2243                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6549911000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6549911000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027146                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027146                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59082.725961                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59082.725961                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       106812                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106812                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1897                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1897                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    146477500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    146477500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108709                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108709                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.017450                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017450                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77215.340011                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77215.340011                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1888                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1888                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    144029000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    144029000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017367                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017367                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76286.546610                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76286.546610                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108570                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108570                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108570                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108570                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  61152604000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.598274                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9300609                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            261886                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.513960                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.598274                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999608                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999608                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          501                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          330                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19549428                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19549428                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3137989830500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 327744                       # Simulator instruction rate (inst/s)
host_mem_usage                                 758148                       # Number of bytes of host memory used
host_op_rate                                   327744                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1645.31                       # Real time elapsed on the host
host_tick_rate                              324969259                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   539241561                       # Number of instructions simulated
sim_ops                                     539241561                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.534677                       # Number of seconds simulated
sim_ticks                                534676527000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.656290                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                35971532                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             48837013                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              24113                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           8449486                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          58492094                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             645410                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2838109                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2192699                       # Number of indirect misses.
system.cpu.branchPred.lookups                67978818                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3324926                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       147327                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   501050121                       # Number of instructions committed
system.cpu.committedOps                     501050121                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.105254                       # CPI: cycles per instruction
system.cpu.discardedOps                      26868733                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                141205814                       # DTB accesses
system.cpu.dtb.data_acv                           136                       # DTB access violations
system.cpu.dtb.data_hits                    143729017                       # DTB hits
system.cpu.dtb.data_misses                     262716                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                100926539                       # DTB read accesses
system.cpu.dtb.read_acv                           133                       # DTB read access violations
system.cpu.dtb.read_hits                    101757181                       # DTB read hits
system.cpu.dtb.read_misses                     216813                       # DTB read misses
system.cpu.dtb.write_accesses                40279275                       # DTB write accesses
system.cpu.dtb.write_acv                            3                       # DTB write access violations
system.cpu.dtb.write_hits                    41971836                       # DTB write hits
system.cpu.dtb.write_misses                     45903                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            90249270                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          309237126                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         121616005                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         47989767                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       353553508                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.475002                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               144805763                       # ITB accesses
system.cpu.itb.fetch_acv                          832                       # ITB acv
system.cpu.itb.fetch_hits                   144795725                       # ITB hits
system.cpu.itb.fetch_misses                     10038                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   319      0.29%      0.29% # number of callpals executed
system.cpu.kern.callpal::tbi                        2      0.00%      0.29% # number of callpals executed
system.cpu.kern.callpal::swpipl                 20342     18.60%     18.89% # number of callpals executed
system.cpu.kern.callpal::rdps                    1307      1.19%     20.09% # number of callpals executed
system.cpu.kern.callpal::rti                     2319      2.12%     22.21% # number of callpals executed
system.cpu.kern.callpal::callsys                  541      0.49%     22.70% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     22.70% # number of callpals executed
system.cpu.kern.callpal::rdunique               84546     77.30%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 109377                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                     232434                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       67                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8411     36.20%     36.20% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.10%     36.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     548      2.36%     38.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   14250     61.34%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                23232                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8410     48.36%     48.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.13%     48.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      548      3.15%     51.64% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8410     48.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 17391                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             523852635500     98.03%     98.03% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                44499500      0.01%     98.04% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               756497500      0.14%     98.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              9743155500      1.82%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         534396788000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999881                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.590175                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.748580                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2275                      
system.cpu.kern.mode_good::user                  2267                      
system.cpu.kern.mode_good::idle                     8                      
system.cpu.kern.mode_switch::kernel              2615                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2267                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  23                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.869981                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.347826                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.927625                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        27773109500      5.20%      5.20% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         499073040500     93.39%     98.59% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           7550538000      1.41%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      319                       # number of times the context was actually changed
system.cpu.numCycles                       1054837893                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        67                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            35312400      7.05%      7.05% # Class of committed instruction
system.cpu.op_class_0::IntAlu               246492883     49.20%     56.24% # Class of committed instruction
system.cpu.op_class_0::IntMult                1816340      0.36%     56.61% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.61% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              50813713     10.14%     66.75% # Class of committed instruction
system.cpu.op_class_0::FloatCmp              11458596      2.29%     69.03% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               2126639      0.42%     69.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11638429      2.32%     71.78% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.78% # Class of committed instruction
system.cpu.op_class_0::FloatDiv               1127328      0.22%     72.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               273909      0.05%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::MemRead               64404192     12.85%     84.91% # Class of committed instruction
system.cpu.op_class_0::MemWrite              35678006      7.12%     92.04% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          32610082      6.51%     98.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          5890647      1.18%     99.72% # Class of committed instruction
system.cpu.op_class_0::IprAccess              1406957      0.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                501050121                       # Class of committed instruction
system.cpu.quiesceCycles                     14515161                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       701284385                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   794624                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  93                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        101                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          186                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3593884                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7187748                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        12451                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12451                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        12451                       # number of overall misses
system.iocache.overall_misses::total            12451                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1466189881                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1466189881                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1466189881                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1466189881                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        12451                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12451                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        12451                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12451                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117756.797125                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117756.797125                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117756.797125                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117756.797125                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          12416                       # number of writebacks
system.iocache.writebacks::total                12416                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        12451                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12451                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        12451                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12451                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    842960359                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    842960359                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    842960359                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    842960359                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67702.221428                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67702.221428                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67702.221428                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67702.221428                       # average overall mshr miss latency
system.iocache.replacements                     12451                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           35                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               35                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4043481                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4043481                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           35                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             35                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115528.028571                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115528.028571                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           35                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2293481                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2293481                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65528.028571                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65528.028571                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        12416                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12416                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1462146400                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1462146400                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        12416                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12416                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117763.079897                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117763.079897                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        12416                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12416                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    840666878                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    840666878                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67708.350354                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67708.350354                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  12467                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12467                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               112059                       # Number of tag accesses
system.iocache.tags.data_accesses              112059                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 256                       # Transaction distribution
system.membus.trans_dist::ReadResp            2330632                       # Transaction distribution
system.membus.trans_dist::WriteReq                917                       # Transaction distribution
system.membus.trans_dist::WriteResp               917                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1793271                       # Transaction distribution
system.membus.trans_dist::WritebackClean       532057                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1268535                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1251071                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1251071                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         532057                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1798320                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12416                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        24902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        24902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1596103                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1596103                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      9148039                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      9150387                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10771392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       794624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       794624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     68098944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     68098944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5689                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    309131776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    309137465                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               378031033                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              129                       # Total snoops (count)
system.membus.snoopTraffic                       8256                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3595037                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000052                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007193                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3594851     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     186      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3595037                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2525000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         17381735247                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             193981                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        16201276500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2806004499                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       34047296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      195157056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          229204352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     34047296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      34047296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    114769344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       114769344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          531989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         3049329                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3581318                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1793271                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1793271                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          63678307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         365000231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             428678538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     63678307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         63678307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      214651922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            214651922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      214651922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         63678307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        365000231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            643330460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2174385.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    419624.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2787176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011692756500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       132850                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       132850                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8697954                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2043907                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3581318                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2325226                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3581318                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2325226                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 374518                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                150841                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            226314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            147612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            192803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            239185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            275648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            152161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            168506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            212210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            221753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            159320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           211112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           175075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           268044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           164708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           179431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           212918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            178136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            108073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            149502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            191213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            178996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             92317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            107144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            149442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            124372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             94652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           154507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            81545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           179805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           102934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           123742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           158005                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  38304569500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                16034000000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             98432069500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11944.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30694.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        21                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2361826                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1667411                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3581318                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2325226                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3086502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  116191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 119583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 133010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 135915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 134264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 134027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 134701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 133346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 133442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 133631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 134064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 133491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 133494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 133459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 132919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 132942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 133073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     73                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1351949                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    254.740402                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   157.719778                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   283.526251                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       536417     39.68%     39.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       376490     27.85%     67.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       141611     10.47%     78.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        74256      5.49%     83.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        62634      4.63%     88.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        24641      1.82%     89.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17005      1.26%     91.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13118      0.97%     92.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       105777      7.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1351949                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       132850                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.138352                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.053110                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     38.423399                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        132569     99.79%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          211      0.16%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           46      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           14      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        132850                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       132850                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.367219                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.345466                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.034822                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        131805     99.21%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23          1029      0.77%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            12      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::228-231            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        132850                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              205235200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                23969152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               139160640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               229204352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            148814464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       383.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       260.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    428.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    278.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  534676145500                       # Total gap between requests
system.mem_ctrls.avgGap                      90522.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     26855936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    178379264                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    139160640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 50228380.420373305678                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 333620899.725788772106                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 260270711.304294824600                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       531989                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      3049329                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2325226                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  13917655500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  84514414000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12992031876000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26161.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27715.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5587427.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5036556000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2676993000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11369457540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5322113640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42206714160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     183803459700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      50533925760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       300949219800                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        562.862225                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 129336915500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17853940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 387485671500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4616352720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2453653455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         11527094460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6028176060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42206714160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     181563249120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      52420418880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       300815658855                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        562.612428                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 134219659000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17853940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 382602928000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  291                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 291                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13333                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13333                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1218                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          136                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          912                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2346                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        24902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        24902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   27248                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4872                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           68                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          513                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5689                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       794904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       794904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   800593                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1479000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                42000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12486000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1429000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            64813881                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              869000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              104000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               31000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 134                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            67                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     108356134.328358                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    301372364.955922                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           67    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       328500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    974274000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              67                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    527416666000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7259861000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    146268516                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        146268516                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    146268516                       # number of overall hits
system.cpu.icache.overall_hits::total       146268516                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       532056                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         532056                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       532056                       # number of overall misses
system.cpu.icache.overall_misses::total        532056                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  30731803000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  30731803000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  30731803000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  30731803000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    146800572                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    146800572                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    146800572                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    146800572                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003624                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003624                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003624                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003624                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57760.466943                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57760.466943                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57760.466943                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57760.466943                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       532057                       # number of writebacks
system.cpu.icache.writebacks::total            532057                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       532056                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       532056                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       532056                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       532056                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  30199746000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  30199746000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  30199746000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  30199746000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003624                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003624                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003624                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003624                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56760.465064                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56760.465064                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56760.465064                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56760.465064                       # average overall mshr miss latency
system.cpu.icache.replacements                 532057                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    146268516                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       146268516                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       532056                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        532056                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  30731803000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  30731803000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    146800572                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    146800572                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003624                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003624                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57760.466943                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57760.466943                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       532056                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       532056                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  30199746000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  30199746000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003624                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003624                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56760.465064                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56760.465064                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           146813083                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            532569                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            275.669600                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          346                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         294133201                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        294133201                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    129037311                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        129037311                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    129037311                       # number of overall hits
system.cpu.dcache.overall_hits::total       129037311                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4170101                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4170101                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4170101                       # number of overall misses
system.cpu.dcache.overall_misses::total       4170101                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 251571070000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 251571070000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 251571070000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 251571070000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    133207412                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    133207412                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    133207412                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    133207412                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031305                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031305                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.031305                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031305                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60327.332599                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60327.332599                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60327.332599                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60327.332599                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1780855                       # number of writebacks
system.cpu.dcache.writebacks::total           1780855                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1123960                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1123960                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1123960                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1123960                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3046141                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3046141                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3046141                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3046141                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1173                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1173                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 178399499500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 178399499500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 178399499500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 178399499500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     43798000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     43798000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.022868                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022868                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.022868                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022868                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58565.739242                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58565.739242                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58565.739242                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58565.739242                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 37338.448423                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 37338.448423                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                3049355                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     89865796                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        89865796                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1902247                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1902247                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 111025548000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 111025548000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     91768043                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     91768043                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020729                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020729                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58365.474095                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58365.474095                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       107055                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       107055                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1795192                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1795192                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          256                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          256                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 102985324500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 102985324500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     43798000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     43798000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019562                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019562                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57367.303609                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57367.303609                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 171085.937500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 171085.937500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     39171515                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       39171515                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2267854                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2267854                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 140545522000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 140545522000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     41439369                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     41439369                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.054727                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.054727                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61972.914482                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61972.914482                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1016905                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1016905                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1250949                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1250949                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          917                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          917                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  75414175000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  75414175000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.030187                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.030187                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60285.571194                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60285.571194                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        79298                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        79298                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3216                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3216                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    242941500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    242941500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        82514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        82514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.038975                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.038975                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75541.511194                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75541.511194                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3215                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3215                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    239655500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    239655500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.038963                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.038963                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74542.923795                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74542.923795                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        82398                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        82398                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        82398                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        82398                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 534676527000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           132514996                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3050379                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             43.442141                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          212                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          729                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         269794003                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        269794003                       # Number of data accesses

---------- End Simulation Statistics   ----------
