 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Warning: Libraries do not have CCS noise model for accurate waveform analysis in advanced waveform propagation mode. (TIM-207)
Information: Corner mode_norm.worst_low.RCmax: no PVT mismatches. (PVT-032)
Warning: Network of supply net VDD has no early voltage defined in corner mode_norm.worst_low.RCmax. (PVT-014)
Warning: Network of supply net VDD has no late voltage defined in corner mode_norm.worst_low.RCmax. (PVT-014)
Information: Corner mode_norm.slow.RCmax_bc: no PVT mismatches. (PVT-032)
Warning: Network of supply net VDD has no early voltage defined in corner mode_norm.slow.RCmax_bc. (PVT-014)
Warning: Network of supply net VDD has no late voltage defined in corner mode_norm.slow.RCmax_bc. (PVT-014)
Information: Corner mode_norm.fast.RCmin: no PVT mismatches. (PVT-032)
Warning: Network of supply net VDD has no early voltage defined in corner mode_norm.fast.RCmin. (PVT-014)
Warning: Network of supply net VDD has no late voltage defined in corner mode_norm.fast.RCmin. (PVT-014)
Information: Corner mode_norm.fast.RCmin_bc: no PVT mismatches. (PVT-032)
Warning: Network of supply net VDD has no early voltage defined in corner mode_norm.fast.RCmin_bc. (PVT-014)
Warning: Network of supply net VDD has no late voltage defined in corner mode_norm.fast.RCmin_bc. (PVT-014)
Information: Corner mode_norm.worst_low.RCmax_bc: no PVT mismatches. (PVT-032)
Warning: Network of supply net VDD has no early voltage defined in corner mode_norm.worst_low.RCmax_bc. (PVT-014)
Warning: Network of supply net VDD has no late voltage defined in corner mode_norm.worst_low.RCmax_bc. (PVT-014)
Information: Corner mode_norm.slow.RCmax: no PVT mismatches. (PVT-032)
Warning: Network of supply net VDD has no early voltage defined in corner mode_norm.slow.RCmax. (PVT-014)
Warning: Network of supply net VDD has no late voltage defined in corner mode_norm.slow.RCmax. (PVT-014)
Warning: no valid parasitic for mode_norm.slow.RCmax corner(LATE) (NEX-018)
Warning: no valid parasitic for mode_norm.slow.RCmax corner(EARLY) (NEX-018)
Warning: no valid parasitic for mode_norm.slow.RCmax_bc corner(LATE) (NEX-018)
Warning: no valid parasitic for mode_norm.slow.RCmax_bc corner(EARLY) (NEX-018)
Warning: no valid parasitic for mode_norm.worst_low.RCmax corner(LATE) (NEX-018)
Warning: no valid parasitic for mode_norm.worst_low.RCmax corner(EARLY) (NEX-018)
Warning: no valid parasitic for mode_norm.worst_low.RCmax_bc corner(LATE) (NEX-018)
Warning: no valid parasitic for mode_norm.worst_low.RCmax_bc corner(EARLY) (NEX-018)
Warning: no valid parasitic for mode_norm.fast.RCmin corner(LATE) (NEX-018)
Warning: no valid parasitic for mode_norm.fast.RCmin corner(EARLY) (NEX-018)
Warning: no valid parasitic for mode_norm.fast.RCmin_bc corner(LATE) (NEX-018)
Warning: no valid parasitic for mode_norm.fast.RCmin_bc corner(EARLY) (NEX-018)
Warning: no valid parasitic for (all corners) corner((both specs)) (NEX-018)
Information: The stitching and editing of coupling caps is turned ON for design 'xbar:xbar/route_auto.design'. (TIM-125)
Warning: No physical information exists for design 'xbar'. Zero interconnect delay is used in timing analysis. (TIM-101)
Warning: The extractor can not be initialized for design 'xbar'. Zero interconnect delay is used in timing analysis. (TIM-102)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 530, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 enabled
Timing Window Analysis:                    enabled
Advanced Waveform Propagation:             full_design
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
************************************************************
Warning: The scenario mode_norm.fast.RCmin has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
****************************************
Report : clock qor
        -type summary
        -nosplit
Design : xbar
Version: P-2019.03-SP1
Date   : Thu Sep 12 22:04:33 2019
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin ====
===========================================================

========================================== Summary Table for Corner mode_norm.fast.RCmin ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin, Scenario: mode_norm.fast.RCmin
clk                                     M,D         0      0        0      0.00      0.00        --        --         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                          0      0        0      0.00      0.00        --        --         0         0


Warning: The scenario mode_norm.fast.RCmin_bc has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin_bc has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
==============================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin_bc ====
==============================================================

========================================= Summary Table for Corner mode_norm.fast.RCmin_bc =========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin_bc, Scenario: mode_norm.fast.RCmin_bc
clk                                     M,D         0      0        0      0.00      0.00        --        --         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                          0      0        0      0.00      0.00        --        --         0         0


===========================================================
==== Summary Reporting for Corner mode_norm.slow.RCmax ====
===========================================================

========================================== Summary Table for Corner mode_norm.slow.RCmax ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.slow.RCmax, Scenario: mode_norm.slow.RCmax
clk                                     M,D         0      0        0      0.00      0.00        --        --         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                          0      0        0      0.00      0.00        --        --         0         0


================================================================
==== Summary Reporting for Corner mode_norm.worst_low.RCmax ====
================================================================

======================================== Summary Table for Corner mode_norm.worst_low.RCmax ========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.worst_low.RCmax, Scenario: mode_norm.worst_low.RCmax
clk                                     M,D         0      0        0      0.00      0.00        --        --         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                          0      0        0      0.00      0.00        --        --         0         0


1
