#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice_trm.h>

/* E */
#define E__0__DM__MASK 0x1C0000u
#define E__0__DM__SHIFT 18
#define E__0__DR CYREG_PRT3_DR
#define E__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define E__0__HSIOM_MASK 0x0F000000u
#define E__0__HSIOM_SHIFT 24u
#define E__0__INTCFG CYREG_PRT3_INTCFG
#define E__0__INTSTAT CYREG_PRT3_INTSTAT
#define E__0__MASK 0x40u
#define E__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define E__0__OUT_SEL_SHIFT 12u
#define E__0__OUT_SEL_VAL 1u
#define E__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define E__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define E__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define E__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define E__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define E__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define E__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define E__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define E__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define E__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define E__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define E__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define E__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define E__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define E__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define E__0__PC CYREG_PRT3_PC
#define E__0__PC2 CYREG_PRT3_PC2
#define E__0__PORT 3u
#define E__0__PS CYREG_PRT3_PS
#define E__0__SHIFT 6
#define E__DR CYREG_PRT3_DR
#define E__INTCFG CYREG_PRT3_INTCFG
#define E__INTSTAT CYREG_PRT3_INTSTAT
#define E__MASK 0x40u
#define E__PA__CFG0 CYREG_UDB_PA3_CFG0
#define E__PA__CFG1 CYREG_UDB_PA3_CFG1
#define E__PA__CFG10 CYREG_UDB_PA3_CFG10
#define E__PA__CFG11 CYREG_UDB_PA3_CFG11
#define E__PA__CFG12 CYREG_UDB_PA3_CFG12
#define E__PA__CFG13 CYREG_UDB_PA3_CFG13
#define E__PA__CFG14 CYREG_UDB_PA3_CFG14
#define E__PA__CFG2 CYREG_UDB_PA3_CFG2
#define E__PA__CFG3 CYREG_UDB_PA3_CFG3
#define E__PA__CFG4 CYREG_UDB_PA3_CFG4
#define E__PA__CFG5 CYREG_UDB_PA3_CFG5
#define E__PA__CFG6 CYREG_UDB_PA3_CFG6
#define E__PA__CFG7 CYREG_UDB_PA3_CFG7
#define E__PA__CFG8 CYREG_UDB_PA3_CFG8
#define E__PA__CFG9 CYREG_UDB_PA3_CFG9
#define E__PC CYREG_PRT3_PC
#define E__PC2 CYREG_PRT3_PC2
#define E__PORT 3u
#define E__PS CYREG_PRT3_PS
#define E__SHIFT 6

/* A0 */
#define A0__0__DM__MASK 0x07u
#define A0__0__DM__SHIFT 0
#define A0__0__DR CYREG_PRT2_DR
#define A0__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define A0__0__HSIOM_MASK 0x0000000Fu
#define A0__0__HSIOM_SHIFT 0u
#define A0__0__INTCFG CYREG_PRT2_INTCFG
#define A0__0__INTSTAT CYREG_PRT2_INTSTAT
#define A0__0__MASK 0x01u
#define A0__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define A0__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define A0__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define A0__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define A0__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define A0__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define A0__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define A0__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define A0__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define A0__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define A0__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define A0__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define A0__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define A0__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define A0__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define A0__0__PC CYREG_PRT2_PC
#define A0__0__PC2 CYREG_PRT2_PC2
#define A0__0__PORT 2u
#define A0__0__PS CYREG_PRT2_PS
#define A0__0__SHIFT 0
#define A0__DR CYREG_PRT2_DR
#define A0__INTCFG CYREG_PRT2_INTCFG
#define A0__INTSTAT CYREG_PRT2_INTSTAT
#define A0__MASK 0x01u
#define A0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define A0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define A0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define A0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define A0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define A0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define A0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define A0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define A0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define A0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define A0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define A0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define A0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define A0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define A0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define A0__PC CYREG_PRT2_PC
#define A0__PC2 CYREG_PRT2_PC2
#define A0__PORT 2u
#define A0__PS CYREG_PRT2_PS
#define A0__SHIFT 0

/* D4 */
#define D4__0__DM__MASK 0x07u
#define D4__0__DM__SHIFT 0
#define D4__0__DR CYREG_PRT0_DR
#define D4__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define D4__0__HSIOM_MASK 0x0000000Fu
#define D4__0__HSIOM_SHIFT 0u
#define D4__0__INTCFG CYREG_PRT0_INTCFG
#define D4__0__INTSTAT CYREG_PRT0_INTSTAT
#define D4__0__MASK 0x01u
#define D4__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define D4__0__OUT_SEL_SHIFT 0u
#define D4__0__OUT_SEL_VAL 2u
#define D4__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define D4__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define D4__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define D4__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define D4__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define D4__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define D4__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define D4__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define D4__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define D4__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define D4__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define D4__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define D4__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define D4__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define D4__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define D4__0__PC CYREG_PRT0_PC
#define D4__0__PC2 CYREG_PRT0_PC2
#define D4__0__PORT 0u
#define D4__0__PS CYREG_PRT0_PS
#define D4__0__SHIFT 0
#define D4__DR CYREG_PRT0_DR
#define D4__INTCFG CYREG_PRT0_INTCFG
#define D4__INTSTAT CYREG_PRT0_INTSTAT
#define D4__MASK 0x01u
#define D4__PA__CFG0 CYREG_UDB_PA0_CFG0
#define D4__PA__CFG1 CYREG_UDB_PA0_CFG1
#define D4__PA__CFG10 CYREG_UDB_PA0_CFG10
#define D4__PA__CFG11 CYREG_UDB_PA0_CFG11
#define D4__PA__CFG12 CYREG_UDB_PA0_CFG12
#define D4__PA__CFG13 CYREG_UDB_PA0_CFG13
#define D4__PA__CFG14 CYREG_UDB_PA0_CFG14
#define D4__PA__CFG2 CYREG_UDB_PA0_CFG2
#define D4__PA__CFG3 CYREG_UDB_PA0_CFG3
#define D4__PA__CFG4 CYREG_UDB_PA0_CFG4
#define D4__PA__CFG5 CYREG_UDB_PA0_CFG5
#define D4__PA__CFG6 CYREG_UDB_PA0_CFG6
#define D4__PA__CFG7 CYREG_UDB_PA0_CFG7
#define D4__PA__CFG8 CYREG_UDB_PA0_CFG8
#define D4__PA__CFG9 CYREG_UDB_PA0_CFG9
#define D4__PC CYREG_PRT0_PC
#define D4__PC2 CYREG_PRT0_PC2
#define D4__PORT 0u
#define D4__PS CYREG_PRT0_PS
#define D4__SHIFT 0

/* D5 */
#define D5__0__DM__MASK 0x38000u
#define D5__0__DM__SHIFT 15
#define D5__0__DR CYREG_PRT3_DR
#define D5__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define D5__0__HSIOM_MASK 0x00F00000u
#define D5__0__HSIOM_SHIFT 20u
#define D5__0__INTCFG CYREG_PRT3_INTCFG
#define D5__0__INTSTAT CYREG_PRT3_INTSTAT
#define D5__0__MASK 0x20u
#define D5__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define D5__0__OUT_SEL_SHIFT 10u
#define D5__0__OUT_SEL_VAL 0u
#define D5__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define D5__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define D5__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define D5__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define D5__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define D5__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define D5__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define D5__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define D5__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define D5__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define D5__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define D5__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define D5__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define D5__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define D5__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define D5__0__PC CYREG_PRT3_PC
#define D5__0__PC2 CYREG_PRT3_PC2
#define D5__0__PORT 3u
#define D5__0__PS CYREG_PRT3_PS
#define D5__0__SHIFT 5
#define D5__DR CYREG_PRT3_DR
#define D5__INTCFG CYREG_PRT3_INTCFG
#define D5__INTSTAT CYREG_PRT3_INTSTAT
#define D5__MASK 0x20u
#define D5__PA__CFG0 CYREG_UDB_PA3_CFG0
#define D5__PA__CFG1 CYREG_UDB_PA3_CFG1
#define D5__PA__CFG10 CYREG_UDB_PA3_CFG10
#define D5__PA__CFG11 CYREG_UDB_PA3_CFG11
#define D5__PA__CFG12 CYREG_UDB_PA3_CFG12
#define D5__PA__CFG13 CYREG_UDB_PA3_CFG13
#define D5__PA__CFG14 CYREG_UDB_PA3_CFG14
#define D5__PA__CFG2 CYREG_UDB_PA3_CFG2
#define D5__PA__CFG3 CYREG_UDB_PA3_CFG3
#define D5__PA__CFG4 CYREG_UDB_PA3_CFG4
#define D5__PA__CFG5 CYREG_UDB_PA3_CFG5
#define D5__PA__CFG6 CYREG_UDB_PA3_CFG6
#define D5__PA__CFG7 CYREG_UDB_PA3_CFG7
#define D5__PA__CFG8 CYREG_UDB_PA3_CFG8
#define D5__PA__CFG9 CYREG_UDB_PA3_CFG9
#define D5__PC CYREG_PRT3_PC
#define D5__PC2 CYREG_PRT3_PC2
#define D5__PORT 3u
#define D5__PS CYREG_PRT3_PS
#define D5__SHIFT 5

/* D6 */
#define D6__0__DM__MASK 0x07u
#define D6__0__DM__SHIFT 0
#define D6__0__DR CYREG_PRT1_DR
#define D6__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define D6__0__HSIOM_MASK 0x0000000Fu
#define D6__0__HSIOM_SHIFT 0u
#define D6__0__INTCFG CYREG_PRT1_INTCFG
#define D6__0__INTSTAT CYREG_PRT1_INTSTAT
#define D6__0__MASK 0x01u
#define D6__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define D6__0__OUT_SEL_SHIFT 0u
#define D6__0__OUT_SEL_VAL 3u
#define D6__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define D6__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define D6__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define D6__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define D6__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define D6__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define D6__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define D6__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define D6__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define D6__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define D6__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define D6__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define D6__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define D6__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define D6__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define D6__0__PC CYREG_PRT1_PC
#define D6__0__PC2 CYREG_PRT1_PC2
#define D6__0__PORT 1u
#define D6__0__PS CYREG_PRT1_PS
#define D6__0__SHIFT 0
#define D6__DR CYREG_PRT1_DR
#define D6__INTCFG CYREG_PRT1_INTCFG
#define D6__INTSTAT CYREG_PRT1_INTSTAT
#define D6__MASK 0x01u
#define D6__PA__CFG0 CYREG_UDB_PA1_CFG0
#define D6__PA__CFG1 CYREG_UDB_PA1_CFG1
#define D6__PA__CFG10 CYREG_UDB_PA1_CFG10
#define D6__PA__CFG11 CYREG_UDB_PA1_CFG11
#define D6__PA__CFG12 CYREG_UDB_PA1_CFG12
#define D6__PA__CFG13 CYREG_UDB_PA1_CFG13
#define D6__PA__CFG14 CYREG_UDB_PA1_CFG14
#define D6__PA__CFG2 CYREG_UDB_PA1_CFG2
#define D6__PA__CFG3 CYREG_UDB_PA1_CFG3
#define D6__PA__CFG4 CYREG_UDB_PA1_CFG4
#define D6__PA__CFG5 CYREG_UDB_PA1_CFG5
#define D6__PA__CFG6 CYREG_UDB_PA1_CFG6
#define D6__PA__CFG7 CYREG_UDB_PA1_CFG7
#define D6__PA__CFG8 CYREG_UDB_PA1_CFG8
#define D6__PA__CFG9 CYREG_UDB_PA1_CFG9
#define D6__PC CYREG_PRT1_PC
#define D6__PC2 CYREG_PRT1_PC2
#define D6__PORT 1u
#define D6__PS CYREG_PRT1_PS
#define D6__SHIFT 0

/* D7 */
#define D7__0__DM__MASK 0xE00000u
#define D7__0__DM__SHIFT 21
#define D7__0__DR CYREG_PRT2_DR
#define D7__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define D7__0__HSIOM_MASK 0xF0000000u
#define D7__0__HSIOM_SHIFT 28u
#define D7__0__INTCFG CYREG_PRT2_INTCFG
#define D7__0__INTSTAT CYREG_PRT2_INTSTAT
#define D7__0__MASK 0x80u
#define D7__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define D7__0__OUT_SEL_SHIFT 14u
#define D7__0__OUT_SEL_VAL 0u
#define D7__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define D7__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define D7__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define D7__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define D7__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define D7__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define D7__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define D7__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define D7__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define D7__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define D7__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define D7__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define D7__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define D7__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define D7__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define D7__0__PC CYREG_PRT2_PC
#define D7__0__PC2 CYREG_PRT2_PC2
#define D7__0__PORT 2u
#define D7__0__PS CYREG_PRT2_PS
#define D7__0__SHIFT 7
#define D7__DR CYREG_PRT2_DR
#define D7__INTCFG CYREG_PRT2_INTCFG
#define D7__INTSTAT CYREG_PRT2_INTSTAT
#define D7__MASK 0x80u
#define D7__PA__CFG0 CYREG_UDB_PA2_CFG0
#define D7__PA__CFG1 CYREG_UDB_PA2_CFG1
#define D7__PA__CFG10 CYREG_UDB_PA2_CFG10
#define D7__PA__CFG11 CYREG_UDB_PA2_CFG11
#define D7__PA__CFG12 CYREG_UDB_PA2_CFG12
#define D7__PA__CFG13 CYREG_UDB_PA2_CFG13
#define D7__PA__CFG14 CYREG_UDB_PA2_CFG14
#define D7__PA__CFG2 CYREG_UDB_PA2_CFG2
#define D7__PA__CFG3 CYREG_UDB_PA2_CFG3
#define D7__PA__CFG4 CYREG_UDB_PA2_CFG4
#define D7__PA__CFG5 CYREG_UDB_PA2_CFG5
#define D7__PA__CFG6 CYREG_UDB_PA2_CFG6
#define D7__PA__CFG7 CYREG_UDB_PA2_CFG7
#define D7__PA__CFG8 CYREG_UDB_PA2_CFG8
#define D7__PA__CFG9 CYREG_UDB_PA2_CFG9
#define D7__PC CYREG_PRT2_PC
#define D7__PC2 CYREG_PRT2_PC2
#define D7__PORT 2u
#define D7__PS CYREG_PRT2_PS
#define D7__SHIFT 7

/* RS */
#define RS__0__DM__MASK 0x1C0000u
#define RS__0__DM__SHIFT 18
#define RS__0__DR CYREG_PRT2_DR
#define RS__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define RS__0__HSIOM_MASK 0x0F000000u
#define RS__0__HSIOM_SHIFT 24u
#define RS__0__INTCFG CYREG_PRT2_INTCFG
#define RS__0__INTSTAT CYREG_PRT2_INTSTAT
#define RS__0__MASK 0x40u
#define RS__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define RS__0__OUT_SEL_SHIFT 12u
#define RS__0__OUT_SEL_VAL 2u
#define RS__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define RS__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define RS__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define RS__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define RS__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define RS__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define RS__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define RS__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define RS__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define RS__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define RS__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define RS__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define RS__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define RS__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define RS__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define RS__0__PC CYREG_PRT2_PC
#define RS__0__PC2 CYREG_PRT2_PC2
#define RS__0__PORT 2u
#define RS__0__PS CYREG_PRT2_PS
#define RS__0__SHIFT 6
#define RS__DR CYREG_PRT2_DR
#define RS__INTCFG CYREG_PRT2_INTCFG
#define RS__INTSTAT CYREG_PRT2_INTSTAT
#define RS__MASK 0x40u
#define RS__PA__CFG0 CYREG_UDB_PA2_CFG0
#define RS__PA__CFG1 CYREG_UDB_PA2_CFG1
#define RS__PA__CFG10 CYREG_UDB_PA2_CFG10
#define RS__PA__CFG11 CYREG_UDB_PA2_CFG11
#define RS__PA__CFG12 CYREG_UDB_PA2_CFG12
#define RS__PA__CFG13 CYREG_UDB_PA2_CFG13
#define RS__PA__CFG14 CYREG_UDB_PA2_CFG14
#define RS__PA__CFG2 CYREG_UDB_PA2_CFG2
#define RS__PA__CFG3 CYREG_UDB_PA2_CFG3
#define RS__PA__CFG4 CYREG_UDB_PA2_CFG4
#define RS__PA__CFG5 CYREG_UDB_PA2_CFG5
#define RS__PA__CFG6 CYREG_UDB_PA2_CFG6
#define RS__PA__CFG7 CYREG_UDB_PA2_CFG7
#define RS__PA__CFG8 CYREG_UDB_PA2_CFG8
#define RS__PA__CFG9 CYREG_UDB_PA2_CFG9
#define RS__PC CYREG_PRT2_PC
#define RS__PC2 CYREG_PRT2_PC2
#define RS__PORT 2u
#define RS__PS CYREG_PRT2_PS
#define RS__SHIFT 6

/* ADC_cy_psoc4_sar */
#define ADC_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS

/* ADC_cy_psoc4_sarmux_8 */
#define ADC_cy_psoc4_sarmux_8__CH_0_PIN 3
#define ADC_cy_psoc4_sarmux_8__CH_0_PORT 0
#define ADC_cy_psoc4_sarmux_8__CH_1_PIN 0
#define ADC_cy_psoc4_sarmux_8__CH_1_PORT 0
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG00
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG01
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG02
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG03
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG04
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG05
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG06
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG07
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT00
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT01
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT02
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT03
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT04
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT05
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT06
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT07
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK00
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK01
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK02
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK03
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK04
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK05
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK06
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK07
#define ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG CYREG_SAR_INJ_CHAN_CONFIG
#define ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT CYREG_SAR_INJ_RESULT
#define ADC_cy_psoc4_sarmux_8__SAR_START_CTRL CYREG_SAR_START_CTRL

/* ADC_intClock */
#define ADC_intClock__DIVIDER_MASK 0x0000FFFFu
#define ADC_intClock__ENABLE CYREG_CLK_DIVIDER_A00
#define ADC_intClock__ENABLE_MASK 0x80000000u
#define ADC_intClock__MASK 0x80000000u
#define ADC_intClock__REGISTER CYREG_CLK_DIVIDER_A00

/* ADC_IRQ */
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_IRQ__INTC_MASK 0x4000u
#define ADC_IRQ__INTC_NUMBER 14u
#define ADC_IRQ__INTC_PRIOR_MASK 0xC00000u
#define ADC_IRQ__INTC_PRIOR_NUM 3u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR3
#define ADC_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* LCD_Cntl_Port */
#define LCD_Cntl_Port_Sync_ctrl_reg__0__MASK 0x01u
#define LCD_Cntl_Port_Sync_ctrl_reg__0__POS 0
#define LCD_Cntl_Port_Sync_ctrl_reg__1__MASK 0x02u
#define LCD_Cntl_Port_Sync_ctrl_reg__1__POS 1
#define LCD_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define LCD_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_00
#define LCD_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_00
#define LCD_Cntl_Port_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_00
#define LCD_Cntl_Port_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_00
#define LCD_Cntl_Port_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_00
#define LCD_Cntl_Port_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_00
#define LCD_Cntl_Port_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_00
#define LCD_Cntl_Port_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_00
#define LCD_Cntl_Port_Sync_ctrl_reg__2__MASK 0x04u
#define LCD_Cntl_Port_Sync_ctrl_reg__2__POS 2
#define LCD_Cntl_Port_Sync_ctrl_reg__3__MASK 0x08u
#define LCD_Cntl_Port_Sync_ctrl_reg__3__POS 3
#define LCD_Cntl_Port_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define LCD_Cntl_Port_Sync_ctrl_reg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL_00
#define LCD_Cntl_Port_Sync_ctrl_reg__32BIT_COUNT_REG CYREG_UDB_W32_CTL_00
#define LCD_Cntl_Port_Sync_ctrl_reg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK_00
#define LCD_Cntl_Port_Sync_ctrl_reg__4__MASK 0x10u
#define LCD_Cntl_Port_Sync_ctrl_reg__4__POS 4
#define LCD_Cntl_Port_Sync_ctrl_reg__5__MASK 0x20u
#define LCD_Cntl_Port_Sync_ctrl_reg__5__POS 5
#define LCD_Cntl_Port_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define LCD_Cntl_Port_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL_00
#define LCD_Cntl_Port_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_00
#define LCD_Cntl_Port_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL_00
#define LCD_Cntl_Port_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_00
#define LCD_Cntl_Port_Sync_ctrl_reg__MASK 0x3Fu
#define LCD_Cntl_Port_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define LCD_Cntl_Port_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define LCD_Cntl_Port_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK_00

/* SW2 */
#define SW2__0__DM__MASK 0xE00000u
#define SW2__0__DM__SHIFT 21
#define SW2__0__DR CYREG_PRT0_DR
#define SW2__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SW2__0__HSIOM_MASK 0xF0000000u
#define SW2__0__HSIOM_SHIFT 28u
#define SW2__0__INTCFG CYREG_PRT0_INTCFG
#define SW2__0__INTSTAT CYREG_PRT0_INTSTAT
#define SW2__0__MASK 0x80u
#define SW2__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SW2__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SW2__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SW2__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SW2__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SW2__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SW2__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SW2__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SW2__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SW2__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SW2__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SW2__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SW2__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SW2__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SW2__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SW2__0__PC CYREG_PRT0_PC
#define SW2__0__PC2 CYREG_PRT0_PC2
#define SW2__0__PORT 0u
#define SW2__0__PS CYREG_PRT0_PS
#define SW2__0__SHIFT 7
#define SW2__DR CYREG_PRT0_DR
#define SW2__INTCFG CYREG_PRT0_INTCFG
#define SW2__INTSTAT CYREG_PRT0_INTSTAT
#define SW2__MASK 0x80u
#define SW2__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SW2__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SW2__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SW2__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SW2__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SW2__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SW2__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SW2__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SW2__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SW2__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SW2__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SW2__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SW2__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SW2__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SW2__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SW2__PC CYREG_PRT0_PC
#define SW2__PC2 CYREG_PRT0_PC2
#define SW2__PORT 0u
#define SW2__PS CYREG_PRT0_PS
#define SW2__SHIFT 7

/* V_in */
#define V_in__0__DM__MASK 0xE00u
#define V_in__0__DM__SHIFT 9
#define V_in__0__DR CYREG_PRT2_DR
#define V_in__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define V_in__0__HSIOM_MASK 0x0000F000u
#define V_in__0__HSIOM_SHIFT 12u
#define V_in__0__INTCFG CYREG_PRT2_INTCFG
#define V_in__0__INTSTAT CYREG_PRT2_INTSTAT
#define V_in__0__MASK 0x08u
#define V_in__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define V_in__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define V_in__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define V_in__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define V_in__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define V_in__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define V_in__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define V_in__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define V_in__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define V_in__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define V_in__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define V_in__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define V_in__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define V_in__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define V_in__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define V_in__0__PC CYREG_PRT2_PC
#define V_in__0__PC2 CYREG_PRT2_PC2
#define V_in__0__PORT 2u
#define V_in__0__PS CYREG_PRT2_PS
#define V_in__0__SHIFT 3
#define V_in__DR CYREG_PRT2_DR
#define V_in__INTCFG CYREG_PRT2_INTCFG
#define V_in__INTSTAT CYREG_PRT2_INTSTAT
#define V_in__MASK 0x08u
#define V_in__PA__CFG0 CYREG_UDB_PA2_CFG0
#define V_in__PA__CFG1 CYREG_UDB_PA2_CFG1
#define V_in__PA__CFG10 CYREG_UDB_PA2_CFG10
#define V_in__PA__CFG11 CYREG_UDB_PA2_CFG11
#define V_in__PA__CFG12 CYREG_UDB_PA2_CFG12
#define V_in__PA__CFG13 CYREG_UDB_PA2_CFG13
#define V_in__PA__CFG14 CYREG_UDB_PA2_CFG14
#define V_in__PA__CFG2 CYREG_UDB_PA2_CFG2
#define V_in__PA__CFG3 CYREG_UDB_PA2_CFG3
#define V_in__PA__CFG4 CYREG_UDB_PA2_CFG4
#define V_in__PA__CFG5 CYREG_UDB_PA2_CFG5
#define V_in__PA__CFG6 CYREG_UDB_PA2_CFG6
#define V_in__PA__CFG7 CYREG_UDB_PA2_CFG7
#define V_in__PA__CFG8 CYREG_UDB_PA2_CFG8
#define V_in__PA__CFG9 CYREG_UDB_PA2_CFG9
#define V_in__PC CYREG_PRT2_PC
#define V_in__PC2 CYREG_PRT2_PC2
#define V_in__PORT 2u
#define V_in__PS CYREG_PRT2_PS
#define V_in__SHIFT 3

/* UART_1_SCB */
#define UART_1_SCB__BIST_CONTROL CYREG_SCB1_BIST_CONTROL
#define UART_1_SCB__BIST_DATA CYREG_SCB1_BIST_DATA
#define UART_1_SCB__CTRL CYREG_SCB1_CTRL
#define UART_1_SCB__EZ_DATA00 CYREG_SCB1_EZ_DATA00
#define UART_1_SCB__EZ_DATA01 CYREG_SCB1_EZ_DATA01
#define UART_1_SCB__EZ_DATA02 CYREG_SCB1_EZ_DATA02
#define UART_1_SCB__EZ_DATA03 CYREG_SCB1_EZ_DATA03
#define UART_1_SCB__EZ_DATA04 CYREG_SCB1_EZ_DATA04
#define UART_1_SCB__EZ_DATA05 CYREG_SCB1_EZ_DATA05
#define UART_1_SCB__EZ_DATA06 CYREG_SCB1_EZ_DATA06
#define UART_1_SCB__EZ_DATA07 CYREG_SCB1_EZ_DATA07
#define UART_1_SCB__EZ_DATA08 CYREG_SCB1_EZ_DATA08
#define UART_1_SCB__EZ_DATA09 CYREG_SCB1_EZ_DATA09
#define UART_1_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define UART_1_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define UART_1_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define UART_1_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define UART_1_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define UART_1_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define UART_1_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define UART_1_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define UART_1_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define UART_1_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define UART_1_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define UART_1_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define UART_1_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define UART_1_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define UART_1_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define UART_1_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define UART_1_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define UART_1_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define UART_1_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define UART_1_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define UART_1_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define UART_1_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define UART_1_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define UART_1_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define UART_1_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define UART_1_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define UART_1_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define UART_1_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define UART_1_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define UART_1_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define UART_1_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define UART_1_SCB__INTR_M CYREG_SCB1_INTR_M
#define UART_1_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define UART_1_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define UART_1_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define UART_1_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define UART_1_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define UART_1_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define UART_1_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define UART_1_SCB__INTR_S CYREG_SCB1_INTR_S
#define UART_1_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define UART_1_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define UART_1_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define UART_1_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define UART_1_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define UART_1_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define UART_1_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define UART_1_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define UART_1_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define UART_1_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define UART_1_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define UART_1_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define UART_1_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define UART_1_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define UART_1_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define UART_1_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define UART_1_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define UART_1_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define UART_1_SCB__SS0_POSISTION 0u
#define UART_1_SCB__SS1_POSISTION 1u
#define UART_1_SCB__SS2_POSISTION 2u
#define UART_1_SCB__SS3_POSISTION 3u
#define UART_1_SCB__STATUS CYREG_SCB1_STATUS
#define UART_1_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define UART_1_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define UART_1_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define UART_1_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define UART_1_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define UART_1_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define UART_1_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define UART_1_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL

/* UART_1_SCBCLK */
#define UART_1_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define UART_1_SCBCLK__ENABLE CYREG_CLK_DIVIDER_B00
#define UART_1_SCBCLK__ENABLE_MASK 0x80000000u
#define UART_1_SCBCLK__MASK 0x80000000u
#define UART_1_SCBCLK__REGISTER CYREG_CLK_DIVIDER_B00

/* UART_1_tx */
#define UART_1_tx__0__DM__MASK 0x38000u
#define UART_1_tx__0__DM__SHIFT 15
#define UART_1_tx__0__DR CYREG_PRT0_DR
#define UART_1_tx__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define UART_1_tx__0__HSIOM_MASK 0x00F00000u
#define UART_1_tx__0__HSIOM_SHIFT 20u
#define UART_1_tx__0__INTCFG CYREG_PRT0_INTCFG
#define UART_1_tx__0__INTSTAT CYREG_PRT0_INTSTAT
#define UART_1_tx__0__MASK 0x20u
#define UART_1_tx__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define UART_1_tx__0__OUT_SEL_SHIFT 10u
#define UART_1_tx__0__OUT_SEL_VAL -1u
#define UART_1_tx__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define UART_1_tx__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define UART_1_tx__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define UART_1_tx__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define UART_1_tx__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define UART_1_tx__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define UART_1_tx__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define UART_1_tx__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define UART_1_tx__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define UART_1_tx__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define UART_1_tx__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define UART_1_tx__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define UART_1_tx__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define UART_1_tx__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define UART_1_tx__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define UART_1_tx__0__PC CYREG_PRT0_PC
#define UART_1_tx__0__PC2 CYREG_PRT0_PC2
#define UART_1_tx__0__PORT 0u
#define UART_1_tx__0__PS CYREG_PRT0_PS
#define UART_1_tx__0__SHIFT 5
#define UART_1_tx__DR CYREG_PRT0_DR
#define UART_1_tx__INTCFG CYREG_PRT0_INTCFG
#define UART_1_tx__INTSTAT CYREG_PRT0_INTSTAT
#define UART_1_tx__MASK 0x20u
#define UART_1_tx__PA__CFG0 CYREG_UDB_PA0_CFG0
#define UART_1_tx__PA__CFG1 CYREG_UDB_PA0_CFG1
#define UART_1_tx__PA__CFG10 CYREG_UDB_PA0_CFG10
#define UART_1_tx__PA__CFG11 CYREG_UDB_PA0_CFG11
#define UART_1_tx__PA__CFG12 CYREG_UDB_PA0_CFG12
#define UART_1_tx__PA__CFG13 CYREG_UDB_PA0_CFG13
#define UART_1_tx__PA__CFG14 CYREG_UDB_PA0_CFG14
#define UART_1_tx__PA__CFG2 CYREG_UDB_PA0_CFG2
#define UART_1_tx__PA__CFG3 CYREG_UDB_PA0_CFG3
#define UART_1_tx__PA__CFG4 CYREG_UDB_PA0_CFG4
#define UART_1_tx__PA__CFG5 CYREG_UDB_PA0_CFG5
#define UART_1_tx__PA__CFG6 CYREG_UDB_PA0_CFG6
#define UART_1_tx__PA__CFG7 CYREG_UDB_PA0_CFG7
#define UART_1_tx__PA__CFG8 CYREG_UDB_PA0_CFG8
#define UART_1_tx__PA__CFG9 CYREG_UDB_PA0_CFG9
#define UART_1_tx__PC CYREG_PRT0_PC
#define UART_1_tx__PC2 CYREG_PRT0_PC2
#define UART_1_tx__PORT 0u
#define UART_1_tx__PS CYREG_PRT0_PS
#define UART_1_tx__SHIFT 5

/* cl_deb */
#define cl_deb__DIVIDER_MASK 0x0000FFFFu
#define cl_deb__ENABLE CYREG_CLK_DIVIDER_B01
#define cl_deb__ENABLE_MASK 0x80000000u
#define cl_deb__MASK 0x80000000u
#define cl_deb__REGISTER CYREG_CLK_DIVIDER_B01

/* sw_int */
#define sw_int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define sw_int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define sw_int__INTC_MASK 0x01u
#define sw_int__INTC_NUMBER 0u
#define sw_int__INTC_PRIOR_MASK 0xC0u
#define sw_int__INTC_PRIOR_NUM 3u
#define sw_int__INTC_PRIOR_REG CYREG_CM0_IPR0
#define sw_int__INTC_SET_EN_REG CYREG_CM0_ISER
#define sw_int__INTC_SET_PD_REG CYREG_CM0_ISPR

/* B_press */
#define B_press__0__DM__MASK 0x38u
#define B_press__0__DM__SHIFT 3
#define B_press__0__DR CYREG_PRT0_DR
#define B_press__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define B_press__0__HSIOM_MASK 0x000000F0u
#define B_press__0__HSIOM_SHIFT 4u
#define B_press__0__INTCFG CYREG_PRT0_INTCFG
#define B_press__0__INTSTAT CYREG_PRT0_INTSTAT
#define B_press__0__MASK 0x02u
#define B_press__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define B_press__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define B_press__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define B_press__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define B_press__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define B_press__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define B_press__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define B_press__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define B_press__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define B_press__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define B_press__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define B_press__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define B_press__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define B_press__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define B_press__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define B_press__0__PC CYREG_PRT0_PC
#define B_press__0__PC2 CYREG_PRT0_PC2
#define B_press__0__PORT 0u
#define B_press__0__PS CYREG_PRT0_PS
#define B_press__0__SHIFT 1
#define B_press__DR CYREG_PRT0_DR
#define B_press__INTCFG CYREG_PRT0_INTCFG
#define B_press__INTSTAT CYREG_PRT0_INTSTAT
#define B_press__MASK 0x02u
#define B_press__PA__CFG0 CYREG_UDB_PA0_CFG0
#define B_press__PA__CFG1 CYREG_UDB_PA0_CFG1
#define B_press__PA__CFG10 CYREG_UDB_PA0_CFG10
#define B_press__PA__CFG11 CYREG_UDB_PA0_CFG11
#define B_press__PA__CFG12 CYREG_UDB_PA0_CFG12
#define B_press__PA__CFG13 CYREG_UDB_PA0_CFG13
#define B_press__PA__CFG14 CYREG_UDB_PA0_CFG14
#define B_press__PA__CFG2 CYREG_UDB_PA0_CFG2
#define B_press__PA__CFG3 CYREG_UDB_PA0_CFG3
#define B_press__PA__CFG4 CYREG_UDB_PA0_CFG4
#define B_press__PA__CFG5 CYREG_UDB_PA0_CFG5
#define B_press__PA__CFG6 CYREG_UDB_PA0_CFG6
#define B_press__PA__CFG7 CYREG_UDB_PA0_CFG7
#define B_press__PA__CFG8 CYREG_UDB_PA0_CFG8
#define B_press__PA__CFG9 CYREG_UDB_PA0_CFG9
#define B_press__PC CYREG_PRT0_PC
#define B_press__PC2 CYREG_PRT0_PC2
#define B_press__PORT 0u
#define B_press__PS CYREG_PRT0_PS
#define B_press__SHIFT 1

/* Timer_1_TimerUDB */
#define Timer_1_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_1_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_1_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_1_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_1_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_1_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_1_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_1_TimerUDB_rstSts_stsreg__MASK_REG CYREG_UDB_W8_MSK_03
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_UDB_W8_ST_03
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_01
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_01
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_01
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_01
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_01
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_01
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_01
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_01
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL_01
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_01
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL_01
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_01
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK_01
#define Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_UDB_W16_A0_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_UDB_W16_A1_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_UDB_W16_D0_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_UDB_W16_D1_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_UDB_W16_F0_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_UDB_W16_F1_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_A0_REG CYREG_UDB_W32_A0_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_A1_REG CYREG_UDB_W32_A1_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_D0_REG CYREG_UDB_W32_D0_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_D1_REG CYREG_UDB_W32_D1_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_F0_REG CYREG_UDB_W32_F0_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_F1_REG CYREG_UDB_W32_F1_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_UDB_CAT16_A_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_UDB_W8_A0_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_UDB_W8_A1_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_UDB_CAT16_D_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_UDB_W8_D0_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_UDB_W8_D1_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_UDB_CAT16_F_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_UDB_W8_F0_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_UDB_W8_F1_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_UDB_W16_A0_01
#define Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_UDB_W16_A1_01
#define Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_UDB_W16_D0_01
#define Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_UDB_W16_D1_01
#define Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_UDB_W16_F0_01
#define Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_UDB_W16_F1_01
#define Timer_1_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_UDB_CAT16_A_01
#define Timer_1_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_UDB_W8_A0_01
#define Timer_1_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_UDB_W8_A1_01
#define Timer_1_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_UDB_CAT16_D_01
#define Timer_1_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_UDB_W8_D0_01
#define Timer_1_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_UDB_W8_D1_01
#define Timer_1_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define Timer_1_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_UDB_CAT16_F_01
#define Timer_1_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_UDB_W8_F0_01
#define Timer_1_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_UDB_W8_F1_01
#define Timer_1_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define Timer_1_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_UDB_W16_A0_02
#define Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_UDB_W16_A1_02
#define Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_UDB_W16_D0_02
#define Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_UDB_W16_D1_02
#define Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_UDB_W16_F0_02
#define Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_UDB_W16_F1_02
#define Timer_1_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_UDB_CAT16_A_02
#define Timer_1_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_UDB_W8_A0_02
#define Timer_1_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_UDB_W8_A1_02
#define Timer_1_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_UDB_CAT16_D_02
#define Timer_1_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_UDB_W8_D0_02
#define Timer_1_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_UDB_W8_D1_02
#define Timer_1_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define Timer_1_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_UDB_CAT16_F_02
#define Timer_1_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_UDB_W8_F0_02
#define Timer_1_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_UDB_W8_F1_02
#define Timer_1_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_UDB_CAT16_A_03
#define Timer_1_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_UDB_W8_A0_03
#define Timer_1_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_UDB_W8_A1_03
#define Timer_1_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_UDB_CAT16_D_03
#define Timer_1_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_UDB_W8_D0_03
#define Timer_1_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_UDB_W8_D1_03
#define Timer_1_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define Timer_1_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_UDB_CAT16_F_03
#define Timer_1_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_UDB_W8_F0_03
#define Timer_1_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_UDB_W8_F1_03

/* Miscellaneous */
#define CY_VERSION "PSoC Creator  3.1 SP1"
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 6u
#define CYDEV_CHIP_DIE_PSOC4A 3u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 3u
#define CYDEV_CHIP_MEMBER_4D 2u
#define CYDEV_CHIP_MEMBER_4F 4u
#define CYDEV_CHIP_MEMBER_5A 6u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
