* * * * * * * * * * * * * * * * * * * * 
RunDirectory : /home/arslan/Downloads/OpenFPGA/openfpga_flow/tasks/basic_tests/full_testbench/ql_memory_bank/run001
python3 /home/arslan/Downloads/OpenFPGA/openfpga_flow/scripts/run_fpga_flow.py /home/arslan/Downloads/OpenFPGA/openfpga_flow/vpr_arch/k4_N4_tileable_40nm.xml /home/arslan/Downloads/OpenFPGA/openfpga_flow/benchmarks/micro_benchmark/and2/and2.v --top_module and2 --run_dir /home/arslan/Downloads/OpenFPGA/openfpga_flow/tasks/basic_tests/full_testbench/ql_memory_bank/run001/k4_N4_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH --fpga_flow yosys_vpr --openfpga_shell_template /home/arslan/Downloads/OpenFPGA/openfpga_flow/openfpga_shell_scripts/write_full_testbench_example_script.openfpga --openfpga_arch_file /home/arslan/Downloads/OpenFPGA/openfpga_flow/openfpga_arch/k4_N4_40nm_qlbank_openfpga.xml --openfpga_sim_setting_file /home/arslan/Downloads/OpenFPGA/openfpga_flow/openfpga_simulation_settings/auto_sim_openfpga.xml --openfpga_vpr_device_layout  --openfpga_fast_configuration  --power --power_tech /home/arslan/Downloads/OpenFPGA/openfpga_flow/tech/PTM_45nm/45nm.xml --vpr_fpga_verilog --vpr_fpga_verilog_dir /home/arslan/Downloads/OpenFPGA/openfpga_flow/tasks/basic_tests/full_testbench/ql_memory_bank/run001/k4_N4_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH --vpr_fpga_x2p_rename_illegal_port --end_flow_with_test --flow_config /home/arslan/Downloads/OpenFPGA/openfpga_flow/tasks/basic_tests/full_testbench/ql_memory_bank/config/task.conf --TOP and2 --CHAN_WIDTH 300 --READ_VERILOG_OPTIONS -nolatches
* * * * * * * * * * * * * * * * * * * * 
INFO - Validating command line arguments
INFO - Run directory : /home/arslan/Downloads/OpenFPGA/openfpga_flow/tasks/basic_tests/full_testbench/ql_memory_bank/run001/k4_N4_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH
INFO - Running "yosys_vpr" Flow
INFO - Extracted lut_size size from arch XML = 4
INFO - Running Yosys with lut_size = 4
INFO - Launching Run yosys 
INFO - Run yosys is written in file yosys_output.log
INFO - ACE2 output is written in file and2_ace2_output.txt
INFO - blif_3args output is written in file and2_blif_3args_output.txt
INFO - Launching Yosys 
INFO - Yosys is written in file yosys_rewrite.log
INFO - Running OpenFPGA Shell Engine 
INFO - Launching OpenFPGA Shell Run 
INFO - OpenFPGAShell Revision: v8.0.0-7093-g9e53e9a0a Compiled: 2023-03-22T18:43:34
INFO - OpenFPGA Shell Run is written in file openfpgashell.log
INFO - vpr result extracted in file vpr_stat.result
INFO - Launching iverilog_verification 
INFO - iverilog_verification is written in file iverilog_output.txt
INFO - Launching vvp_verification 
INFO - vvp_verification is written in file vvp_sim_output.txt
INFO - VVP Simulation Successful
INFO - Openfpga_flow completed, Total Time Taken 1 Sec  VPR Time 0 Sec  Verification Time 0 Sec  
