Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May 31 20:19:10 2023
| Host         : SelimiPc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_module_control_sets_placed.rpt
| Design       : Top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    62 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              88 |           39 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+---------------------------+------------------+------------------+----------------+--------------+
|           Clock Signal           |       Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+---------------------------+------------------+------------------+----------------+--------------+
|  P2_win_reg_i_1_n_0              |                           |                  |                1 |              1 |         1.00 |
|  P1_win_reg_i_1_n_0              |                           |                  |                1 |              1 |         1.00 |
|  clk_BUFG                        |                           |                  |                1 |              2 |         2.00 |
|  vga/clock_refresher_reg_n_0_[0] |                           |                  |                3 |              3 |         1.00 |
|  clk_BUFG                        | vga/ball_x_prev_reg[6][0] |                  |                1 |              4 |         4.00 |
|  clk_BUFG                        | vga/E[0]                  |                  |                1 |              4 |         4.00 |
|  vga/clock_refresher_reg_n_0_[0] | vga/v_count_reg0          |                  |                3 |             10 |         3.33 |
|  vga/clock_refresher_reg_n_0_[0] | vga/mod2_reg              |                  |                7 |             10 |         1.43 |
|  clk_BUFG                        | Gkeeper1[9]_i_1_n_0       |                  |                4 |             10 |         2.50 |
|  clk_BUFG                        | Gkeeper2[9]_i_1_n_0       |                  |                4 |             10 |         2.50 |
|  i_clk_IBUF_BUFG                 |                           |                  |                6 |             19 |         3.17 |
|  clk_BUFG                        | ball_x_prev0              |                  |               19 |             40 |         2.11 |
+----------------------------------+---------------------------+------------------+------------------+----------------+--------------+


