<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="cache_controller.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="SRAM.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SRAM.cmd_log"/>
    <file xil_pn:fileType="FILE_LSO" xil_pn:name="SRAM.lso"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="SRAM.ngc"/>
    <file xil_pn:fileType="FILE_NGD" xil_pn:name="SRAM.ngd"/>
    <file xil_pn:fileType="FILE_NGR" xil_pn:name="SRAM.ngr"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SRAM.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="SRAM.rpt"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SRAM.stx"/>
    <file xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SRAM.syr"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SRAM.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SRAM_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SRAM_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SRAM_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SRAM_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="cache_controller.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="cache_controller.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_GYD" xil_pn:name="cache_controller.gyd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_JEDEC" xil_pn:name="cache_controller.jed"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="cache_controller.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MFD" xil_pn:name="cache_controller.mfd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGA" xil_pn:name="cache_controller.nga"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="cache_controller.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="cache_controller.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="cache_controller.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="cache_controller.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PNX" xil_pn:name="cache_controller.pnx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cache_controller.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="cache_controller.rpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="cache_controller.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="cache_controller.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VM6" xil_pn:name="cache_controller.vm6"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="cache_controller.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="cache_controller.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="cache_controller_build.xml"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cache_controller_envsettings.html"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="cache_controller_frog.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="cache_controller_frog.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="cache_controller_frog.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="cache_controller_frog.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cache_controller_frog.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="cache_controller_frog.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="cache_controller_frog.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="cache_controller_frog.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="cache_controller_frog.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="cache_controller_frog.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cache_controller_frog_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cache_controller_frog_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cache_controller_frog_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cache_controller_frog_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="cache_controller_html"/>
    <file xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="cache_controller_pad.csv"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cache_controller_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cache_controller_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cache_controller_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cache_controller_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cache_controller_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="cache_ram.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="cache_ram.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_GYD" xil_pn:name="cache_ram.gyd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_JEDEC" xil_pn:name="cache_ram.jed"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="cache_ram.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MFD" xil_pn:name="cache_ram.mfd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGA" xil_pn:name="cache_ram.nga"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="cache_ram.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="cache_ram.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="cache_ram.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PNX" xil_pn:name="cache_ram.pnx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cache_ram.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="cache_ram.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="cache_ram.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="cache_ram.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="cache_ram.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="cache_ram.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VM6" xil_pn:name="cache_ram.vm6"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="cache_ram.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cache_ram_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cache_ram_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cache_ram_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cache_ram_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cache_ram_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cache_ram_two_way.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="cache_ram_two_way.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="cache_ram_two_way.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cache_ram_two_way_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cache_ram_two_way_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cache_ram_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cache_ram_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="cache_system.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="cache_system.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="cache_system.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="cache_system.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="cache_system.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cache_system.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="cache_system.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="cache_system.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="cache_system.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cache_system_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cache_system_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cache_system_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cache_system_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cache_system_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cache_system_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="cache_system_two_way.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="cache_system_two_way.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="cache_system_two_way.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="cache_system_two_way.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cache_system_two_way.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="cache_system_two_way.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="cache_system_two_way.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="cache_system_two_way.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="cache_system_two_way.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="cache_system_two_way.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cache_system_two_way_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cache_system_two_way_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="cache_system_two_way_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cache_system_two_way_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cache_system_two_way_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cache_system_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cache_system_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="simple_ram.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="simple_ram.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="simple_ram.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="simple_ram.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="simple_ram.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="simple_ram.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="simple_ram.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="simple_ram.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="simple_ram.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="simple_ram.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="simple_ram_envsettings.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="simple_ram_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="simple_ram_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="simple_ram_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="simple_ram_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="simple_ram_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="simple_ram_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1476099574" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1476099574">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476104285" xil_pn:in_ck="3008915987592435675" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1476104285">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="cache_controller_frog.vhd"/>
      <outfile xil_pn:name="cache_controller_tb.vhd"/>
      <outfile xil_pn:name="cache_ram.vhd"/>
      <outfile xil_pn:name="cache_ram_tb.vhd"/>
      <outfile xil_pn:name="cache_ram_two_way.vhd"/>
      <outfile xil_pn:name="cache_ram_two_way_tb.vhd"/>
      <outfile xil_pn:name="cache_system.vhd"/>
      <outfile xil_pn:name="cache_system_tb.vhd"/>
      <outfile xil_pn:name="cache_system_two_way.vhd"/>
      <outfile xil_pn:name="cache_system_two_way_tb.vhd"/>
      <outfile xil_pn:name="simple_ram.vhd"/>
      <outfile xil_pn:name="simple_ram_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1476104240" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5618771094972602688" xil_pn:start_ts="1476104240">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476104285" xil_pn:in_ck="3008915987592435675" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1476104285">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="cache_controller_frog.vhd"/>
      <outfile xil_pn:name="cache_controller_tb.vhd"/>
      <outfile xil_pn:name="cache_ram.vhd"/>
      <outfile xil_pn:name="cache_ram_tb.vhd"/>
      <outfile xil_pn:name="cache_ram_two_way.vhd"/>
      <outfile xil_pn:name="cache_ram_two_way_tb.vhd"/>
      <outfile xil_pn:name="cache_system.vhd"/>
      <outfile xil_pn:name="cache_system_tb.vhd"/>
      <outfile xil_pn:name="cache_system_two_way.vhd"/>
      <outfile xil_pn:name="cache_system_two_way_tb.vhd"/>
      <outfile xil_pn:name="simple_ram.vhd"/>
      <outfile xil_pn:name="simple_ram_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1476104292" xil_pn:in_ck="3008915987592435675" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4107519222671187298" xil_pn:start_ts="1476104285">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="cache_system_two_way_tb_beh.prj"/>
      <outfile xil_pn:name="cache_system_two_way_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1476104293" xil_pn:in_ck="8828384327062100436" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7537987239759714207" xil_pn:start_ts="1476104292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="cache_system_two_way_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1476059911" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1476059911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476101676" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6884603218582424408" xil_pn:start_ts="1476101676">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476102048" xil_pn:in_ck="9188353742596801749" xil_pn:name="TRANEXT_xstsynthesize_xc9500xl" xil_pn:prop_ck="-2418780025701186216" xil_pn:start_ts="1476101929">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="cache_controller_frog.ngr"/>
      <outfile xil_pn:name="cache_system_two_way.lso"/>
      <outfile xil_pn:name="cache_system_two_way.ngc"/>
      <outfile xil_pn:name="cache_system_two_way.ngr"/>
      <outfile xil_pn:name="cache_system_two_way.prj"/>
      <outfile xil_pn:name="cache_system_two_way.stx"/>
      <outfile xil_pn:name="cache_system_two_way.syr"/>
      <outfile xil_pn:name="cache_system_two_way.xst"/>
      <outfile xil_pn:name="cache_system_two_way_vhdl.prj"/>
      <outfile xil_pn:name="cache_system_two_way_xst.xrpt"/>
      <outfile xil_pn:name="simple_ram.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1476059040" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="7302432404419738384" xil_pn:start_ts="1476059040">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
