// Seed: 3817350969
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1'b0;
  wire id_5 = id_5;
  assign module_1.type_1 = 0;
  wire id_6;
  wire id_7;
  assign id_1 = 1 & 1;
  wire id_8 = 1;
  wire id_9;
endmodule
module module_1 (
    output wire  id_0,
    output logic id_1,
    output logic id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  reg  id_5;
  wire id_6;
  initial begin : LABEL_0
    id_2 <= id_5;
    id_1 <= id_5#(.id_6(1), .id_4(1'b0)) == 1;
  end
endmodule
