Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Oct  6 15:05:48 2025
| Host         : sensnuc6 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file litex_m2sdr_m2_pcie_x1_timing.rpt
| Design       : litex_m2sdr_m2_pcie_x1
| Device       : 7a200t-sbg484
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (2)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (20)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (2)
---------------------------------
 There are 2 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There is 1 pin that is not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.144       -0.278                      2                28163        0.005        0.000                      0                28163       -0.031       -0.031                       1                  9489  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
clk100                       {0.000 5.000}        10.000          100.000         
  basesoc_crg_clkout0        {0.000 4.000}        8.000           125.000         
  basesoc_crg_clkout1        {0.000 50.000}       100.000         10.000          
  crg_pll_fb                 {0.000 5.000}        10.000          100.000         
dna_clk                      {0.000 8.000}        16.000          62.500          
icap_clk                     {0.000 64.000}       128.000         7.812           
jtag_clk                     {0.000 25.000}       50.000          20.000          
pcie_x1_m2_clk_p             {0.000 5.000}        10.000          100.000         
rfic_clk                     {0.000 2.034}        4.069           245.761         
si5351_clk0                  {0.000 13.021}       26.041          38.401          
si5351_clk1                  {0.000 5.000}        10.000          100.000         
txoutclk_x0y0                {0.000 5.000}        10.000          100.000         
  basesoc_s7pciephy_clkout0  {0.000 4.000}        8.000           125.000         
  basesoc_s7pciephy_clkout1  {0.000 2.000}        4.000           250.000         
  basesoc_s7pciephy_clkout2  {0.000 4.000}        8.000           125.000         
  basesoc_s7pciephy_clkout3  {0.000 4.000}        8.000           125.000         
  s7pciephy_mmcm_fb          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                             8.355        0.000                      0                    7        0.628        0.000                      0                    7        3.000        0.000                       0                    10  
  basesoc_crg_clkout0              0.656        0.000                      0                22441        0.072        0.000                      0                22441        2.950        0.000                       0                  6921  
  basesoc_crg_clkout1                                                                                                                                                         60.000        0.000                       0                     3  
  crg_pll_fb                                                                                                                                                                   8.751        0.000                       0                     2  
dna_clk                            9.292        0.000                      0                  127        0.357        0.000                      0                  127        6.000        0.000                       0                    64  
icap_clk                         121.480        0.000                      0                  109        0.249        0.000                      0                  109       63.500        0.000                       0                    40  
jtag_clk                           0.503        0.000                      0                  118        0.404        0.000                      0                  118       23.950        0.000                       0                    65  
pcie_x1_m2_clk_p                                                                                                                                                               8.485        0.000                       0                     2  
rfic_clk                           0.375        0.000                      0                 1094        0.119        0.000                      0                 1094        0.984        0.000                       0                   452  
si5351_clk0                        0.463        0.000                      0                  322        0.682        0.000                      0                  322       12.520        0.000                       0                   133  
si5351_clk1                       -0.134       -0.134                      1                  976        0.582        0.000                      0                  976        4.500        0.000                       0                   748  
txoutclk_x0y0                                                                                                                                                                  3.000        0.000                       0                     3  
  basesoc_s7pciephy_clkout0        1.730        0.000                      0                  821        0.089        0.000                      0                  821       -0.031       -0.031                       1                   397  
  basesoc_s7pciephy_clkout1       -0.144       -0.144                      1                  682        0.089        0.000                      0                  682       -0.031       -0.031                       1                   336  
  basesoc_s7pciephy_clkout2        4.854        0.000                      0                  466        0.005        0.000                      0                  466        0.033        0.000                       0                    19  
  basesoc_s7pciephy_clkout3        1.402        0.000                      0                 1679        0.077        0.000                      0                 1679        3.500        0.000                       0                   625  
  s7pciephy_mmcm_fb                                                                                                                                                            8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 ----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**          basesoc_s7pciephy_clkout3  basesoc_s7pciephy_clkout3        6.363        0.000                      0                    2        0.636        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.628ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.355ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.341ns (21.644%)  route 1.235ns (78.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.689ns = ( 16.689 - 10.000 ) 
    Source Clock Delay      (SCD):    7.363ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.713     5.194    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.097     5.291 r  clk100_inst/O
                         net (fo=9, routed)           2.072     7.363    basesoc_crg_clkin
    SLICE_X55Y143        FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y143        FDCE (Prop_fdce_C_Q)         0.341     7.704 r  FDCE_6/Q
                         net (fo=1, routed)           1.235     8.939    crg_reset6
    SLICE_X55Y143        FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.556    14.857    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.078    14.935 r  clk100_inst/O
                         net (fo=9, routed)           1.754    16.689    basesoc_crg_clkin
    SLICE_X55Y143        FDCE                                         r  FDCE_7/C
                         clock pessimism              0.674    17.363    
                         clock uncertainty           -0.035    17.328    
    SLICE_X55Y143        FDCE (Setup_fdce_C_D)       -0.034    17.294    FDCE_7
  -------------------------------------------------------------------
                         required time                         17.294    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                  8.355    

Slack (MET) :             8.384ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.341ns (24.421%)  route 1.055ns (75.579%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.689ns = ( 16.689 - 10.000 ) 
    Source Clock Delay      (SCD):    7.471ns
    Clock Pessimism Removal (CPR):    0.636ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.713     5.194    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.097     5.291 r  clk100_inst/O
                         net (fo=9, routed)           2.180     7.471    basesoc_crg_clkin
    SLICE_X55Y141        FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y141        FDCE (Prop_fdce_C_Q)         0.341     7.812 r  FDCE_4/Q
                         net (fo=1, routed)           1.055     8.867    crg_reset4
    SLICE_X55Y143        FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.556    14.857    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.078    14.935 r  clk100_inst/O
                         net (fo=9, routed)           1.754    16.689    basesoc_crg_clkin
    SLICE_X55Y143        FDCE                                         r  FDCE_5/C
                         clock pessimism              0.636    17.325    
                         clock uncertainty           -0.035    17.290    
    SLICE_X55Y143        FDCE (Setup_fdce_C_D)       -0.039    17.251    FDCE_5
  -------------------------------------------------------------------
                         required time                         17.251    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                  8.384    

Slack (MET) :             8.395ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.341ns (22.203%)  route 1.195ns (77.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.778ns = ( 16.778 - 10.000 ) 
    Source Clock Delay      (SCD):    7.471ns
    Clock Pessimism Removal (CPR):    0.692ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.713     5.194    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.097     5.291 r  clk100_inst/O
                         net (fo=9, routed)           2.180     7.471    basesoc_crg_clkin
    SLICE_X55Y141        FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y141        FDCE (Prop_fdce_C_Q)         0.341     7.812 r  FDCE_2/Q
                         net (fo=1, routed)           1.195     9.006    crg_reset2
    SLICE_X55Y141        FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.556    14.857    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.078    14.935 r  clk100_inst/O
                         net (fo=9, routed)           1.844    16.778    basesoc_crg_clkin
    SLICE_X55Y141        FDCE                                         r  FDCE_3/C
                         clock pessimism              0.692    17.471    
                         clock uncertainty           -0.035    17.435    
    SLICE_X55Y141        FDCE (Setup_fdce_C_D)       -0.034    17.401    FDCE_3
  -------------------------------------------------------------------
                         required time                         17.401    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  8.395    

Slack (MET) :             8.405ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.341ns (22.239%)  route 1.192ns (77.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.778ns = ( 16.778 - 10.000 ) 
    Source Clock Delay      (SCD):    7.471ns
    Clock Pessimism Removal (CPR):    0.692ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.713     5.194    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.097     5.291 r  clk100_inst/O
                         net (fo=9, routed)           2.180     7.471    basesoc_crg_clkin
    SLICE_X55Y141        FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y141        FDCE (Prop_fdce_C_Q)         0.341     7.812 r  FDCE/Q
                         net (fo=1, routed)           1.192     9.004    crg_reset0
    SLICE_X55Y141        FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.556    14.857    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.078    14.935 r  clk100_inst/O
                         net (fo=9, routed)           1.844    16.778    basesoc_crg_clkin
    SLICE_X55Y141        FDCE                                         r  FDCE_1/C
                         clock pessimism              0.692    17.471    
                         clock uncertainty           -0.035    17.435    
    SLICE_X55Y141        FDCE (Setup_fdce_C_D)       -0.026    17.409    FDCE_1
  -------------------------------------------------------------------
                         required time                         17.409    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  8.405    

Slack (MET) :             8.412ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.341ns (22.684%)  route 1.162ns (77.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.689ns = ( 16.689 - 10.000 ) 
    Source Clock Delay      (SCD):    7.363ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.713     5.194    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.097     5.291 r  clk100_inst/O
                         net (fo=9, routed)           2.072     7.363    basesoc_crg_clkin
    SLICE_X55Y143        FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y143        FDCE (Prop_fdce_C_Q)         0.341     7.704 r  FDCE_5/Q
                         net (fo=1, routed)           1.162     8.866    crg_reset5
    SLICE_X55Y143        FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.556    14.857    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.078    14.935 r  clk100_inst/O
                         net (fo=9, routed)           1.754    16.689    basesoc_crg_clkin
    SLICE_X55Y143        FDCE                                         r  FDCE_6/C
                         clock pessimism              0.674    17.363    
                         clock uncertainty           -0.035    17.328    
    SLICE_X55Y143        FDCE (Setup_fdce_C_D)       -0.049    17.279    FDCE_6
  -------------------------------------------------------------------
                         required time                         17.279    
                         arrival time                          -8.866    
  -------------------------------------------------------------------
                         slack                                  8.412    

Slack (MET) :             8.446ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.313ns (23.159%)  route 1.039ns (76.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.778ns = ( 16.778 - 10.000 ) 
    Source Clock Delay      (SCD):    7.471ns
    Clock Pessimism Removal (CPR):    0.692ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.713     5.194    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.097     5.291 r  clk100_inst/O
                         net (fo=9, routed)           2.180     7.471    basesoc_crg_clkin
    SLICE_X55Y141        FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y141        FDCE (Prop_fdce_C_Q)         0.313     7.784 r  FDCE_1/Q
                         net (fo=1, routed)           1.039     8.822    crg_reset1
    SLICE_X55Y141        FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.556    14.857    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.078    14.935 r  clk100_inst/O
                         net (fo=9, routed)           1.844    16.778    basesoc_crg_clkin
    SLICE_X55Y141        FDCE                                         r  FDCE_2/C
                         clock pessimism              0.692    17.471    
                         clock uncertainty           -0.035    17.435    
    SLICE_X55Y141        FDCE (Setup_fdce_C_D)       -0.167    17.268    FDCE_2
  -------------------------------------------------------------------
                         required time                         17.268    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                  8.446    

Slack (MET) :             8.473ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.341ns (23.322%)  route 1.121ns (76.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.778ns = ( 16.778 - 10.000 ) 
    Source Clock Delay      (SCD):    7.471ns
    Clock Pessimism Removal (CPR):    0.692ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.713     5.194    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.097     5.291 r  clk100_inst/O
                         net (fo=9, routed)           2.180     7.471    basesoc_crg_clkin
    SLICE_X55Y141        FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y141        FDCE (Prop_fdce_C_Q)         0.341     7.812 r  FDCE_3/Q
                         net (fo=1, routed)           1.121     8.933    crg_reset3
    SLICE_X55Y141        FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.556    14.857    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.078    14.935 r  clk100_inst/O
                         net (fo=9, routed)           1.844    16.778    basesoc_crg_clkin
    SLICE_X55Y141        FDCE                                         r  FDCE_4/C
                         clock pessimism              0.692    17.471    
                         clock uncertainty           -0.035    17.435    
    SLICE_X55Y141        FDCE (Setup_fdce_C_D)       -0.030    17.405    FDCE_4
  -------------------------------------------------------------------
                         required time                         17.405    
                         arrival time                          -8.933    
  -------------------------------------------------------------------
                         slack                                  8.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.141ns (21.354%)  route 0.519ns (78.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.968ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.755ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.993    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.045     2.038 r  clk100_inst/O
                         net (fo=9, routed)           1.213     3.250    basesoc_crg_clkin
    SLICE_X55Y141        FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y141        FDCE (Prop_fdce_C_Q)         0.141     3.391 r  FDCE_4/Q
                         net (fo=1, routed)           0.519     3.911    crg_reset4
    SLICE_X55Y143        FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.097     2.567    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.056     2.623 r  clk100_inst/O
                         net (fo=9, routed)           1.344     3.968    basesoc_crg_clkin
    SLICE_X55Y143        FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.755     3.213    
    SLICE_X55Y143        FDCE (Hold_fdce_C_D)         0.070     3.283    FDCE_5
  -------------------------------------------------------------------
                         required time                         -3.283    
                         arrival time                           3.911    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.141ns (19.725%)  route 0.574ns (80.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.036ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.786ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.993    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.045     2.038 r  clk100_inst/O
                         net (fo=9, routed)           1.213     3.250    basesoc_crg_clkin
    SLICE_X55Y141        FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y141        FDCE (Prop_fdce_C_Q)         0.141     3.391 r  FDCE_2/Q
                         net (fo=1, routed)           0.574     3.965    crg_reset2
    SLICE_X55Y141        FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.097     2.567    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.056     2.623 r  clk100_inst/O
                         net (fo=9, routed)           1.413     4.036    basesoc_crg_clkin
    SLICE_X55Y141        FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.786     3.250    
    SLICE_X55Y141        FDCE (Hold_fdce_C_D)         0.070     3.320    FDCE_3
  -------------------------------------------------------------------
                         required time                         -3.320    
                         arrival time                           3.965    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.141ns (19.662%)  route 0.576ns (80.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.036ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.786ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.993    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.045     2.038 r  clk100_inst/O
                         net (fo=9, routed)           1.213     3.250    basesoc_crg_clkin
    SLICE_X55Y141        FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y141        FDCE (Prop_fdce_C_Q)         0.141     3.391 r  FDCE_3/Q
                         net (fo=1, routed)           0.576     3.967    crg_reset3
    SLICE_X55Y141        FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.097     2.567    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.056     2.623 r  clk100_inst/O
                         net (fo=9, routed)           1.413     4.036    basesoc_crg_clkin
    SLICE_X55Y141        FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.786     3.250    
    SLICE_X55Y141        FDCE (Hold_fdce_C_D)         0.072     3.322    FDCE_4
  -------------------------------------------------------------------
                         required time                         -3.322    
                         arrival time                           3.967    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.128ns (19.437%)  route 0.531ns (80.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.036ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.786ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.993    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.045     2.038 r  clk100_inst/O
                         net (fo=9, routed)           1.213     3.250    basesoc_crg_clkin
    SLICE_X55Y141        FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y141        FDCE (Prop_fdce_C_Q)         0.128     3.378 r  FDCE_1/Q
                         net (fo=1, routed)           0.531     3.909    crg_reset1
    SLICE_X55Y141        FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.097     2.567    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.056     2.623 r  clk100_inst/O
                         net (fo=9, routed)           1.413     4.036    basesoc_crg_clkin
    SLICE_X55Y141        FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.786     3.250    
    SLICE_X55Y141        FDCE (Hold_fdce_C_D)         0.012     3.262    FDCE_2
  -------------------------------------------------------------------
                         required time                         -3.262    
                         arrival time                           3.909    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.141ns (19.229%)  route 0.592ns (80.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.968ns
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.776ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.993    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.045     2.038 r  clk100_inst/O
                         net (fo=9, routed)           1.154     3.192    basesoc_crg_clkin
    SLICE_X55Y143        FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y143        FDCE (Prop_fdce_C_Q)         0.141     3.333 r  FDCE_5/Q
                         net (fo=1, routed)           0.592     3.925    crg_reset5
    SLICE_X55Y143        FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.097     2.567    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.056     2.623 r  clk100_inst/O
                         net (fo=9, routed)           1.344     3.968    basesoc_crg_clkin
    SLICE_X55Y143        FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.776     3.192    
    SLICE_X55Y143        FDCE (Hold_fdce_C_D)         0.066     3.258    FDCE_6
  -------------------------------------------------------------------
                         required time                         -3.258    
                         arrival time                           3.925    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.141ns (18.969%)  route 0.602ns (81.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.036ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.786ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.993    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.045     2.038 r  clk100_inst/O
                         net (fo=9, routed)           1.213     3.250    basesoc_crg_clkin
    SLICE_X55Y141        FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y141        FDCE (Prop_fdce_C_Q)         0.141     3.391 r  FDCE/Q
                         net (fo=1, routed)           0.602     3.994    crg_reset0
    SLICE_X55Y141        FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.097     2.567    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.056     2.623 r  clk100_inst/O
                         net (fo=9, routed)           1.413     4.036    basesoc_crg_clkin
    SLICE_X55Y141        FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.786     3.250    
    SLICE_X55Y141        FDCE (Hold_fdce_C_D)         0.075     3.325    FDCE_1
  -------------------------------------------------------------------
                         required time                         -3.325    
                         arrival time                           3.994    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.065%)  route 0.640ns (81.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.968ns
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.776ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.993    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.045     2.038 r  clk100_inst/O
                         net (fo=9, routed)           1.154     3.192    basesoc_crg_clkin
    SLICE_X55Y143        FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y143        FDCE (Prop_fdce_C_Q)         0.141     3.333 r  FDCE_6/Q
                         net (fo=1, routed)           0.640     3.972    crg_reset6
    SLICE_X55Y143        FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.097     2.567    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.056     2.623 r  clk100_inst/O
                         net (fo=9, routed)           1.344     3.968    basesoc_crg_clkin
    SLICE_X55Y143        FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.776     3.192    
    SLICE_X55Y143        FDCE (Hold_fdce_C_D)         0.070     3.262    FDCE_7
  -------------------------------------------------------------------
                         required time                         -3.262    
                         arrival time                           3.972    
  -------------------------------------------------------------------
                         slack                                  0.711    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            1.592         10.000      8.408      BUFGCTRL_X0Y30  clk100_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X55Y141   FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X55Y141   FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X55Y141   FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X55Y141   FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X55Y141   FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X55Y143   FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X55Y143   FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X55Y143   FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y4  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X55Y141   FDCE/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X55Y141   FDCE/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X55Y141   FDCE_1/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X55Y141   FDCE_1/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X55Y141   FDCE_2/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X55Y141   FDCE_2/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X55Y141   FDCE_3/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X55Y141   FDCE_3/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X55Y141   FDCE/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X55Y141   FDCE/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X55Y141   FDCE_1/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X55Y141   FDCE_1/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X55Y141   FDCE_2/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X55Y141   FDCE_2/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X55Y141   FDCE_3/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X55Y141   FDCE_3/C



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_crg_clkout0
  To Clock:  basesoc_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 basesoc_basesoc_buffering_syncfifo1_readable_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_14_dat1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 2.614ns (37.257%)  route 4.402ns (62.743%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT3=1 LUT4=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.089ns = ( 17.089 - 8.000 ) 
    Source Clock Delay      (SCD):    9.816ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.713     5.194    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.097     5.291 r  clk100_inst/O
                         net (fo=9, routed)           1.260     6.551    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.620 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.476    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.552 r  BUFG/O
                         net (fo=6919, routed)        1.263     9.816    sys_clk
    SLICE_X76Y140        FDRE                                         r  basesoc_basesoc_buffering_syncfifo1_readable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y140        FDRE (Prop_fdre_C_Q)         0.393    10.209 r  basesoc_basesoc_buffering_syncfifo1_readable_reg/Q
                         net (fo=5, routed)           0.315    10.524    basesoc_basesoc_buffering_syncfifo1_readable
    SLICE_X76Y141        LUT2 (Prop_lut2_I1_O)        0.097    10.621 r  basesoc_basesoc_buffering_writer_fifo_level_max[3]_i_2/O
                         net (fo=1, routed)           0.000    10.621    basesoc_basesoc_buffering_writer_fifo_level_max[3]_i_2_n_0
    SLICE_X76Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    11.000 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1_n_0
    SLICE_X76Y142        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.193    11.193 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1/O[2]
                         net (fo=6, routed)           0.676    11.869    basesoc_basesoc_buffering_syncfifo1_level1[6]
    SLICE_X75Y144        LUT4 (Prop_lut4_I3_O)        0.217    12.086 r  storage_12_reg_0_i_64/O
                         net (fo=1, routed)           0.000    12.086    storage_12_reg_0_i_64_n_0
    SLICE_X75Y144        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    12.385 r  storage_12_reg_0_i_51/CO[3]
                         net (fo=1, routed)           0.000    12.385    storage_12_reg_0_i_51_n_0
    SLICE_X75Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.474 r  storage_12_reg_0_i_45/CO[3]
                         net (fo=1, routed)           0.000    12.474    storage_12_reg_0_i_45_n_0
    SLICE_X75Y146        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    12.647 r  storage_12_reg_0_i_41/CO[2]
                         net (fo=2, routed)           0.496    13.142    basesoc_basesoc_buffering_syncfifo1_sink_valid1
    SLICE_X76Y138        LUT6 (Prop_lut6_I2_O)        0.237    13.379 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_4/O
                         net (fo=1, routed)           0.198    13.578    basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_4_n_0
    SLICE_X77Y137        LUT6 (Prop_lut6_I5_O)        0.097    13.675 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_1/O
                         net (fo=72, routed)          0.765    14.440    basesoc_ad9361_rx_buffer_sink_sink_ready
    SLICE_X94Y137        LUT4 (Prop_lut4_I3_O)        0.097    14.537 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2/O
                         net (fo=9, routed)           0.463    15.000    basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2_n_0
    SLICE_X100Y135       LUT3 (Prop_lut3_I1_O)        0.103    15.103 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[1]_i_1/O
                         net (fo=67, routed)          0.997    16.099    storage_14_reg_0_3_6_11/ADDRB1
    SLICE_X104Y132       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.240    16.339 r  storage_14_reg_0_3_6_11/RAMB/O
                         net (fo=1, routed)           0.493    16.832    storage_14_dat10[8]
    SLICE_X105Y132       FDRE                                         r  storage_14_dat1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.556    12.857    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.078    12.935 r  clk100_inst/O
                         net (fo=9, routed)           1.070    14.005    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.070 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.837    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.909 r  BUFG/O
                         net (fo=6919, routed)        1.180    17.089    sys_clk
    SLICE_X105Y132       FDRE                                         r  storage_14_dat1_reg[8]/C
                         clock pessimism              0.649    17.738    
                         clock uncertainty           -0.071    17.667    
    SLICE_X105Y132       FDRE (Setup_fdre_C_D)       -0.179    17.488    storage_14_dat1_reg[8]
  -------------------------------------------------------------------
                         required time                         17.488    
                         arrival time                         -16.832    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_time_gen_write_time_storage_reg[40]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.613ns  (logic 0.361ns (5.459%)  route 6.252ns (94.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.044ns = ( 17.044 - 8.000 ) 
    Source Clock Delay      (SCD):    9.873ns
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.713     5.194    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.097     5.291 r  clk100_inst/O
                         net (fo=9, routed)           1.260     6.551    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.620 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.476    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.552 r  BUFG/O
                         net (fo=6919, routed)        1.321     9.873    sys_clk
    SLICE_X36Y186        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y186        FDPE (Prop_fdpe_C_Q)         0.361    10.234 r  FDPE_1/Q
                         net (fo=2103, routed)        6.252    16.486    basesoc_ad9361_rx_cdc_cd_rst
    SLICE_X84Y154        FDRE                                         r  basesoc_time_gen_write_time_storage_reg[40]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.556    12.857    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.078    12.935 r  clk100_inst/O
                         net (fo=9, routed)           1.070    14.005    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.070 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.837    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.909 r  BUFG/O
                         net (fo=6919, routed)        1.134    17.044    sys_clk
    SLICE_X84Y154        FDRE                                         r  basesoc_time_gen_write_time_storage_reg[40]/C
                         clock pessimism              0.648    17.692    
                         clock uncertainty           -0.071    17.621    
    SLICE_X84Y154        FDRE (Setup_fdre_C_R)       -0.475    17.146    basesoc_time_gen_write_time_storage_reg[40]
  -------------------------------------------------------------------
                         required time                         17.146    
                         arrival time                         -16.486    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_ad9361rfic_agc_count_rx2_high_control_storage_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.621ns  (logic 0.361ns (5.452%)  route 6.260ns (94.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.081ns = ( 17.081 - 8.000 ) 
    Source Clock Delay      (SCD):    9.873ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.713     5.194    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.097     5.291 r  clk100_inst/O
                         net (fo=9, routed)           1.260     6.551    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.620 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.476    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.552 r  BUFG/O
                         net (fo=6919, routed)        1.321     9.873    sys_clk
    SLICE_X36Y186        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y186        FDPE (Prop_fdpe_C_Q)         0.361    10.234 r  FDPE_1/Q
                         net (fo=2103, routed)        6.260    16.495    basesoc_ad9361_rx_cdc_cd_rst
    SLICE_X92Y139        FDRE                                         r  basesoc_ad9361rfic_agc_count_rx2_high_control_storage_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.556    12.857    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.078    12.935 r  clk100_inst/O
                         net (fo=9, routed)           1.070    14.005    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.070 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.837    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.909 r  BUFG/O
                         net (fo=6919, routed)        1.172    17.081    sys_clk
    SLICE_X92Y139        FDRE                                         r  basesoc_ad9361rfic_agc_count_rx2_high_control_storage_reg[12]/C
                         clock pessimism              0.643    17.724    
                         clock uncertainty           -0.071    17.653    
    SLICE_X92Y139        FDRE (Setup_fdre_C_R)       -0.475    17.178    basesoc_ad9361rfic_agc_count_rx2_high_control_storage_reg[12]
  -------------------------------------------------------------------
                         required time                         17.178    
                         arrival time                         -16.495    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_ad9361rfic_agc_count_rx2_high_control_storage_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.621ns  (logic 0.361ns (5.452%)  route 6.260ns (94.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.081ns = ( 17.081 - 8.000 ) 
    Source Clock Delay      (SCD):    9.873ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.713     5.194    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.097     5.291 r  clk100_inst/O
                         net (fo=9, routed)           1.260     6.551    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.620 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.476    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.552 r  BUFG/O
                         net (fo=6919, routed)        1.321     9.873    sys_clk
    SLICE_X36Y186        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y186        FDPE (Prop_fdpe_C_Q)         0.361    10.234 r  FDPE_1/Q
                         net (fo=2103, routed)        6.260    16.495    basesoc_ad9361_rx_cdc_cd_rst
    SLICE_X92Y139        FDRE                                         r  basesoc_ad9361rfic_agc_count_rx2_high_control_storage_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.556    12.857    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.078    12.935 r  clk100_inst/O
                         net (fo=9, routed)           1.070    14.005    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.070 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.837    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.909 r  BUFG/O
                         net (fo=6919, routed)        1.172    17.081    sys_clk
    SLICE_X92Y139        FDRE                                         r  basesoc_ad9361rfic_agc_count_rx2_high_control_storage_reg[13]/C
                         clock pessimism              0.643    17.724    
                         clock uncertainty           -0.071    17.653    
    SLICE_X92Y139        FDRE (Setup_fdre_C_R)       -0.475    17.178    basesoc_ad9361rfic_agc_count_rx2_high_control_storage_reg[13]
  -------------------------------------------------------------------
                         required time                         17.178    
                         arrival time                         -16.495    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_time_gen_time_adjustment_storage_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.627ns  (logic 0.361ns (5.447%)  route 6.266ns (94.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.044ns = ( 17.044 - 8.000 ) 
    Source Clock Delay      (SCD):    9.873ns
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.713     5.194    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.097     5.291 r  clk100_inst/O
                         net (fo=9, routed)           1.260     6.551    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.620 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.476    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.552 r  BUFG/O
                         net (fo=6919, routed)        1.321     9.873    sys_clk
    SLICE_X36Y186        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y186        FDPE (Prop_fdpe_C_Q)         0.361    10.234 r  FDPE_1/Q
                         net (fo=2103, routed)        6.266    16.501    basesoc_ad9361_rx_cdc_cd_rst
    SLICE_X86Y151        FDRE                                         r  basesoc_time_gen_time_adjustment_storage_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.556    12.857    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.078    12.935 r  clk100_inst/O
                         net (fo=9, routed)           1.070    14.005    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.070 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.837    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.909 r  BUFG/O
                         net (fo=6919, routed)        1.134    17.044    sys_clk
    SLICE_X86Y151        FDRE                                         r  basesoc_time_gen_time_adjustment_storage_reg[14]/C
                         clock pessimism              0.648    17.692    
                         clock uncertainty           -0.071    17.621    
    SLICE_X86Y151        FDRE (Setup_fdre_C_R)       -0.416    17.205    basesoc_time_gen_time_adjustment_storage_reg[14]
  -------------------------------------------------------------------
                         required time                         17.205    
                         arrival time                         -16.501    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_time_gen_time_adjustment_storage_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.627ns  (logic 0.361ns (5.447%)  route 6.266ns (94.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.044ns = ( 17.044 - 8.000 ) 
    Source Clock Delay      (SCD):    9.873ns
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.713     5.194    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.097     5.291 r  clk100_inst/O
                         net (fo=9, routed)           1.260     6.551    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.620 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.476    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.552 r  BUFG/O
                         net (fo=6919, routed)        1.321     9.873    sys_clk
    SLICE_X36Y186        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y186        FDPE (Prop_fdpe_C_Q)         0.361    10.234 r  FDPE_1/Q
                         net (fo=2103, routed)        6.266    16.501    basesoc_ad9361_rx_cdc_cd_rst
    SLICE_X86Y151        FDRE                                         r  basesoc_time_gen_time_adjustment_storage_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.556    12.857    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.078    12.935 r  clk100_inst/O
                         net (fo=9, routed)           1.070    14.005    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.070 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.837    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.909 r  BUFG/O
                         net (fo=6919, routed)        1.134    17.044    sys_clk
    SLICE_X86Y151        FDRE                                         r  basesoc_time_gen_time_adjustment_storage_reg[19]/C
                         clock pessimism              0.648    17.692    
                         clock uncertainty           -0.071    17.621    
    SLICE_X86Y151        FDRE (Setup_fdre_C_R)       -0.416    17.205    basesoc_time_gen_time_adjustment_storage_reg[19]
  -------------------------------------------------------------------
                         required time                         17.205    
                         arrival time                         -16.501    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 basesoc_basesoc_buffering_syncfifo1_readable_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_14_dat1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.941ns  (logic 2.616ns (37.687%)  route 4.325ns (62.313%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT3=1 LUT4=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.090ns = ( 17.090 - 8.000 ) 
    Source Clock Delay      (SCD):    9.816ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.713     5.194    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.097     5.291 r  clk100_inst/O
                         net (fo=9, routed)           1.260     6.551    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.620 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.476    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.552 r  BUFG/O
                         net (fo=6919, routed)        1.263     9.816    sys_clk
    SLICE_X76Y140        FDRE                                         r  basesoc_basesoc_buffering_syncfifo1_readable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y140        FDRE (Prop_fdre_C_Q)         0.393    10.209 r  basesoc_basesoc_buffering_syncfifo1_readable_reg/Q
                         net (fo=5, routed)           0.315    10.524    basesoc_basesoc_buffering_syncfifo1_readable
    SLICE_X76Y141        LUT2 (Prop_lut2_I1_O)        0.097    10.621 r  basesoc_basesoc_buffering_writer_fifo_level_max[3]_i_2/O
                         net (fo=1, routed)           0.000    10.621    basesoc_basesoc_buffering_writer_fifo_level_max[3]_i_2_n_0
    SLICE_X76Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    11.000 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1_n_0
    SLICE_X76Y142        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.193    11.193 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1/O[2]
                         net (fo=6, routed)           0.676    11.869    basesoc_basesoc_buffering_syncfifo1_level1[6]
    SLICE_X75Y144        LUT4 (Prop_lut4_I3_O)        0.217    12.086 r  storage_12_reg_0_i_64/O
                         net (fo=1, routed)           0.000    12.086    storage_12_reg_0_i_64_n_0
    SLICE_X75Y144        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    12.385 r  storage_12_reg_0_i_51/CO[3]
                         net (fo=1, routed)           0.000    12.385    storage_12_reg_0_i_51_n_0
    SLICE_X75Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.474 r  storage_12_reg_0_i_45/CO[3]
                         net (fo=1, routed)           0.000    12.474    storage_12_reg_0_i_45_n_0
    SLICE_X75Y146        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    12.647 r  storage_12_reg_0_i_41/CO[2]
                         net (fo=2, routed)           0.496    13.142    basesoc_basesoc_buffering_syncfifo1_sink_valid1
    SLICE_X76Y138        LUT6 (Prop_lut6_I2_O)        0.237    13.379 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_4/O
                         net (fo=1, routed)           0.198    13.578    basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_4_n_0
    SLICE_X77Y137        LUT6 (Prop_lut6_I5_O)        0.097    13.675 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_1/O
                         net (fo=72, routed)          0.765    14.440    basesoc_ad9361_rx_buffer_sink_sink_ready
    SLICE_X94Y137        LUT4 (Prop_lut4_I3_O)        0.097    14.537 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2/O
                         net (fo=9, routed)           0.463    15.000    basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2_n_0
    SLICE_X100Y135       LUT3 (Prop_lut3_I1_O)        0.103    15.103 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[1]_i_1/O
                         net (fo=67, routed)          1.009    16.112    storage_14_reg_0_3_18_23/ADDRA1
    SLICE_X104Y133       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.242    16.354 r  storage_14_reg_0_3_18_23/RAMA/O
                         net (fo=1, routed)           0.404    16.757    storage_14_dat10[18]
    SLICE_X105Y133       FDRE                                         r  storage_14_dat1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.556    12.857    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.078    12.935 r  clk100_inst/O
                         net (fo=9, routed)           1.070    14.005    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.070 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.837    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.909 r  BUFG/O
                         net (fo=6919, routed)        1.181    17.090    sys_clk
    SLICE_X105Y133       FDRE                                         r  storage_14_dat1_reg[18]/C
                         clock pessimism              0.649    17.739    
                         clock uncertainty           -0.071    17.668    
    SLICE_X105Y133       FDRE (Setup_fdre_C_D)       -0.204    17.464    storage_14_dat1_reg[18]
  -------------------------------------------------------------------
                         required time                         17.464    
                         arrival time                         -16.757    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_time_gen_time_adjustment_storage_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 0.361ns (5.450%)  route 6.263ns (94.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.044ns = ( 17.044 - 8.000 ) 
    Source Clock Delay      (SCD):    9.873ns
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.713     5.194    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.097     5.291 r  clk100_inst/O
                         net (fo=9, routed)           1.260     6.551    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.620 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.476    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.552 r  BUFG/O
                         net (fo=6919, routed)        1.321     9.873    sys_clk
    SLICE_X36Y186        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y186        FDPE (Prop_fdpe_C_Q)         0.361    10.234 r  FDPE_1/Q
                         net (fo=2103, routed)        6.263    16.497    basesoc_ad9361_rx_cdc_cd_rst
    SLICE_X87Y151        FDRE                                         r  basesoc_time_gen_time_adjustment_storage_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.556    12.857    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.078    12.935 r  clk100_inst/O
                         net (fo=9, routed)           1.070    14.005    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.070 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.837    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.909 r  BUFG/O
                         net (fo=6919, routed)        1.134    17.044    sys_clk
    SLICE_X87Y151        FDRE                                         r  basesoc_time_gen_time_adjustment_storage_reg[34]/C
                         clock pessimism              0.648    17.692    
                         clock uncertainty           -0.071    17.621    
    SLICE_X87Y151        FDRE (Setup_fdre_C_R)       -0.416    17.205    basesoc_time_gen_time_adjustment_storage_reg[34]
  -------------------------------------------------------------------
                         required time                         17.205    
                         arrival time                         -16.497    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_time_gen_time_adjustment_storage_reg[38]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 0.361ns (5.450%)  route 6.263ns (94.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.044ns = ( 17.044 - 8.000 ) 
    Source Clock Delay      (SCD):    9.873ns
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.713     5.194    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.097     5.291 r  clk100_inst/O
                         net (fo=9, routed)           1.260     6.551    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.620 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.476    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.552 r  BUFG/O
                         net (fo=6919, routed)        1.321     9.873    sys_clk
    SLICE_X36Y186        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y186        FDPE (Prop_fdpe_C_Q)         0.361    10.234 r  FDPE_1/Q
                         net (fo=2103, routed)        6.263    16.497    basesoc_ad9361_rx_cdc_cd_rst
    SLICE_X87Y151        FDRE                                         r  basesoc_time_gen_time_adjustment_storage_reg[38]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.556    12.857    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.078    12.935 r  clk100_inst/O
                         net (fo=9, routed)           1.070    14.005    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.070 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.837    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.909 r  BUFG/O
                         net (fo=6919, routed)        1.134    17.044    sys_clk
    SLICE_X87Y151        FDRE                                         r  basesoc_time_gen_time_adjustment_storage_reg[38]/C
                         clock pessimism              0.648    17.692    
                         clock uncertainty           -0.071    17.621    
    SLICE_X87Y151        FDRE (Setup_fdre_C_R)       -0.416    17.205    basesoc_time_gen_time_adjustment_storage_reg[38]
  -------------------------------------------------------------------
                         required time                         17.205    
                         arrival time                         -16.497    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_time_gen_time_adjustment_storage_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 0.361ns (5.450%)  route 6.263ns (94.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.044ns = ( 17.044 - 8.000 ) 
    Source Clock Delay      (SCD):    9.873ns
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.713     5.194    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.097     5.291 r  clk100_inst/O
                         net (fo=9, routed)           1.260     6.551    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.620 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.476    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.552 r  BUFG/O
                         net (fo=6919, routed)        1.321     9.873    sys_clk
    SLICE_X36Y186        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y186        FDPE (Prop_fdpe_C_Q)         0.361    10.234 r  FDPE_1/Q
                         net (fo=2103, routed)        6.263    16.497    basesoc_ad9361_rx_cdc_cd_rst
    SLICE_X87Y151        FDRE                                         r  basesoc_time_gen_time_adjustment_storage_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.556    12.857    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.078    12.935 r  clk100_inst/O
                         net (fo=9, routed)           1.070    14.005    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.070 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.837    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.909 r  BUFG/O
                         net (fo=6919, routed)        1.134    17.044    sys_clk
    SLICE_X87Y151        FDRE                                         r  basesoc_time_gen_time_adjustment_storage_reg[39]/C
                         clock pessimism              0.648    17.692    
                         clock uncertainty           -0.071    17.621    
    SLICE_X87Y151        FDRE (Setup_fdre_C_R)       -0.416    17.205    basesoc_time_gen_time_adjustment_storage_reg[39]
  -------------------------------------------------------------------
                         required time                         17.205    
                         arrival time                         -16.497    
  -------------------------------------------------------------------
                         slack                                  0.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 basesoc_ad9361_ad9361spimaster_mosi_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_ad9361_ad9361spimaster_mosi_shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.652%)  route 0.272ns (59.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.238ns
    Source Clock Delay      (SCD):    4.199ns
    Clock Pessimism Removal (CPR):    0.773ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.993    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.045     2.038 r  clk100_inst/O
                         net (fo=9, routed)           0.697     2.735    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.785 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.590    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.616 r  BUFG/O
                         net (fo=6919, routed)        0.583     4.199    sys_clk
    SLICE_X93Y147        FDRE                                         r  basesoc_ad9361_ad9361spimaster_mosi_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y147        FDRE (Prop_fdre_C_Q)         0.141     4.340 r  basesoc_ad9361_ad9361spimaster_mosi_storage_reg[1]/Q
                         net (fo=2, routed)           0.272     4.611    basesoc_ad9361_ad9361spimaster_mosi_storage[1]
    SLICE_X98Y152        LUT4 (Prop_lut4_I0_O)        0.045     4.656 r  basesoc_ad9361_ad9361spimaster_mosi_shift_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.656    basesoc_ad9361_ad9361spimaster_mosi_shift_reg[1]_i_1_n_0
    SLICE_X98Y152        FDRE                                         r  basesoc_ad9361_ad9361spimaster_mosi_shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.097     2.567    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.056     2.623 r  clk100_inst/O
                         net (fo=9, routed)           0.808     3.431    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.484 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.360    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.389 r  BUFG/O
                         net (fo=6919, routed)        0.849     5.238    sys_clk
    SLICE_X98Y152        FDRE                                         r  basesoc_ad9361_ad9361spimaster_mosi_shift_reg_reg[1]/C
                         clock pessimism             -0.773     4.465    
    SLICE_X98Y152        FDRE (Hold_fdre_C_D)         0.120     4.585    basesoc_ad9361_ad9361spimaster_mosi_shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.585    
                         arrival time                           4.656    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 basesoc_basesoc_reader_table_table_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_9_reg_192_255_18_20/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.123%)  route 0.202ns (58.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.233ns
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    1.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.993    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.045     2.038 r  clk100_inst/O
                         net (fo=9, routed)           0.697     2.735    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.785 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.590    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.616 r  BUFG/O
                         net (fo=6919, routed)        0.573     4.189    sys_clk
    SLICE_X69Y159        FDRE                                         r  basesoc_basesoc_reader_table_table_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y159        FDRE (Prop_fdre_C_Q)         0.141     4.330 r  basesoc_basesoc_reader_table_table_produce_reg[2]/Q
                         net (fo=625, routed)         0.202     4.532    storage_9_reg_192_255_18_20/ADDRD2
    SLICE_X66Y159        RAMD64E                                      r  storage_9_reg_192_255_18_20/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.097     2.567    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.056     2.623 r  clk100_inst/O
                         net (fo=9, routed)           0.808     3.431    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.484 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.360    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.389 r  BUFG/O
                         net (fo=6919, routed)        0.844     5.233    storage_9_reg_192_255_18_20/WCLK
    SLICE_X66Y159        RAMD64E                                      r  storage_9_reg_192_255_18_20/RAMA/CLK
                         clock pessimism             -1.028     4.205    
    SLICE_X66Y159        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     4.459    storage_9_reg_192_255_18_20/RAMA
  -------------------------------------------------------------------
                         required time                         -4.459    
                         arrival time                           4.532    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 basesoc_basesoc_reader_table_table_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_9_reg_192_255_18_20/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.123%)  route 0.202ns (58.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.233ns
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    1.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.993    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.045     2.038 r  clk100_inst/O
                         net (fo=9, routed)           0.697     2.735    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.785 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.590    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.616 r  BUFG/O
                         net (fo=6919, routed)        0.573     4.189    sys_clk
    SLICE_X69Y159        FDRE                                         r  basesoc_basesoc_reader_table_table_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y159        FDRE (Prop_fdre_C_Q)         0.141     4.330 r  basesoc_basesoc_reader_table_table_produce_reg[2]/Q
                         net (fo=625, routed)         0.202     4.532    storage_9_reg_192_255_18_20/ADDRD2
    SLICE_X66Y159        RAMD64E                                      r  storage_9_reg_192_255_18_20/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.097     2.567    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.056     2.623 r  clk100_inst/O
                         net (fo=9, routed)           0.808     3.431    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.484 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.360    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.389 r  BUFG/O
                         net (fo=6919, routed)        0.844     5.233    storage_9_reg_192_255_18_20/WCLK
    SLICE_X66Y159        RAMD64E                                      r  storage_9_reg_192_255_18_20/RAMB/CLK
                         clock pessimism             -1.028     4.205    
    SLICE_X66Y159        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     4.459    storage_9_reg_192_255_18_20/RAMB
  -------------------------------------------------------------------
                         required time                         -4.459    
                         arrival time                           4.532    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 basesoc_basesoc_reader_table_table_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_9_reg_192_255_18_20/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.123%)  route 0.202ns (58.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.233ns
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    1.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.993    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.045     2.038 r  clk100_inst/O
                         net (fo=9, routed)           0.697     2.735    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.785 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.590    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.616 r  BUFG/O
                         net (fo=6919, routed)        0.573     4.189    sys_clk
    SLICE_X69Y159        FDRE                                         r  basesoc_basesoc_reader_table_table_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y159        FDRE (Prop_fdre_C_Q)         0.141     4.330 r  basesoc_basesoc_reader_table_table_produce_reg[2]/Q
                         net (fo=625, routed)         0.202     4.532    storage_9_reg_192_255_18_20/ADDRD2
    SLICE_X66Y159        RAMD64E                                      r  storage_9_reg_192_255_18_20/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.097     2.567    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.056     2.623 r  clk100_inst/O
                         net (fo=9, routed)           0.808     3.431    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.484 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.360    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.389 r  BUFG/O
                         net (fo=6919, routed)        0.844     5.233    storage_9_reg_192_255_18_20/WCLK
    SLICE_X66Y159        RAMD64E                                      r  storage_9_reg_192_255_18_20/RAMC/CLK
                         clock pessimism             -1.028     4.205    
    SLICE_X66Y159        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     4.459    storage_9_reg_192_255_18_20/RAMC
  -------------------------------------------------------------------
                         required time                         -4.459    
                         arrival time                           4.532    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 basesoc_basesoc_reader_table_table_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_9_reg_192_255_18_20/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.123%)  route 0.202ns (58.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.233ns
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    1.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.993    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.045     2.038 r  clk100_inst/O
                         net (fo=9, routed)           0.697     2.735    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.785 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.590    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.616 r  BUFG/O
                         net (fo=6919, routed)        0.573     4.189    sys_clk
    SLICE_X69Y159        FDRE                                         r  basesoc_basesoc_reader_table_table_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y159        FDRE (Prop_fdre_C_Q)         0.141     4.330 r  basesoc_basesoc_reader_table_table_produce_reg[2]/Q
                         net (fo=625, routed)         0.202     4.532    storage_9_reg_192_255_18_20/ADDRD2
    SLICE_X66Y159        RAMD64E                                      r  storage_9_reg_192_255_18_20/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.097     2.567    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.056     2.623 r  clk100_inst/O
                         net (fo=9, routed)           0.808     3.431    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.484 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.360    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.389 r  BUFG/O
                         net (fo=6919, routed)        0.844     5.233    storage_9_reg_192_255_18_20/WCLK
    SLICE_X66Y159        RAMD64E                                      r  storage_9_reg_192_255_18_20/RAMD/CLK
                         clock pessimism             -1.028     4.205    
    SLICE_X66Y159        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     4.459    storage_9_reg_192_255_18_20/RAMD
  -------------------------------------------------------------------
                         required time                         -4.459    
                         arrival time                           4.532    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 basesoc_si5351_master_rx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.416%)  route 0.257ns (64.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.246ns
    Source Clock Delay      (SCD):    4.203ns
    Clock Pessimism Removal (CPR):    1.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.993    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.045     2.038 r  clk100_inst/O
                         net (fo=9, routed)           0.697     2.735    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.785 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.590    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.616 r  BUFG/O
                         net (fo=6919, routed)        0.587     4.203    sys_clk
    SLICE_X50Y141        FDRE                                         r  basesoc_si5351_master_rx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y141        FDRE (Prop_fdre_C_Q)         0.141     4.344 r  basesoc_si5351_master_rx_fifo_produce_reg[1]/Q
                         net (fo=50, routed)          0.257     4.601    storage_1_reg_0_7_0_5/ADDRD1
    SLICE_X52Y140        RAMD32                                       r  storage_1_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.097     2.567    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.056     2.623 r  clk100_inst/O
                         net (fo=9, routed)           0.808     3.431    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.484 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.360    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.389 r  BUFG/O
                         net (fo=6919, routed)        0.857     5.246    storage_1_reg_0_7_0_5/WCLK
    SLICE_X52Y140        RAMD32                                       r  storage_1_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -1.027     4.219    
    SLICE_X52Y140        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     4.528    storage_1_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -4.528    
                         arrival time                           4.601    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 basesoc_si5351_master_rx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.416%)  route 0.257ns (64.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.246ns
    Source Clock Delay      (SCD):    4.203ns
    Clock Pessimism Removal (CPR):    1.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.993    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.045     2.038 r  clk100_inst/O
                         net (fo=9, routed)           0.697     2.735    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.785 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.590    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.616 r  BUFG/O
                         net (fo=6919, routed)        0.587     4.203    sys_clk
    SLICE_X50Y141        FDRE                                         r  basesoc_si5351_master_rx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y141        FDRE (Prop_fdre_C_Q)         0.141     4.344 r  basesoc_si5351_master_rx_fifo_produce_reg[1]/Q
                         net (fo=50, routed)          0.257     4.601    storage_1_reg_0_7_0_5/ADDRD1
    SLICE_X52Y140        RAMD32                                       r  storage_1_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.097     2.567    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.056     2.623 r  clk100_inst/O
                         net (fo=9, routed)           0.808     3.431    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.484 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.360    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.389 r  BUFG/O
                         net (fo=6919, routed)        0.857     5.246    storage_1_reg_0_7_0_5/WCLK
    SLICE_X52Y140        RAMD32                                       r  storage_1_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -1.027     4.219    
    SLICE_X52Y140        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     4.528    storage_1_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.528    
                         arrival time                           4.601    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 basesoc_si5351_master_rx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_7_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.416%)  route 0.257ns (64.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.246ns
    Source Clock Delay      (SCD):    4.203ns
    Clock Pessimism Removal (CPR):    1.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.993    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.045     2.038 r  clk100_inst/O
                         net (fo=9, routed)           0.697     2.735    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.785 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.590    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.616 r  BUFG/O
                         net (fo=6919, routed)        0.587     4.203    sys_clk
    SLICE_X50Y141        FDRE                                         r  basesoc_si5351_master_rx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y141        FDRE (Prop_fdre_C_Q)         0.141     4.344 r  basesoc_si5351_master_rx_fifo_produce_reg[1]/Q
                         net (fo=50, routed)          0.257     4.601    storage_1_reg_0_7_0_5/ADDRD1
    SLICE_X52Y140        RAMD32                                       r  storage_1_reg_0_7_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.097     2.567    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.056     2.623 r  clk100_inst/O
                         net (fo=9, routed)           0.808     3.431    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.484 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.360    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.389 r  BUFG/O
                         net (fo=6919, routed)        0.857     5.246    storage_1_reg_0_7_0_5/WCLK
    SLICE_X52Y140        RAMD32                                       r  storage_1_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -1.027     4.219    
    SLICE_X52Y140        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     4.528    storage_1_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -4.528    
                         arrival time                           4.601    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 basesoc_si5351_master_rx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_7_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.416%)  route 0.257ns (64.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.246ns
    Source Clock Delay      (SCD):    4.203ns
    Clock Pessimism Removal (CPR):    1.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.993    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.045     2.038 r  clk100_inst/O
                         net (fo=9, routed)           0.697     2.735    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.785 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.590    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.616 r  BUFG/O
                         net (fo=6919, routed)        0.587     4.203    sys_clk
    SLICE_X50Y141        FDRE                                         r  basesoc_si5351_master_rx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y141        FDRE (Prop_fdre_C_Q)         0.141     4.344 r  basesoc_si5351_master_rx_fifo_produce_reg[1]/Q
                         net (fo=50, routed)          0.257     4.601    storage_1_reg_0_7_0_5/ADDRD1
    SLICE_X52Y140        RAMD32                                       r  storage_1_reg_0_7_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.097     2.567    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.056     2.623 r  clk100_inst/O
                         net (fo=9, routed)           0.808     3.431    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.484 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.360    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.389 r  BUFG/O
                         net (fo=6919, routed)        0.857     5.246    storage_1_reg_0_7_0_5/WCLK
    SLICE_X52Y140        RAMD32                                       r  storage_1_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -1.027     4.219    
    SLICE_X52Y140        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     4.528    storage_1_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.528    
                         arrival time                           4.601    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 basesoc_si5351_master_rx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_7_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.416%)  route 0.257ns (64.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.246ns
    Source Clock Delay      (SCD):    4.203ns
    Clock Pessimism Removal (CPR):    1.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.792     1.993    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.045     2.038 r  clk100_inst/O
                         net (fo=9, routed)           0.697     2.735    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.785 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.590    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.616 r  BUFG/O
                         net (fo=6919, routed)        0.587     4.203    sys_clk
    SLICE_X50Y141        FDRE                                         r  basesoc_si5351_master_rx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y141        FDRE (Prop_fdre_C_Q)         0.141     4.344 r  basesoc_si5351_master_rx_fifo_produce_reg[1]/Q
                         net (fo=50, routed)          0.257     4.601    storage_1_reg_0_7_0_5/ADDRD1
    SLICE_X52Y140        RAMD32                                       r  storage_1_reg_0_7_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.097     2.567    clk100_IBUF_BUFG
    SLICE_X2Y198         LUT1 (Prop_lut1_I0_O)        0.056     2.623 r  clk100_inst/O
                         net (fo=9, routed)           0.808     3.431    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.484 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.360    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.389 r  BUFG/O
                         net (fo=6919, routed)        0.857     5.246    storage_1_reg_0_7_0_5/WCLK
    SLICE_X52Y140        RAMD32                                       r  storage_1_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -1.027     4.219    
    SLICE_X52Y140        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     4.528    storage_1_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -4.528    
                         arrival time                           4.601    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_crg_clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         8.000       4.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X2Y31    storage_10_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X1Y30    storage_10_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X1Y29    storage_10_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X2Y29    storage_10_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X2Y28    storage_11_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X2Y27    storage_11_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X3Y27    storage_12_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X3Y28    storage_12_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X3Y33    storage_18_reg_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y4  PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X56Y178   storage_16_reg_0_7_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X56Y178   storage_16_reg_0_7_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X56Y178   storage_16_reg_0_7_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X56Y178   storage_16_reg_0_7_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X56Y178   storage_16_reg_0_7_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X56Y178   storage_16_reg_0_7_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X56Y178   storage_16_reg_0_7_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X56Y178   storage_16_reg_0_7_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X56Y178   storage_16_reg_0_7_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X56Y178   storage_16_reg_0_7_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X56Y178   storage_16_reg_0_7_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X56Y178   storage_16_reg_0_7_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X56Y178   storage_16_reg_0_7_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X56Y178   storage_16_reg_0_7_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X56Y178   storage_16_reg_0_7_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X56Y178   storage_16_reg_0_7_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X56Y178   storage_16_reg_0_7_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X56Y178   storage_16_reg_0_7_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X56Y178   storage_16_reg_0_7_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X56Y178   storage_16_reg_0_7_0_4/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_crg_clkout1
  To Clock:  basesoc_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       60.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_crg_clkout1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFGCTRL/I1        n/a            1.592         100.000     98.408     BUFGCTRL_X0Y28  BUFGMUX/I1
Min Period  n/a     BUFG/I             n/a            1.592         100.000     98.408     BUFGCTRL_X0Y29  BUFG_1/I
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y4  PLLE2_ADV/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y4  PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_fb
  To Clock:  crg_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y4  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y4  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dna_clk
  To Clock:  dna_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.292ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.357ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.292ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            DNA_PORT/READ
                            (rising edge-triggered cell DNA_PORT clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 0.592ns (21.288%)  route 2.189ns (78.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 17.640 - 16.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X62Y180        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.829     1.829    dna_clk
    SLICE_X22Y143        FDRE                                         r  basesoc_dna_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y143        FDRE (Prop_fdre_C_Q)         0.495     2.324 f  basesoc_dna_count_reg[0]/Q
                         net (fo=7, routed)           1.422     3.746    basesoc_dna_count_reg[0]
    SLICE_X23Y144        LUT6 (Prop_lut6_I3_O)        0.097     3.843 r  DNA_PORT_i_1/O
                         net (fo=1, routed)           0.766     4.609    READ0
    DNA_PORT_X0Y0        DNA_PORT                                     r  DNA_PORT/READ
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X62Y180        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.640    17.640    dna_clk
    DNA_PORT_X0Y0        DNA_PORT                                     r  DNA_PORT/CLK
                         clock pessimism              0.000    17.640    
                         clock uncertainty           -0.071    17.569    
    DNA_PORT_X0Y0        DNA_PORT (Setup_dna_port_CLK_READ)
                                                     -3.667    13.902    DNA_PORT
  -------------------------------------------------------------------
                         required time                         13.902    
                         arrival time                          -4.609    
  -------------------------------------------------------------------
                         slack                                  9.292    

Slack (MET) :             10.673ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.592ns (12.955%)  route 3.978ns (87.045%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 17.210 - 16.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X62Y180        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.829     1.829    dna_clk
    SLICE_X22Y143        FDRE                                         r  basesoc_dna_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y143        FDRE (Prop_fdre_C_Q)         0.495     2.324 f  basesoc_dna_count_reg[1]/Q
                         net (fo=7, routed)           0.944     3.268    basesoc_dna_count_reg[1]
    SLICE_X23Y144        LUT5 (Prop_lut5_I0_O)        0.097     3.365 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          3.034     6.398    basesoc_dna_status[56]_i_1_n_0
    SLICE_X75Y147        FDRE                                         r  basesoc_dna_status_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X62Y180        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.210    17.210    dna_clk
    SLICE_X75Y147        FDRE                                         r  basesoc_dna_status_reg[25]/C
                         clock pessimism              0.000    17.210    
                         clock uncertainty           -0.071    17.139    
    SLICE_X75Y147        FDRE (Setup_fdre_C_CE)      -0.068    17.071    basesoc_dna_status_reg[25]
  -------------------------------------------------------------------
                         required time                         17.071    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                 10.673    

Slack (MET) :             10.673ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.592ns (12.955%)  route 3.978ns (87.045%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 17.210 - 16.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X62Y180        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.829     1.829    dna_clk
    SLICE_X22Y143        FDRE                                         r  basesoc_dna_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y143        FDRE (Prop_fdre_C_Q)         0.495     2.324 f  basesoc_dna_count_reg[1]/Q
                         net (fo=7, routed)           0.944     3.268    basesoc_dna_count_reg[1]
    SLICE_X23Y144        LUT5 (Prop_lut5_I0_O)        0.097     3.365 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          3.034     6.398    basesoc_dna_status[56]_i_1_n_0
    SLICE_X75Y147        FDRE                                         r  basesoc_dna_status_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X62Y180        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.210    17.210    dna_clk
    SLICE_X75Y147        FDRE                                         r  basesoc_dna_status_reg[26]/C
                         clock pessimism              0.000    17.210    
                         clock uncertainty           -0.071    17.139    
    SLICE_X75Y147        FDRE (Setup_fdre_C_CE)      -0.068    17.071    basesoc_dna_status_reg[26]
  -------------------------------------------------------------------
                         required time                         17.071    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                 10.673    

Slack (MET) :             10.673ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.592ns (12.955%)  route 3.978ns (87.045%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 17.210 - 16.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X62Y180        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.829     1.829    dna_clk
    SLICE_X22Y143        FDRE                                         r  basesoc_dna_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y143        FDRE (Prop_fdre_C_Q)         0.495     2.324 f  basesoc_dna_count_reg[1]/Q
                         net (fo=7, routed)           0.944     3.268    basesoc_dna_count_reg[1]
    SLICE_X23Y144        LUT5 (Prop_lut5_I0_O)        0.097     3.365 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          3.034     6.398    basesoc_dna_status[56]_i_1_n_0
    SLICE_X75Y147        FDRE                                         r  basesoc_dna_status_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X62Y180        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.210    17.210    dna_clk
    SLICE_X75Y147        FDRE                                         r  basesoc_dna_status_reg[27]/C
                         clock pessimism              0.000    17.210    
                         clock uncertainty           -0.071    17.139    
    SLICE_X75Y147        FDRE (Setup_fdre_C_CE)      -0.068    17.071    basesoc_dna_status_reg[27]
  -------------------------------------------------------------------
                         required time                         17.071    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                 10.673    

Slack (MET) :             10.673ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.592ns (12.955%)  route 3.978ns (87.045%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 17.210 - 16.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X62Y180        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.829     1.829    dna_clk
    SLICE_X22Y143        FDRE                                         r  basesoc_dna_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y143        FDRE (Prop_fdre_C_Q)         0.495     2.324 f  basesoc_dna_count_reg[1]/Q
                         net (fo=7, routed)           0.944     3.268    basesoc_dna_count_reg[1]
    SLICE_X23Y144        LUT5 (Prop_lut5_I0_O)        0.097     3.365 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          3.034     6.398    basesoc_dna_status[56]_i_1_n_0
    SLICE_X75Y147        FDRE                                         r  basesoc_dna_status_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X62Y180        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.210    17.210    dna_clk
    SLICE_X75Y147        FDRE                                         r  basesoc_dna_status_reg[28]/C
                         clock pessimism              0.000    17.210    
                         clock uncertainty           -0.071    17.139    
    SLICE_X75Y147        FDRE (Setup_fdre_C_CE)      -0.068    17.071    basesoc_dna_status_reg[28]
  -------------------------------------------------------------------
                         required time                         17.071    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                 10.673    

Slack (MET) :             10.673ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.592ns (12.955%)  route 3.978ns (87.045%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 17.210 - 16.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X62Y180        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.829     1.829    dna_clk
    SLICE_X22Y143        FDRE                                         r  basesoc_dna_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y143        FDRE (Prop_fdre_C_Q)         0.495     2.324 f  basesoc_dna_count_reg[1]/Q
                         net (fo=7, routed)           0.944     3.268    basesoc_dna_count_reg[1]
    SLICE_X23Y144        LUT5 (Prop_lut5_I0_O)        0.097     3.365 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          3.034     6.398    basesoc_dna_status[56]_i_1_n_0
    SLICE_X75Y147        FDRE                                         r  basesoc_dna_status_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X62Y180        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.210    17.210    dna_clk
    SLICE_X75Y147        FDRE                                         r  basesoc_dna_status_reg[29]/C
                         clock pessimism              0.000    17.210    
                         clock uncertainty           -0.071    17.139    
    SLICE_X75Y147        FDRE (Setup_fdre_C_CE)      -0.068    17.071    basesoc_dna_status_reg[29]
  -------------------------------------------------------------------
                         required time                         17.071    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                 10.673    

Slack (MET) :             10.673ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.592ns (12.955%)  route 3.978ns (87.045%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 17.210 - 16.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X62Y180        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.829     1.829    dna_clk
    SLICE_X22Y143        FDRE                                         r  basesoc_dna_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y143        FDRE (Prop_fdre_C_Q)         0.495     2.324 f  basesoc_dna_count_reg[1]/Q
                         net (fo=7, routed)           0.944     3.268    basesoc_dna_count_reg[1]
    SLICE_X23Y144        LUT5 (Prop_lut5_I0_O)        0.097     3.365 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          3.034     6.398    basesoc_dna_status[56]_i_1_n_0
    SLICE_X75Y147        FDRE                                         r  basesoc_dna_status_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X62Y180        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.210    17.210    dna_clk
    SLICE_X75Y147        FDRE                                         r  basesoc_dna_status_reg[30]/C
                         clock pessimism              0.000    17.210    
                         clock uncertainty           -0.071    17.139    
    SLICE_X75Y147        FDRE (Setup_fdre_C_CE)      -0.068    17.071    basesoc_dna_status_reg[30]
  -------------------------------------------------------------------
                         required time                         17.071    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                 10.673    

Slack (MET) :             10.673ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.592ns (12.955%)  route 3.978ns (87.045%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 17.210 - 16.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X62Y180        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.829     1.829    dna_clk
    SLICE_X22Y143        FDRE                                         r  basesoc_dna_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y143        FDRE (Prop_fdre_C_Q)         0.495     2.324 f  basesoc_dna_count_reg[1]/Q
                         net (fo=7, routed)           0.944     3.268    basesoc_dna_count_reg[1]
    SLICE_X23Y144        LUT5 (Prop_lut5_I0_O)        0.097     3.365 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          3.034     6.398    basesoc_dna_status[56]_i_1_n_0
    SLICE_X75Y147        FDRE                                         r  basesoc_dna_status_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X62Y180        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.210    17.210    dna_clk
    SLICE_X75Y147        FDRE                                         r  basesoc_dna_status_reg[31]/C
                         clock pessimism              0.000    17.210    
                         clock uncertainty           -0.071    17.139    
    SLICE_X75Y147        FDRE (Setup_fdre_C_CE)      -0.068    17.071    basesoc_dna_status_reg[31]
  -------------------------------------------------------------------
                         required time                         17.071    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                 10.673    

Slack (MET) :             10.673ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.592ns (12.955%)  route 3.978ns (87.045%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 17.210 - 16.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X62Y180        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.829     1.829    dna_clk
    SLICE_X22Y143        FDRE                                         r  basesoc_dna_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y143        FDRE (Prop_fdre_C_Q)         0.495     2.324 f  basesoc_dna_count_reg[1]/Q
                         net (fo=7, routed)           0.944     3.268    basesoc_dna_count_reg[1]
    SLICE_X23Y144        LUT5 (Prop_lut5_I0_O)        0.097     3.365 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          3.034     6.398    basesoc_dna_status[56]_i_1_n_0
    SLICE_X75Y147        FDRE                                         r  basesoc_dna_status_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X62Y180        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.210    17.210    dna_clk
    SLICE_X75Y147        FDRE                                         r  basesoc_dna_status_reg[56]/C
                         clock pessimism              0.000    17.210    
                         clock uncertainty           -0.071    17.139    
    SLICE_X75Y147        FDRE (Setup_fdre_C_CE)      -0.068    17.071    basesoc_dna_status_reg[56]
  -------------------------------------------------------------------
                         required time                         17.071    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                 10.673    

Slack (MET) :             10.914ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.592ns (13.828%)  route 3.689ns (86.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.163ns = ( 17.163 - 16.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X62Y180        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.829     1.829    dna_clk
    SLICE_X22Y143        FDRE                                         r  basesoc_dna_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y143        FDRE (Prop_fdre_C_Q)         0.495     2.324 f  basesoc_dna_count_reg[1]/Q
                         net (fo=7, routed)           0.944     3.268    basesoc_dna_count_reg[1]
    SLICE_X23Y144        LUT5 (Prop_lut5_I0_O)        0.097     3.365 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.745     6.110    basesoc_dna_status[56]_i_1_n_0
    SLICE_X73Y145        FDRE                                         r  basesoc_dna_status_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X62Y180        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.163    17.163    dna_clk
    SLICE_X73Y145        FDRE                                         r  basesoc_dna_status_reg[23]/C
                         clock pessimism              0.000    17.163    
                         clock uncertainty           -0.071    17.092    
    SLICE_X73Y145        FDRE (Setup_fdre_C_CE)      -0.068    17.024    basesoc_dna_status_reg[23]
  -------------------------------------------------------------------
                         required time                         17.024    
                         arrival time                          -6.110    
  -------------------------------------------------------------------
                         slack                                 10.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.217ns (32.872%)  route 0.443ns (67.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.750ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X62Y180        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.750     0.750    dna_clk
    SLICE_X74Y145        FDRE                                         r  basesoc_dna_status_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y145        FDRE (Prop_fdre_C_Q)         0.217     0.967 r  basesoc_dna_status_reg[32]/Q
                         net (fo=2, routed)           0.443     1.410    basesoc_dna_status[32]
    SLICE_X64Y142        FDRE                                         r  basesoc_dna_status_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X62Y180        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.897     0.897    dna_clk
    SLICE_X64Y142        FDRE                                         r  basesoc_dna_status_reg[33]/C
                         clock pessimism              0.000     0.897    
    SLICE_X64Y142        FDRE (Hold_fdre_C_D)         0.156     1.053    basesoc_dna_status_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.217ns (33.972%)  route 0.422ns (66.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X62Y180        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.669     0.669    dna_clk
    SLICE_X70Y141        FDRE                                         r  basesoc_dna_status_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y141        FDRE (Prop_fdre_C_Q)         0.217     0.886 r  basesoc_dna_status_reg[11]/Q
                         net (fo=2, routed)           0.422     1.308    basesoc_dna_status[11]
    SLICE_X73Y141        FDRE                                         r  basesoc_dna_status_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X62Y180        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.903     0.903    dna_clk
    SLICE_X73Y141        FDRE                                         r  basesoc_dna_status_reg[12]/C
                         clock pessimism             -0.090     0.813    
    SLICE_X73Y141        FDRE (Hold_fdre_C_D)         0.136     0.949    basesoc_dna_status_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.217ns (38.812%)  route 0.342ns (61.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.773ns
    Clock Pessimism Removal (CPR):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X62Y180        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.773     0.773    dna_clk
    SLICE_X64Y142        FDRE                                         r  basesoc_dna_status_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y142        FDRE (Prop_fdre_C_Q)         0.217     0.990 r  basesoc_dna_status_reg[33]/Q
                         net (fo=2, routed)           0.342     1.332    basesoc_dna_status[33]
    SLICE_X64Y141        FDRE                                         r  basesoc_dna_status_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X62Y180        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.903     0.903    dna_clk
    SLICE_X64Y141        FDRE                                         r  basesoc_dna_status_reg[34]/C
                         clock pessimism             -0.093     0.810    
    SLICE_X64Y141        FDRE (Hold_fdre_C_D)         0.153     0.963    basesoc_dna_status_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.217ns (43.299%)  route 0.284ns (56.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X62Y180        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.669     0.669    dna_clk
    SLICE_X70Y141        FDRE                                         r  basesoc_dna_status_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y141        FDRE (Prop_fdre_C_Q)         0.217     0.886 r  basesoc_dna_status_reg[8]/Q
                         net (fo=2, routed)           0.284     1.170    basesoc_dna_status[8]
    SLICE_X70Y141        FDRE                                         r  basesoc_dna_status_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X62Y180        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.780     0.780    dna_clk
    SLICE_X70Y141        FDRE                                         r  basesoc_dna_status_reg[9]/C
                         clock pessimism             -0.111     0.669    
    SLICE_X70Y141        FDRE (Hold_fdre_C_D)         0.126     0.795    basesoc_dna_status_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.217ns (42.349%)  route 0.295ns (57.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X62Y180        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.779     0.779    dna_clk
    SLICE_X64Y141        FDRE                                         r  basesoc_dna_status_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y141        FDRE (Prop_fdre_C_Q)         0.217     0.996 r  basesoc_dna_status_reg[6]/Q
                         net (fo=2, routed)           0.295     1.291    basesoc_dna_status[6]
    SLICE_X70Y141        FDRE                                         r  basesoc_dna_status_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X62Y180        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.780     0.780    dna_clk
    SLICE_X70Y141        FDRE                                         r  basesoc_dna_status_reg[7]/C
                         clock pessimism              0.000     0.780    
    SLICE_X70Y141        FDRE (Hold_fdre_C_D)         0.129     0.909    basesoc_dna_status_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.181ns (31.162%)  route 0.400ns (68.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X62Y180        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.712     0.712    dna_clk
    SLICE_X63Y142        FDRE                                         r  basesoc_dna_status_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y142        FDRE (Prop_fdre_C_Q)         0.181     0.893 r  basesoc_dna_status_reg[37]/Q
                         net (fo=2, routed)           0.400     1.293    basesoc_dna_status[37]
    SLICE_X64Y142        FDRE                                         r  basesoc_dna_status_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X62Y180        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.897     0.897    dna_clk
    SLICE_X64Y142        FDRE                                         r  basesoc_dna_status_reg[38]/C
                         clock pessimism             -0.093     0.804    
    SLICE_X64Y142        FDRE (Hold_fdre_C_D)         0.102     0.906    basesoc_dna_status_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.201ns (41.245%)  route 0.286ns (58.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X62Y180        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.669     0.669    dna_clk
    SLICE_X70Y141        FDRE                                         r  basesoc_dna_status_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y141        FDRE (Prop_fdre_C_Q)         0.201     0.870 r  basesoc_dna_status_reg[9]/Q
                         net (fo=2, routed)           0.286     1.156    basesoc_dna_status[9]
    SLICE_X70Y141        FDRE                                         r  basesoc_dna_status_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X62Y180        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.780     0.780    dna_clk
    SLICE_X70Y141        FDRE                                         r  basesoc_dna_status_reg[10]/C
                         clock pessimism             -0.111     0.669    
    SLICE_X70Y141        FDRE (Hold_fdre_C_D)         0.088     0.757    basesoc_dna_status_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.217ns (41.575%)  route 0.305ns (58.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X62Y180        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.669     0.669    dna_clk
    SLICE_X70Y141        FDRE                                         r  basesoc_dna_status_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y141        FDRE (Prop_fdre_C_Q)         0.217     0.886 r  basesoc_dna_status_reg[10]/Q
                         net (fo=2, routed)           0.305     1.191    basesoc_dna_status[10]
    SLICE_X70Y141        FDRE                                         r  basesoc_dna_status_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X62Y180        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.780     0.780    dna_clk
    SLICE_X70Y141        FDRE                                         r  basesoc_dna_status_reg[11]/C
                         clock pessimism             -0.111     0.669    
    SLICE_X70Y141        FDRE (Hold_fdre_C_D)         0.118     0.787    basesoc_dna_status_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.201ns (39.337%)  route 0.310ns (60.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.816ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X62Y180        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.816     0.816    dna_clk
    SLICE_X72Y142        FDRE                                         r  basesoc_dna_status_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y142        FDRE (Prop_fdre_C_Q)         0.201     1.017 r  basesoc_dna_status_reg[54]/Q
                         net (fo=2, routed)           0.310     1.327    basesoc_dna_status[54]
    SLICE_X73Y145        FDRE                                         r  basesoc_dna_status_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X62Y180        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.887     0.887    dna_clk
    SLICE_X73Y145        FDRE                                         r  basesoc_dna_status_reg[55]/C
                         clock pessimism             -0.048     0.839    
    SLICE_X73Y145        FDRE (Hold_fdre_C_D)         0.079     0.918    basesoc_dna_status_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.217ns (34.345%)  route 0.415ns (65.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.853ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X62Y180        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.853     0.853    dna_clk
    SLICE_X70Y142        FDRE                                         r  basesoc_dna_status_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y142        FDRE (Prop_fdre_C_Q)         0.217     1.070 r  basesoc_dna_status_reg[42]/Q
                         net (fo=2, routed)           0.415     1.485    basesoc_dna_status[42]
    SLICE_X72Y142        FDRE                                         r  basesoc_dna_status_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X62Y180        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.946     0.946    dna_clk
    SLICE_X72Y142        FDRE                                         r  basesoc_dna_status_reg[43]/C
                         clock pessimism              0.000     0.946    
    SLICE_X72Y142        FDRE (Hold_fdre_C_D)         0.129     1.075    basesoc_dna_status_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.410    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dna_clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { dna_clk_reg/Q }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DNA_PORT/CLK  n/a            10.000        16.000      6.000      DNA_PORT_X0Y0  DNA_PORT/CLK
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X22Y143  basesoc_dna_count_reg[0]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X22Y143  basesoc_dna_count_reg[1]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X22Y143  basesoc_dna_count_reg[2]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X23Y144  basesoc_dna_count_reg[3]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X23Y144  basesoc_dna_count_reg[4]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X23Y144  basesoc_dna_count_reg[5]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X41Y143  basesoc_dna_status_reg[0]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X70Y141  basesoc_dna_status_reg[10]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X70Y141  basesoc_dna_status_reg[11]/C
Low Pulse Width   Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X22Y143  basesoc_dna_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X22Y143  basesoc_dna_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X22Y143  basesoc_dna_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X22Y143  basesoc_dna_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X22Y143  basesoc_dna_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X22Y143  basesoc_dna_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X23Y144  basesoc_dna_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X23Y144  basesoc_dna_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X23Y144  basesoc_dna_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X23Y144  basesoc_dna_count_reg[4]/C
High Pulse Width  Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X22Y143  basesoc_dna_count_reg[0]/C
High Pulse Width  Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X22Y143  basesoc_dna_count_reg[0]/C
High Pulse Width  Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X22Y143  basesoc_dna_count_reg[1]/C
High Pulse Width  Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X22Y143  basesoc_dna_count_reg[1]/C
High Pulse Width  Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X22Y143  basesoc_dna_count_reg[2]/C
High Pulse Width  Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X22Y143  basesoc_dna_count_reg[2]/C
High Pulse Width  Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X23Y144  basesoc_dna_count_reg[3]/C
High Pulse Width  Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X23Y144  basesoc_dna_count_reg[3]/C
High Pulse Width  Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X23Y144  basesoc_dna_count_reg[4]/C
High Pulse Width  Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X23Y144  basesoc_dna_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  icap_clk
  To Clock:  icap_clk

Setup :            0  Failing Endpoints,  Worst Slack      121.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       63.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             121.480ns  (required time - arrival time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/RDWRB
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.693ns (31.445%)  route 1.511ns (68.555%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.588ns = ( 128.588 - 128.000 ) 
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y131        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.548     0.548    icap_clk
    SLICE_X41Y133        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y133        FDRE (Prop_fdre_C_Q)         0.341     0.889 f  FSM_sequential_icap_resetinserter_state_reg[2]/Q
                         net (fo=49, routed)          0.860     1.750    icap_resetinserter_state[2]
    SLICE_X41Y130        LUT2 (Prop_lut2_I1_O)        0.113     1.863 r  ICAPE2_i_36/O
                         net (fo=3, routed)           0.317     2.179    ICAPE2_i_36_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I0_O)        0.239     2.418 r  ICAPE2_i_2/O
                         net (fo=1, routed)           0.334     2.752    basesoc_icap_rdwrb
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/RDWRB
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X36Y131        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.588   128.588    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.588    
                         clock uncertainty           -0.071   128.517    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_RDWRB)
                                                     -4.285   124.232    ICAPE2
  -------------------------------------------------------------------
                         required time                        124.232    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                121.480    

Slack (MET) :             121.967ns  (required time - arrival time)
  Source:                 basesoc_icap_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[8]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.684ns (18.309%)  route 3.052ns (81.691%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.588ns = ( 128.588 - 128.000 ) 
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y131        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.630     0.630    icap_clk
    SLICE_X40Y132        FDRE                                         r  basesoc_icap_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y132        FDRE (Prop_fdre_C_Q)         0.393     1.023 f  basesoc_icap_count_reg[2]/Q
                         net (fo=15, routed)          1.135     2.158    basesoc_icap_count[2]
    SLICE_X42Y131        LUT4 (Prop_lut4_I1_O)        0.097     2.255 r  ICAPE2_i_37/O
                         net (fo=29, routed)          0.910     3.165    ICAPE2_i_37_n_0
    SLICE_X42Y132        LUT5 (Prop_lut5_I3_O)        0.097     3.262 f  ICAPE2_i_48/O
                         net (fo=1, routed)           0.402     3.665    ICAPE2_i_48_n_0
    SLICE_X42Y130        LUT6 (Prop_lut6_I0_O)        0.097     3.762 r  ICAPE2_i_26/O
                         net (fo=1, routed)           0.605     4.366    basesoc_icap__i[15]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[8]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X36Y131        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.588   128.588    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.588    
                         clock uncertainty           -0.071   128.517    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[8])
                                                     -2.184   126.333    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.333    
                         arrival time                          -4.366    
  -------------------------------------------------------------------
                         slack                                121.967    

Slack (MET) :             122.511ns  (required time - arrival time)
  Source:                 basesoc_icap_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[19]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        3.192ns  (logic 0.587ns (18.388%)  route 2.605ns (81.612%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.588ns = ( 128.588 - 128.000 ) 
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y131        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.630     0.630    icap_clk
    SLICE_X40Y132        FDRE                                         r  basesoc_icap_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y132        FDRE (Prop_fdre_C_Q)         0.393     1.023 f  basesoc_icap_count_reg[2]/Q
                         net (fo=15, routed)          1.135     2.158    basesoc_icap_count[2]
    SLICE_X42Y131        LUT4 (Prop_lut4_I1_O)        0.097     2.255 r  ICAPE2_i_37/O
                         net (fo=29, routed)          0.982     3.237    ICAPE2_i_37_n_0
    SLICE_X38Y130        LUT5 (Prop_lut5_I1_O)        0.097     3.334 r  ICAPE2_i_15/O
                         net (fo=1, routed)           0.489     3.823    ICAPE2_i_15_n_0
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[19]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X36Y131        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.588   128.588    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.588    
                         clock uncertainty           -0.071   128.517    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[19])
                                                     -2.184   126.333    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.333    
                         arrival time                          -3.823    
  -------------------------------------------------------------------
                         slack                                122.511    

Slack (MET) :             122.515ns  (required time - arrival time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[26]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.772ns (23.606%)  route 2.498ns (76.394%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.588ns = ( 128.588 - 128.000 ) 
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y131        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.548     0.548    icap_clk
    SLICE_X41Y133        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y133        FDRE (Prop_fdre_C_Q)         0.341     0.889 f  FSM_sequential_icap_resetinserter_state_reg[1]/Q
                         net (fo=50, routed)          1.160     2.049    icap_resetinserter_state[1]
    SLICE_X42Y132        LUT3 (Prop_lut3_I0_O)        0.100     2.149 r  ICAPE2_i_50/O
                         net (fo=1, routed)           0.327     2.476    ICAPE2_i_50_n_0
    SLICE_X42Y132        LUT6 (Prop_lut6_I0_O)        0.234     2.710 f  ICAPE2_i_42/O
                         net (fo=1, routed)           0.580     3.290    ICAPE2_i_42_n_0
    SLICE_X41Y131        LUT6 (Prop_lut6_I0_O)        0.097     3.387 r  ICAPE2_i_8/O
                         net (fo=1, routed)           0.432     3.819    basesoc_icap__i[29]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[26]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X36Y131        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.588   128.588    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.588    
                         clock uncertainty           -0.071   128.517    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[26])
                                                     -2.184   126.333    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.333    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                122.515    

Slack (MET) :             122.520ns  (required time - arrival time)
  Source:                 basesoc_icap_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[18]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.587ns (18.445%)  route 2.595ns (81.555%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.588ns = ( 128.588 - 128.000 ) 
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y131        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.630     0.630    icap_clk
    SLICE_X40Y132        FDRE                                         r  basesoc_icap_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y132        FDRE (Prop_fdre_C_Q)         0.393     1.023 f  basesoc_icap_count_reg[2]/Q
                         net (fo=15, routed)          1.135     2.158    basesoc_icap_count[2]
    SLICE_X42Y131        LUT4 (Prop_lut4_I1_O)        0.097     2.255 r  ICAPE2_i_37/O
                         net (fo=29, routed)          1.038     3.293    ICAPE2_i_37_n_0
    SLICE_X38Y132        LUT5 (Prop_lut5_I2_O)        0.097     3.390 r  ICAPE2_i_16/O
                         net (fo=1, routed)           0.423     3.813    basesoc_icap__i[21]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[18]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X36Y131        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.588   128.588    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.588    
                         clock uncertainty           -0.071   128.517    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[18])
                                                     -2.184   126.333    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.333    
                         arrival time                          -3.813    
  -------------------------------------------------------------------
                         slack                                122.520    

Slack (MET) :             122.522ns  (required time - arrival time)
  Source:                 basesoc_icap_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[5]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 0.587ns (18.453%)  route 2.594ns (81.547%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.588ns = ( 128.588 - 128.000 ) 
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y131        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.630     0.630    icap_clk
    SLICE_X40Y132        FDRE                                         r  basesoc_icap_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y132        FDRE (Prop_fdre_C_Q)         0.393     1.023 f  basesoc_icap_count_reg[2]/Q
                         net (fo=15, routed)          1.135     2.158    basesoc_icap_count[2]
    SLICE_X42Y131        LUT4 (Prop_lut4_I1_O)        0.097     2.255 r  ICAPE2_i_37/O
                         net (fo=29, routed)          0.975     3.230    ICAPE2_i_37_n_0
    SLICE_X38Y130        LUT5 (Prop_lut5_I1_O)        0.097     3.327 r  ICAPE2_i_29/O
                         net (fo=1, routed)           0.484     3.812    basesoc_icap__i[2]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[5]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X36Y131        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.588   128.588    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.588    
                         clock uncertainty           -0.071   128.517    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[5])
                                                     -2.184   126.333    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.333    
                         arrival time                          -3.812    
  -------------------------------------------------------------------
                         slack                                122.522    

Slack (MET) :             122.522ns  (required time - arrival time)
  Source:                 basesoc_icap_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[17]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 0.587ns (18.455%)  route 2.594ns (81.545%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.588ns = ( 128.588 - 128.000 ) 
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y131        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.630     0.630    icap_clk
    SLICE_X40Y132        FDRE                                         r  basesoc_icap_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y132        FDRE (Prop_fdre_C_Q)         0.393     1.023 f  basesoc_icap_count_reg[2]/Q
                         net (fo=15, routed)          1.135     2.158    basesoc_icap_count[2]
    SLICE_X42Y131        LUT4 (Prop_lut4_I1_O)        0.097     2.255 r  ICAPE2_i_37/O
                         net (fo=29, routed)          1.030     3.285    ICAPE2_i_37_n_0
    SLICE_X38Y132        LUT5 (Prop_lut5_I2_O)        0.097     3.382 r  ICAPE2_i_17/O
                         net (fo=1, routed)           0.429     3.811    basesoc_icap__i[22]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[17]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X36Y131        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.588   128.588    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.588    
                         clock uncertainty           -0.071   128.517    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[17])
                                                     -2.184   126.333    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.333    
                         arrival time                          -3.811    
  -------------------------------------------------------------------
                         slack                                122.522    

Slack (MET) :             122.566ns  (required time - arrival time)
  Source:                 basesoc_icap_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[11]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.587ns (18.712%)  route 2.550ns (81.288%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.588ns = ( 128.588 - 128.000 ) 
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y131        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.630     0.630    icap_clk
    SLICE_X40Y132        FDRE                                         r  basesoc_icap_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y132        FDRE (Prop_fdre_C_Q)         0.393     1.023 f  basesoc_icap_count_reg[2]/Q
                         net (fo=15, routed)          1.135     2.158    basesoc_icap_count[2]
    SLICE_X42Y131        LUT4 (Prop_lut4_I1_O)        0.097     2.255 r  ICAPE2_i_37/O
                         net (fo=29, routed)          0.974     3.229    ICAPE2_i_37_n_0
    SLICE_X38Y130        LUT5 (Prop_lut5_I1_O)        0.097     3.326 r  ICAPE2_i_23/O
                         net (fo=1, routed)           0.442     3.768    ICAPE2_i_23_n_0
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[11]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X36Y131        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.588   128.588    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.588    
                         clock uncertainty           -0.071   128.517    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[11])
                                                     -2.184   126.333    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.333    
                         arrival time                          -3.768    
  -------------------------------------------------------------------
                         slack                                122.566    

Slack (MET) :             122.570ns  (required time - arrival time)
  Source:                 basesoc_icap_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[15]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 0.587ns (18.739%)  route 2.545ns (81.261%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.588ns = ( 128.588 - 128.000 ) 
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y131        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.630     0.630    icap_clk
    SLICE_X40Y132        FDRE                                         r  basesoc_icap_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y132        FDRE (Prop_fdre_C_Q)         0.393     1.023 f  basesoc_icap_count_reg[2]/Q
                         net (fo=15, routed)          1.135     2.158    basesoc_icap_count[2]
    SLICE_X42Y131        LUT4 (Prop_lut4_I1_O)        0.097     2.255 r  ICAPE2_i_37/O
                         net (fo=29, routed)          0.975     3.230    ICAPE2_i_37_n_0
    SLICE_X39Y130        LUT5 (Prop_lut5_I1_O)        0.097     3.327 r  ICAPE2_i_19/O
                         net (fo=1, routed)           0.436     3.763    ICAPE2_i_19_n_0
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[15]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X36Y131        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.588   128.588    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.588    
                         clock uncertainty           -0.071   128.517    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[15])
                                                     -2.184   126.333    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.333    
                         arrival time                          -3.763    
  -------------------------------------------------------------------
                         slack                                122.570    

Slack (MET) :             122.633ns  (required time - arrival time)
  Source:                 basesoc_icap_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[16]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 0.587ns (19.122%)  route 2.483ns (80.878%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.588ns = ( 128.588 - 128.000 ) 
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y131        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.630     0.630    icap_clk
    SLICE_X40Y132        FDRE                                         r  basesoc_icap_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y132        FDRE (Prop_fdre_C_Q)         0.393     1.023 f  basesoc_icap_count_reg[2]/Q
                         net (fo=15, routed)          1.135     2.158    basesoc_icap_count[2]
    SLICE_X42Y131        LUT4 (Prop_lut4_I1_O)        0.097     2.255 r  ICAPE2_i_37/O
                         net (fo=29, routed)          1.023     3.278    ICAPE2_i_37_n_0
    SLICE_X40Y133        LUT5 (Prop_lut5_I1_O)        0.097     3.375 r  ICAPE2_i_18/O
                         net (fo=1, routed)           0.325     3.700    ICAPE2_i_18_n_0
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[16]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X36Y131        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.588   128.588    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.588    
                         clock uncertainty           -0.071   128.517    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[16])
                                                     -2.184   126.333    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.333    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                122.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 basesoc_icap_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.207ns (54.443%)  route 0.173ns (45.557%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.375ns
    Source Clock Delay      (SCD):    0.328ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y131        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.328     0.328    icap_clk
    SLICE_X40Y133        FDRE                                         r  basesoc_icap_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y133        FDRE (Prop_fdre_C_Q)         0.164     0.492 r  basesoc_icap_count_reg[0]/Q
                         net (fo=17, routed)          0.173     0.666    basesoc_icap_count[0]
    SLICE_X40Y133        LUT5 (Prop_lut5_I4_O)        0.043     0.709 r  basesoc_icap_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.709    basesoc_icap_count_icap_next_value0[1]
    SLICE_X40Y133        FDRE                                         r  basesoc_icap_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y131        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.375     0.375    icap_clk
    SLICE_X40Y133        FDRE                                         r  basesoc_icap_count_reg[1]/C
                         clock pessimism             -0.047     0.328    
    SLICE_X40Y133        FDRE (Hold_fdre_C_D)         0.131     0.459    basesoc_icap_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.459    
                         arrival time                           0.709    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 basesoc_icap_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.681%)  route 0.173ns (45.319%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.375ns
    Source Clock Delay      (SCD):    0.328ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y131        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.328     0.328    icap_clk
    SLICE_X40Y133        FDRE                                         r  basesoc_icap_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y133        FDRE (Prop_fdre_C_Q)         0.164     0.492 f  basesoc_icap_count_reg[0]/Q
                         net (fo=17, routed)          0.173     0.666    basesoc_icap_count[0]
    SLICE_X40Y133        LUT4 (Prop_lut4_I0_O)        0.045     0.711 r  basesoc_icap_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.711    basesoc_icap_count[0]_i_1_n_0
    SLICE_X40Y133        FDRE                                         r  basesoc_icap_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y131        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.375     0.375    icap_clk
    SLICE_X40Y133        FDRE                                         r  basesoc_icap_count_reg[0]/C
                         clock pessimism             -0.047     0.328    
    SLICE_X40Y133        FDRE (Hold_fdre_C_D)         0.120     0.448    basesoc_icap_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.448    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.186ns (38.033%)  route 0.303ns (61.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.419ns
    Source Clock Delay      (SCD):    0.328ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y131        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.328     0.328    icap_clk
    SLICE_X41Y133        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y133        FDRE (Prop_fdre_C_Q)         0.141     0.469 r  FSM_sequential_icap_resetinserter_state_reg[0]/Q
                         net (fo=49, routed)          0.303     0.772    icap_resetinserter_state[0]
    SLICE_X40Y132        LUT6 (Prop_lut6_I5_O)        0.045     0.817 r  basesoc_icap_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.817    basesoc_icap_count_icap_next_value0[2]
    SLICE_X40Y132        FDRE                                         r  basesoc_icap_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y131        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.419     0.419    icap_clk
    SLICE_X40Y132        FDRE                                         r  basesoc_icap_count_reg[2]/C
                         clock pessimism              0.000     0.419    
    SLICE_X40Y132        FDRE (Hold_fdre_C_D)         0.121     0.540    basesoc_icap_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.540    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[2]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.654%)  route 0.272ns (59.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.459ns
    Source Clock Delay      (SCD):    0.328ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y131        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.328     0.328    icap_clk
    SLICE_X41Y133        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y133        FDRE (Prop_fdre_C_Q)         0.141     0.469 r  FSM_sequential_icap_resetinserter_state_reg[0]/Q
                         net (fo=49, routed)          0.138     0.608    icap_resetinserter_state[0]
    SLICE_X38Y132        LUT5 (Prop_lut5_I2_O)        0.045     0.653 r  ICAPE2_i_32/O
                         net (fo=1, routed)           0.133     0.786    ICAPE2_i_32_n_0
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[2]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y131        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.459     0.459    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000     0.459    
    ICAP_X0Y1            ICAPE2 (Hold_icape2_CLK_I[2])
                                                      0.000     0.459    ICAPE2
  -------------------------------------------------------------------
                         required time                         -0.459    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 basesoc_icap_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.209ns (45.275%)  route 0.253ns (54.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.419ns
    Source Clock Delay      (SCD):    0.365ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y131        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.365     0.365    icap_clk
    SLICE_X40Y132        FDRE                                         r  basesoc_icap_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y132        FDRE (Prop_fdre_C_Q)         0.164     0.529 r  basesoc_icap_count_reg[3]/Q
                         net (fo=15, routed)          0.253     0.782    basesoc_icap_count[3]
    SLICE_X40Y132        LUT6 (Prop_lut6_I0_O)        0.045     0.827 r  basesoc_icap_count[3]_i_3/O
                         net (fo=1, routed)           0.000     0.827    basesoc_icap_count_icap_next_value0[3]
    SLICE_X40Y132        FDRE                                         r  basesoc_icap_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y131        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.419     0.419    icap_clk
    SLICE_X40Y132        FDRE                                         r  basesoc_icap_count_reg[3]/C
                         clock pessimism             -0.054     0.365    
    SLICE_X40Y132        FDRE (Hold_fdre_C_D)         0.121     0.486    basesoc_icap_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.486    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[16]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.947%)  route 0.317ns (63.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.459ns
    Source Clock Delay      (SCD):    0.328ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y131        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.328     0.328    icap_clk
    SLICE_X41Y133        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y133        FDRE (Prop_fdre_C_Q)         0.141     0.469 r  FSM_sequential_icap_resetinserter_state_reg[1]/Q
                         net (fo=50, routed)          0.142     0.612    icap_resetinserter_state[1]
    SLICE_X40Y133        LUT5 (Prop_lut5_I0_O)        0.045     0.657 r  ICAPE2_i_18/O
                         net (fo=1, routed)           0.175     0.832    ICAPE2_i_18_n_0
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[16]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y131        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.459     0.459    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000     0.459    
    ICAP_X0Y1            ICAPE2 (Hold_icape2_CLK_I[16])
                                                      0.000     0.459    ICAPE2
  -------------------------------------------------------------------
                         required time                         -0.459    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            FSM_sequential_icap_resetinserter_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.040%)  route 0.290ns (60.960%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.375ns
    Source Clock Delay      (SCD):    0.328ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y131        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.328     0.328    icap_clk
    SLICE_X41Y133        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y133        FDRE (Prop_fdre_C_Q)         0.141     0.469 r  FSM_sequential_icap_resetinserter_state_reg[2]/Q
                         net (fo=49, routed)          0.290     0.760    icap_resetinserter_state[2]
    SLICE_X41Y133        LUT5 (Prop_lut5_I0_O)        0.045     0.805 r  FSM_sequential_icap_resetinserter_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.805    FSM_sequential_icap_resetinserter_state[2]_i_1_n_0
    SLICE_X41Y133        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y131        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.375     0.375    icap_clk
    SLICE_X41Y133        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[2]/C
                         clock pessimism             -0.047     0.328    
    SLICE_X41Y133        FDRE (Hold_fdre_C_D)         0.091     0.419    FSM_sequential_icap_resetinserter_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.419    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[24]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.813%)  route 0.333ns (64.187%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.459ns
    Source Clock Delay      (SCD):    0.328ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y131        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.328     0.328    icap_clk
    SLICE_X41Y133        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y133        FDRE (Prop_fdre_C_Q)         0.141     0.469 r  FSM_sequential_icap_resetinserter_state_reg[1]/Q
                         net (fo=50, routed)          0.158     0.628    icap_resetinserter_state[1]
    SLICE_X40Y133        LUT5 (Prop_lut5_I0_O)        0.045     0.673 r  ICAPE2_i_10/O
                         net (fo=1, routed)           0.175     0.848    ICAPE2_i_10_n_0
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[24]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y131        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.459     0.459    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000     0.459    
    ICAP_X0Y1            ICAPE2 (Hold_icape2_CLK_I[24])
                                                      0.000     0.459    ICAPE2
  -------------------------------------------------------------------
                         required time                         -0.459    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            FSM_sequential_icap_resetinserter_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.231ns (42.967%)  route 0.307ns (57.033%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.375ns
    Source Clock Delay      (SCD):    0.328ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y131        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.328     0.328    icap_clk
    SLICE_X41Y133        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y133        FDRE (Prop_fdre_C_Q)         0.141     0.469 r  FSM_sequential_icap_resetinserter_state_reg[0]/Q
                         net (fo=49, routed)          0.191     0.660    icap_resetinserter_state[0]
    SLICE_X41Y132        LUT6 (Prop_lut6_I1_O)        0.045     0.705 r  FSM_sequential_icap_resetinserter_state[2]_i_2/O
                         net (fo=3, routed)           0.116     0.821    FSM_sequential_icap_resetinserter_state[2]_i_2_n_0
    SLICE_X41Y133        LUT5 (Prop_lut5_I1_O)        0.045     0.866 r  FSM_sequential_icap_resetinserter_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.866    FSM_sequential_icap_resetinserter_state[1]_i_1_n_0
    SLICE_X41Y133        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y131        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.375     0.375    icap_clk
    SLICE_X41Y133        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[1]/C
                         clock pessimism             -0.047     0.328    
    SLICE_X41Y133        FDRE (Hold_fdre_C_D)         0.092     0.420    FSM_sequential_icap_resetinserter_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.420    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[9]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.044%)  route 0.394ns (67.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.459ns
    Source Clock Delay      (SCD):    0.328ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y131        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.328     0.328    icap_clk
    SLICE_X41Y133        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y133        FDRE (Prop_fdre_C_Q)         0.141     0.469 r  FSM_sequential_icap_resetinserter_state_reg[2]/Q
                         net (fo=49, routed)          0.175     0.645    icap_resetinserter_state[2]
    SLICE_X41Y132        LUT6 (Prop_lut6_I2_O)        0.045     0.690 r  ICAPE2_i_25/O
                         net (fo=1, routed)           0.219     0.909    ICAPE2_i_25_n_0
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[9]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y131        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.459     0.459    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000     0.459    
    ICAP_X0Y1            ICAPE2 (Hold_icape2_CLK_I[9])
                                                      0.000     0.459    ICAPE2
  -------------------------------------------------------------------
                         required time                         -0.459    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.449    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         icap_clk
Waveform(ns):       { 0.000 64.000 }
Period(ns):         128.000
Sources:            { icap_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     ICAPE2/CLK  n/a            10.000        128.000     118.000    ICAP_X0Y1      ICAPE2/CLK
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X41Y133  FSM_sequential_icap_resetinserter_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X41Y133  FSM_sequential_icap_resetinserter_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X41Y133  FSM_sequential_icap_resetinserter_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X40Y133  basesoc_icap_count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X40Y133  basesoc_icap_count_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X40Y132  basesoc_icap_count_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X40Y132  basesoc_icap_count_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X38Y131  basesoc_icap_read_data_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X39Y131  basesoc_icap_read_data_reg[10]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X41Y133  FSM_sequential_icap_resetinserter_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X41Y133  FSM_sequential_icap_resetinserter_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X41Y133  FSM_sequential_icap_resetinserter_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X41Y133  FSM_sequential_icap_resetinserter_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X41Y133  FSM_sequential_icap_resetinserter_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X41Y133  FSM_sequential_icap_resetinserter_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X40Y133  basesoc_icap_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X40Y133  basesoc_icap_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X40Y133  basesoc_icap_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X40Y133  basesoc_icap_count_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X41Y133  FSM_sequential_icap_resetinserter_state_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X41Y133  FSM_sequential_icap_resetinserter_state_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X41Y133  FSM_sequential_icap_resetinserter_state_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X41Y133  FSM_sequential_icap_resetinserter_state_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X41Y133  FSM_sequential_icap_resetinserter_state_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X41Y133  FSM_sequential_icap_resetinserter_state_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X40Y133  basesoc_icap_count_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X40Y133  basesoc_icap_count_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X40Y133  basesoc_icap_count_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X40Y133  basesoc_icap_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  jtag_clk
  To Clock:  jtag_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.404ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.436ns  (logic 0.341ns (23.754%)  route 1.095ns (76.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.921     1.921    jtag_clk
    SLICE_X71Y161        FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y161        FDPE (Prop_fdpe_C_Q)         0.341     2.262 r  FDPE_6/Q
                         net (fo=1, routed)           1.095     3.356    impl_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X71Y161        FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BSCAN_X0Y0           BSCANE2                      0.000     2.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.616     3.616    jtag_clk
    SLICE_X71Y161        FDPE                                         r  FDPE_7/C
                         clock pessimism              0.305     3.921    
                         clock uncertainty           -0.035     3.885    
    SLICE_X71Y161        FDPE (Setup_fdpe_C_D)       -0.026     3.859    FDPE_7
  -------------------------------------------------------------------
                         required time                          3.859    
                         arrival time                          -3.356    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 FDPE_12/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.301ns  (logic 0.393ns (30.202%)  route 0.908ns (69.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.972     1.972    jtag_clk
    SLICE_X76Y163        FDPE                                         r  FDPE_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y163        FDPE (Prop_fdpe_C_Q)         0.393     2.365 r  FDPE_12/Q
                         net (fo=1, routed)           0.908     3.274    impl_xilinxasyncresetsynchronizerimpl6_rst_meta
    SLICE_X76Y163        FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BSCAN_X0Y0           BSCANE2                      0.000     2.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.660     3.660    jtag_clk
    SLICE_X76Y163        FDPE                                         r  FDPE_13/C
                         clock pessimism              0.312     3.972    
                         clock uncertainty           -0.035     3.937    
    SLICE_X76Y163        FDPE (Setup_fdpe_C_D)       -0.001     3.936    FDPE_13
  -------------------------------------------------------------------
                         required time                          3.936    
                         arrival time                          -3.274    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 FDPE_10/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.267ns  (logic 0.393ns (31.015%)  route 0.874ns (68.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.838     1.838    jtag_clk
    SLICE_X74Y164        FDPE                                         r  FDPE_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y164        FDPE (Prop_fdpe_C_Q)         0.393     2.231 r  FDPE_10/Q
                         net (fo=1, routed)           0.874     3.105    impl_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X74Y164        FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BSCAN_X0Y0           BSCANE2                      0.000     2.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.551     3.551    jtag_clk
    SLICE_X74Y164        FDPE                                         r  FDPE_11/C
                         clock pessimism              0.287     3.838    
                         clock uncertainty           -0.035     3.803    
    SLICE_X74Y164        FDPE (Setup_fdpe_C_D)       -0.001     3.802    FDPE_11
  -------------------------------------------------------------------
                         required time                          3.802    
                         arrival time                          -3.105    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             45.709ns  (required time - arrival time)
  Source:                 FSM_onehot_jtagphy_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.632ns (15.931%)  route 3.335ns (84.069%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 51.554 - 50.000 ) 
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          2.084     2.084    jtag_clk
    SLICE_X75Y161        FDRE                                         r  FSM_onehot_jtagphy_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y161        FDRE (Prop_fdre_C_Q)         0.341     2.425 r  FSM_onehot_jtagphy_state_reg[1]/Q
                         net (fo=20, routed)          1.683     4.108    FSM_onehot_jtagphy_state_reg_n_0_[1]
    SLICE_X74Y162        LUT2 (Prop_lut2_I0_O)        0.097     4.205 r  storage_2_reg_0_3_0_5_i_11/O
                         net (fo=1, routed)           0.458     4.663    storage_2_reg_0_3_0_5_i_11_n_0
    SLICE_X74Y163        LUT6 (Prop_lut6_I2_O)        0.097     4.760 r  storage_2_reg_0_3_0_5_i_8/O
                         net (fo=10, routed)          1.194     5.954    storage_2_reg_0_3_0_5_i_8_n_0
    SLICE_X73Y163        LUT2 (Prop_lut2_I0_O)        0.097     6.051 r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q[0]_i_1/O
                         net (fo=1, routed)           0.000     6.051    basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_next[0]
    SLICE_X73Y163        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.554    51.554    jtag_clk
    SLICE_X73Y163        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[0]/C
                         clock pessimism              0.211    51.765    
                         clock uncertainty           -0.035    51.729    
    SLICE_X73Y163        FDRE (Setup_fdre_C_D)        0.030    51.759    basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[0]
  -------------------------------------------------------------------
                         required time                         51.759    
                         arrival time                          -6.051    
  -------------------------------------------------------------------
                         slack                                 45.709    

Slack (MET) :             45.758ns  (required time - arrival time)
  Source:                 FSM_onehot_jtagphy_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.632ns (16.156%)  route 3.280ns (83.845%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 51.608 - 50.000 ) 
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          2.084     2.084    jtag_clk
    SLICE_X75Y161        FDRE                                         r  FSM_onehot_jtagphy_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y161        FDRE (Prop_fdre_C_Q)         0.341     2.425 r  FSM_onehot_jtagphy_state_reg[1]/Q
                         net (fo=20, routed)          1.683     4.108    FSM_onehot_jtagphy_state_reg_n_0_[1]
    SLICE_X74Y162        LUT2 (Prop_lut2_I0_O)        0.097     4.205 r  storage_2_reg_0_3_0_5_i_11/O
                         net (fo=1, routed)           0.458     4.663    storage_2_reg_0_3_0_5_i_11_n_0
    SLICE_X74Y163        LUT6 (Prop_lut6_I2_O)        0.097     4.760 r  storage_2_reg_0_3_0_5_i_8/O
                         net (fo=10, routed)          0.719     5.479    storage_2_reg_0_3_0_5/ADDRB1
    SLICE_X76Y161        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.097     5.576 r  storage_2_reg_0_3_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.420     5.996    storage_2_dat10[3]
    SLICE_X77Y162        FDRE                                         r  storage_2_dat1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.608    51.608    jtag_clk
    SLICE_X77Y162        FDRE                                         r  storage_2_dat1_reg[3]/C
                         clock pessimism              0.211    51.819    
                         clock uncertainty           -0.035    51.784    
    SLICE_X77Y162        FDRE (Setup_fdre_C_D)       -0.030    51.754    storage_2_dat1_reg[3]
  -------------------------------------------------------------------
                         required time                         51.754    
                         arrival time                          -5.996    
  -------------------------------------------------------------------
                         slack                                 45.758    

Slack (MET) :             45.776ns  (required time - arrival time)
  Source:                 FSM_onehot_jtagphy_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.635ns (15.775%)  route 3.390ns (84.225%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.760ns = ( 51.760 - 50.000 ) 
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          2.084     2.084    jtag_clk
    SLICE_X75Y161        FDRE                                         r  FSM_onehot_jtagphy_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y161        FDRE (Prop_fdre_C_Q)         0.341     2.425 r  FSM_onehot_jtagphy_state_reg[1]/Q
                         net (fo=20, routed)          1.683     4.108    FSM_onehot_jtagphy_state_reg_n_0_[1]
    SLICE_X74Y162        LUT2 (Prop_lut2_I0_O)        0.097     4.205 r  storage_2_reg_0_3_0_5_i_11/O
                         net (fo=1, routed)           0.458     4.663    storage_2_reg_0_3_0_5_i_11_n_0
    SLICE_X74Y163        LUT6 (Prop_lut6_I2_O)        0.097     4.760 r  storage_2_reg_0_3_0_5_i_8/O
                         net (fo=10, routed)          0.722     5.482    storage_2_reg_0_3_0_5/ADDRA1
    SLICE_X76Y161        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.100     5.582 r  storage_2_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           0.527     6.109    storage_2_dat10[0]
    SLICE_X75Y161        FDRE                                         r  storage_2_dat1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.760    51.760    jtag_clk
    SLICE_X75Y161        FDRE                                         r  storage_2_dat1_reg[0]/C
                         clock pessimism              0.324    52.084    
                         clock uncertainty           -0.035    52.048    
    SLICE_X75Y161        FDRE (Setup_fdre_C_D)       -0.163    51.885    storage_2_dat1_reg[0]
  -------------------------------------------------------------------
                         required time                         51.885    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                 45.776    

Slack (MET) :             45.824ns  (required time - arrival time)
  Source:                 FSM_onehot_jtagphy_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.635ns (16.475%)  route 3.219ns (83.525%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 51.680 - 50.000 ) 
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          2.084     2.084    jtag_clk
    SLICE_X75Y161        FDRE                                         r  FSM_onehot_jtagphy_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y161        FDRE (Prop_fdre_C_Q)         0.341     2.425 r  FSM_onehot_jtagphy_state_reg[1]/Q
                         net (fo=20, routed)          1.683     4.108    FSM_onehot_jtagphy_state_reg_n_0_[1]
    SLICE_X74Y162        LUT2 (Prop_lut2_I0_O)        0.097     4.205 r  storage_2_reg_0_3_0_5_i_11/O
                         net (fo=1, routed)           0.458     4.663    storage_2_reg_0_3_0_5_i_11_n_0
    SLICE_X74Y163        LUT6 (Prop_lut6_I2_O)        0.097     4.760 r  storage_2_reg_0_3_0_5_i_8/O
                         net (fo=10, routed)          0.715     5.475    storage_2_reg_0_3_6_7__0/DPRA1
    SLICE_X76Y162        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.100     5.575 r  storage_2_reg_0_3_6_7__0/DP/O
                         net (fo=1, routed)           0.363     5.938    storage_2_dat10[7]
    SLICE_X74Y162        FDRE                                         r  storage_2_dat1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.680    51.680    jtag_clk
    SLICE_X74Y162        FDRE                                         r  storage_2_dat1_reg[7]/C
                         clock pessimism              0.267    51.947    
                         clock uncertainty           -0.035    51.911    
    SLICE_X74Y162        FDRE (Setup_fdre_C_D)       -0.149    51.762    storage_2_dat1_reg[7]
  -------------------------------------------------------------------
                         required time                         51.762    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                 45.824    

Slack (MET) :             45.838ns  (required time - arrival time)
  Source:                 FSM_onehot_jtagphy_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.635ns (16.073%)  route 3.316ns (83.927%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.760ns = ( 51.760 - 50.000 ) 
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          2.084     2.084    jtag_clk
    SLICE_X75Y161        FDRE                                         r  FSM_onehot_jtagphy_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y161        FDRE (Prop_fdre_C_Q)         0.341     2.425 r  FSM_onehot_jtagphy_state_reg[1]/Q
                         net (fo=20, routed)          1.683     4.108    FSM_onehot_jtagphy_state_reg_n_0_[1]
    SLICE_X74Y162        LUT2 (Prop_lut2_I0_O)        0.097     4.205 r  storage_2_reg_0_3_0_5_i_11/O
                         net (fo=1, routed)           0.458     4.663    storage_2_reg_0_3_0_5_i_11_n_0
    SLICE_X74Y163        LUT6 (Prop_lut6_I2_O)        0.097     4.760 r  storage_2_reg_0_3_0_5_i_8/O
                         net (fo=10, routed)          0.818     5.578    storage_2_reg_0_3_0_5/ADDRC1
    SLICE_X76Y161        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.100     5.678 r  storage_2_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.356     6.034    storage_2_dat10[4]
    SLICE_X75Y161        FDRE                                         r  storage_2_dat1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.760    51.760    jtag_clk
    SLICE_X75Y161        FDRE                                         r  storage_2_dat1_reg[4]/C
                         clock pessimism              0.324    52.084    
                         clock uncertainty           -0.035    52.048    
    SLICE_X75Y161        FDRE (Setup_fdre_C_D)       -0.176    51.872    storage_2_dat1_reg[4]
  -------------------------------------------------------------------
                         required time                         51.872    
                         arrival time                          -6.034    
  -------------------------------------------------------------------
                         slack                                 45.838    

Slack (MET) :             45.847ns  (required time - arrival time)
  Source:                 FSM_onehot_jtagphy_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 0.633ns (16.543%)  route 3.193ns (83.457%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 51.680 - 50.000 ) 
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          2.084     2.084    jtag_clk
    SLICE_X75Y161        FDRE                                         r  FSM_onehot_jtagphy_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y161        FDRE (Prop_fdre_C_Q)         0.341     2.425 r  FSM_onehot_jtagphy_state_reg[1]/Q
                         net (fo=20, routed)          1.683     4.108    FSM_onehot_jtagphy_state_reg_n_0_[1]
    SLICE_X74Y162        LUT2 (Prop_lut2_I0_O)        0.097     4.205 r  storage_2_reg_0_3_0_5_i_11/O
                         net (fo=1, routed)           0.458     4.663    storage_2_reg_0_3_0_5_i_11_n_0
    SLICE_X74Y163        LUT6 (Prop_lut6_I2_O)        0.097     4.760 r  storage_2_reg_0_3_0_5_i_8/O
                         net (fo=10, routed)          0.719     5.479    storage_2_reg_0_3_0_5/ADDRB1
    SLICE_X76Y161        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.098     5.577 r  storage_2_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.333     5.910    storage_2_dat10[2]
    SLICE_X74Y162        FDRE                                         r  storage_2_dat1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.680    51.680    jtag_clk
    SLICE_X74Y162        FDRE                                         r  storage_2_dat1_reg[2]/C
                         clock pessimism              0.267    51.947    
                         clock uncertainty           -0.035    51.911    
    SLICE_X74Y162        FDRE (Setup_fdre_C_D)       -0.154    51.757    storage_2_dat1_reg[2]
  -------------------------------------------------------------------
                         required time                         51.757    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                 45.847    

Slack (MET) :             46.013ns  (required time - arrival time)
  Source:                 FSM_onehot_jtagphy_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.632ns (16.116%)  route 3.289ns (83.884%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.760ns = ( 51.760 - 50.000 ) 
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          2.084     2.084    jtag_clk
    SLICE_X75Y161        FDRE                                         r  FSM_onehot_jtagphy_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y161        FDRE (Prop_fdre_C_Q)         0.341     2.425 r  FSM_onehot_jtagphy_state_reg[1]/Q
                         net (fo=20, routed)          1.683     4.108    FSM_onehot_jtagphy_state_reg_n_0_[1]
    SLICE_X74Y162        LUT2 (Prop_lut2_I0_O)        0.097     4.205 r  storage_2_reg_0_3_0_5_i_11/O
                         net (fo=1, routed)           0.458     4.663    storage_2_reg_0_3_0_5_i_11_n_0
    SLICE_X74Y163        LUT6 (Prop_lut6_I2_O)        0.097     4.760 r  storage_2_reg_0_3_0_5_i_8/O
                         net (fo=10, routed)          0.818     5.578    storage_2_reg_0_3_0_5/ADDRC1
    SLICE_X76Y161        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.097     5.675 r  storage_2_reg_0_3_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.330     6.005    storage_2_dat10[5]
    SLICE_X75Y161        FDRE                                         r  storage_2_dat1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.760    51.760    jtag_clk
    SLICE_X75Y161        FDRE                                         r  storage_2_dat1_reg[5]/C
                         clock pessimism              0.324    52.084    
                         clock uncertainty           -0.035    52.048    
    SLICE_X75Y161        FDRE (Setup_fdre_C_D)       -0.030    52.018    storage_2_dat1_reg[5]
  -------------------------------------------------------------------
                         required time                         52.018    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                 46.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.148ns (39.076%)  route 0.231ns (60.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.165ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.994     0.994    jtag_clk
    SLICE_X74Y164        FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y164        FDPE (Prop_fdpe_C_Q)         0.148     1.142 r  FDPE_11/Q
                         net (fo=6, routed)           0.231     1.373    to1380_rst
    SLICE_X73Y163        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.165     1.165    jtag_clk
    SLICE_X73Y163        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[0]/C
                         clock pessimism             -0.125     1.040    
    SLICE_X73Y163        FDRE (Hold_fdre_C_R)        -0.071     0.969    basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.148ns (39.076%)  route 0.231ns (60.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.165ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.994     0.994    jtag_clk
    SLICE_X74Y164        FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y164        FDPE (Prop_fdpe_C_Q)         0.148     1.142 r  FDPE_11/Q
                         net (fo=6, routed)           0.231     1.373    to1380_rst
    SLICE_X73Y163        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.165     1.165    jtag_clk
    SLICE_X73Y163        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[1]/C
                         clock pessimism             -0.125     1.040    
    SLICE_X73Y163        FDRE (Hold_fdre_C_R)        -0.071     0.969    basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.148ns (39.076%)  route 0.231ns (60.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.165ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.994     0.994    jtag_clk
    SLICE_X74Y164        FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y164        FDPE (Prop_fdpe_C_Q)         0.148     1.142 r  FDPE_11/Q
                         net (fo=6, routed)           0.231     1.373    to1380_rst
    SLICE_X73Y163        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.165     1.165    jtag_clk
    SLICE_X73Y163        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[0]/C
                         clock pessimism             -0.125     1.040    
    SLICE_X73Y163        FDRE (Hold_fdre_C_R)        -0.071     0.969    basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 basesoc_basesoc_jtagbone_phy_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.227ns (34.833%)  route 0.425ns (65.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.054     1.054    jtag_clk
    SLICE_X75Y163        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y163        FDRE (Prop_fdre_C_Q)         0.128     1.182 r  basesoc_basesoc_jtagbone_phy_data_reg[7]/Q
                         net (fo=2, routed)           0.425     1.607    basesoc_basesoc_jtagbone_phy_data__0[7]
    SLICE_X75Y162        LUT4 (Prop_lut4_I0_O)        0.099     1.706 r  basesoc_basesoc_jtagbone_phy_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.706    basesoc_basesoc_jtagbone_phy_data_jtagphy_next_value1[6]
    SLICE_X75Y162        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.253     1.253    jtag_clk
    SLICE_X75Y162        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[6]/C
                         clock pessimism             -0.125     1.128    
    SLICE_X75Y162        FDRE (Hold_fdre_C_D)         0.092     1.220    basesoc_basesoc_jtagbone_phy_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 storage_2_dat1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.208ns (31.461%)  route 0.453ns (68.539%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    1.075ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.075     1.075    jtag_clk
    SLICE_X74Y162        FDRE                                         r  storage_2_dat1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y162        FDRE (Prop_fdre_C_Q)         0.164     1.239 r  storage_2_dat1_reg[7]/Q
                         net (fo=1, routed)           0.453     1.692    storage_2_dat1[7]
    SLICE_X75Y163        LUT4 (Prop_lut4_I2_O)        0.044     1.736 r  basesoc_basesoc_jtagbone_phy_data[7]_i_3/O
                         net (fo=1, routed)           0.000     1.736    basesoc_basesoc_jtagbone_phy_data_jtagphy_next_value1[7]
    SLICE_X75Y163        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.232     1.232    jtag_clk
    SLICE_X75Y163        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[7]/C
                         clock pessimism             -0.125     1.107    
    SLICE_X75Y163        FDRE (Hold_fdre_C_D)         0.107     1.214    basesoc_basesoc_jtagbone_phy_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.185ns (22.498%)  route 0.637ns (77.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.997     0.997    jtag_clk
    SLICE_X73Y163        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y163        FDRE (Prop_fdre_C_Q)         0.141     1.138 r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[1]/Q
                         net (fo=3, routed)           0.637     1.775    basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[1]
    SLICE_X73Y167        LUT3 (Prop_lut3_I1_O)        0.044     1.819 r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q[2]_i_1/O
                         net (fo=2, routed)           0.000     1.819    basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q[2]_i_1_n_0
    SLICE_X73Y167        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.335     1.335    jtag_clk
    SLICE_X73Y167        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[2]/C
                         clock pessimism             -0.139     1.196    
    SLICE_X73Y167        FDRE (Hold_fdre_C_D)         0.101     1.297    basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 basesoc_basesoc_jtagbone_phy_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.186ns (25.197%)  route 0.552ns (74.803%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.314ns
    Source Clock Delay      (SCD):    1.075ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.075     1.075    jtag_clk
    SLICE_X75Y162        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y162        FDRE (Prop_fdre_C_Q)         0.141     1.216 r  basesoc_basesoc_jtagbone_phy_data_reg[2]/Q
                         net (fo=2, routed)           0.552     1.768    basesoc_basesoc_jtagbone_phy_data__0[2]
    SLICE_X74Y161        LUT4 (Prop_lut4_I0_O)        0.045     1.813 r  basesoc_basesoc_jtagbone_phy_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.813    basesoc_basesoc_jtagbone_phy_data_jtagphy_next_value1[1]
    SLICE_X74Y161        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.314     1.314    jtag_clk
    SLICE_X74Y161        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[1]/C
                         clock pessimism             -0.155     1.159    
    SLICE_X74Y161        FDRE (Hold_fdre_C_D)         0.120     1.279    basesoc_basesoc_jtagbone_phy_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.148ns (21.773%)  route 0.532ns (78.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.994     0.994    jtag_clk
    SLICE_X74Y164        FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y164        FDPE (Prop_fdpe_C_Q)         0.148     1.142 r  FDPE_11/Q
                         net (fo=6, routed)           0.532     1.674    to1380_rst
    SLICE_X73Y167        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.335     1.335    jtag_clk
    SLICE_X73Y167        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[2]/C
                         clock pessimism             -0.125     1.210    
    SLICE_X73Y167        FDRE (Hold_fdre_C_R)        -0.071     1.139    basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.148ns (21.773%)  route 0.532ns (78.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.994     0.994    jtag_clk
    SLICE_X74Y164        FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y164        FDPE (Prop_fdpe_C_Q)         0.148     1.142 r  FDPE_11/Q
                         net (fo=6, routed)           0.532     1.674    to1380_rst
    SLICE_X73Y167        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.335     1.335    jtag_clk
    SLICE_X73Y167        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[1]/C
                         clock pessimism             -0.125     1.210    
    SLICE_X73Y167        FDRE (Hold_fdre_C_R)        -0.071     1.139    basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.148ns (21.773%)  route 0.532ns (78.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.994     0.994    jtag_clk
    SLICE_X74Y164        FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y164        FDPE (Prop_fdpe_C_Q)         0.148     1.142 r  FDPE_11/Q
                         net (fo=6, routed)           0.532     1.674    to1380_rst
    SLICE_X73Y167        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.335     1.335    jtag_clk
    SLICE_X73Y167        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[2]/C
                         clock pessimism             -0.125     1.210    
    SLICE_X73Y167        FDRE (Hold_fdre_C_R)        -0.071     1.139    basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.535    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         jtag_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { BSCANE2/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDPE/C      n/a            1.000         50.000      49.000     SLICE_X74Y164  FDPE_10/C
Min Period        n/a     FDPE/C      n/a            1.000         50.000      49.000     SLICE_X74Y164  FDPE_11/C
Min Period        n/a     FDPE/C      n/a            1.000         50.000      49.000     SLICE_X76Y163  FDPE_12/C
Min Period        n/a     FDPE/C      n/a            1.000         50.000      49.000     SLICE_X76Y163  FDPE_13/C
Min Period        n/a     FDPE/C      n/a            1.000         50.000      49.000     SLICE_X71Y161  FDPE_6/C
Min Period        n/a     FDPE/C      n/a            1.000         50.000      49.000     SLICE_X71Y161  FDPE_7/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X75Y161  FSM_onehot_jtagphy_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X75Y161  FSM_onehot_jtagphy_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X75Y163  basesoc_basesoc_jtagbone_phy_count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X75Y163  basesoc_basesoc_jtagbone_phy_count_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X74Y160  storage_3_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X74Y160  storage_3_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X74Y160  storage_3_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X74Y160  storage_3_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X74Y160  storage_3_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X74Y160  storage_3_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X74Y160  storage_3_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X74Y160  storage_3_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X74Y160  storage_3_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X74Y160  storage_3_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X74Y160  storage_3_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X74Y160  storage_3_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X74Y160  storage_3_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X74Y160  storage_3_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X74Y160  storage_3_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X74Y160  storage_3_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X74Y160  storage_3_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X74Y160  storage_3_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X74Y160  storage_3_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X74Y160  storage_3_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pcie_x1_m2_clk_p
  To Clock:  pcie_x1_m2_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pcie_x1_m2_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_x1_m2_clk_p }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.515         10.000      8.485      GTPE2_COMMON_X0Y1  GTPE2_COMMON/GTREFCLK0
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.219         10.000      8.781      IBUFDS_GTE2_X0Y2   IBUFDS_GTE2/I



---------------------------------------------------------------------------------------------------
From Clock:  rfic_clk
  To Clock:  rfic_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.984ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ia_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker0_data_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.989ns (30.378%)  route 2.267ns (69.622%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.185ns = ( 5.254 - 4.069 ) 
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         1.334     1.334    rfic_clk
    SLICE_X140Y131       FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y131       FDRE (Prop_fdre_C_Q)         0.393     1.727 r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[4]/Q
                         net (fo=2, routed)           0.960     2.686    basesoc_ad9361_ad9361phy_source_payload_ia_reg_n_0_[4]
    SLICE_X120Y133       LUT6 (Prop_lut6_I3_O)        0.097     2.783 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_5/O
                         net (fo=1, routed)           0.000     2.783    basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_5_n_0
    SLICE_X120Y133       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.185 r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.754     3.939    basesoc_ad9361rfic_ad9361prbschecker0_error0
    SLICE_X118Y131       LUT2 (Prop_lut2_I0_O)        0.097     4.036 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_1/O
                         net (fo=27, routed)          0.554     4.589    basesoc_ad9361rfic_ad9361prbschecker0_error
    SLICE_X118Y134       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=452, routed)         1.185     5.254    rfic_clk
    SLICE_X118Y134       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[15]/C
                         clock pessimism              0.060     5.313    
                         clock uncertainty           -0.035     5.278    
    SLICE_X118Y134       FDRE (Setup_fdre_C_R)       -0.314     4.964    basesoc_ad9361rfic_ad9361prbschecker0_data_reg[15]
  -------------------------------------------------------------------
                         required time                          4.964    
                         arrival time                          -4.589    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ia_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker0_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 0.989ns (31.211%)  route 2.180ns (68.789%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.184ns = ( 5.253 - 4.069 ) 
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         1.334     1.334    rfic_clk
    SLICE_X140Y131       FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y131       FDRE (Prop_fdre_C_Q)         0.393     1.727 r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[4]/Q
                         net (fo=2, routed)           0.960     2.686    basesoc_ad9361_ad9361phy_source_payload_ia_reg_n_0_[4]
    SLICE_X120Y133       LUT6 (Prop_lut6_I3_O)        0.097     2.783 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_5/O
                         net (fo=1, routed)           0.000     2.783    basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_5_n_0
    SLICE_X120Y133       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.185 r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.754     3.939    basesoc_ad9361rfic_ad9361prbschecker0_error0
    SLICE_X118Y131       LUT2 (Prop_lut2_I0_O)        0.097     4.036 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_1/O
                         net (fo=27, routed)          0.467     4.502    basesoc_ad9361rfic_ad9361prbschecker0_error
    SLICE_X116Y132       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=452, routed)         1.184     5.253    rfic_clk
    SLICE_X116Y132       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[0]/C
                         clock pessimism              0.060     5.312    
                         clock uncertainty           -0.035     5.277    
    SLICE_X116Y132       FDRE (Setup_fdre_C_R)       -0.373     4.904    basesoc_ad9361rfic_ad9361prbschecker0_count_reg[0]
  -------------------------------------------------------------------
                         required time                          4.904    
                         arrival time                          -4.502    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ib_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker1_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.997ns (32.644%)  route 2.057ns (67.356%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.179ns = ( 5.248 - 4.069 ) 
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         1.335     1.335    rfic_clk
    SLICE_X144Y131       FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y131       FDRE (Prop_fdre_C_Q)         0.393     1.728 r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[5]/Q
                         net (fo=2, routed)           1.022     2.750    basesoc_ad9361_ad9361phy_source_payload_ib_reg_n_0_[5]
    SLICE_X116Y131       LUT6 (Prop_lut6_I3_O)        0.097     2.847 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_5/O
                         net (fo=1, routed)           0.000     2.847    basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_5_n_0
    SLICE_X116Y131       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.249 r  basesoc_ad9361rfic_ad9361prbschecker1_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.507     3.755    basesoc_ad9361rfic_ad9361prbschecker1_error0
    SLICE_X118Y131       LUT2 (Prop_lut2_I1_O)        0.105     3.860 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_1/O
                         net (fo=27, routed)          0.528     4.389    basesoc_ad9361rfic_ad9361prbschecker1_error
    SLICE_X109Y130       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=452, routed)         1.179     5.248    rfic_clk
    SLICE_X109Y130       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_count_reg[1]/C
                         clock pessimism              0.060     5.307    
                         clock uncertainty           -0.035     5.272    
    SLICE_X109Y130       FDRE (Setup_fdre_C_R)       -0.456     4.816    basesoc_ad9361rfic_ad9361prbschecker1_count_reg[1]
  -------------------------------------------------------------------
                         required time                          4.816    
                         arrival time                          -4.389    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ib_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker1_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.997ns (32.644%)  route 2.057ns (67.356%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.179ns = ( 5.248 - 4.069 ) 
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         1.335     1.335    rfic_clk
    SLICE_X144Y131       FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y131       FDRE (Prop_fdre_C_Q)         0.393     1.728 r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[5]/Q
                         net (fo=2, routed)           1.022     2.750    basesoc_ad9361_ad9361phy_source_payload_ib_reg_n_0_[5]
    SLICE_X116Y131       LUT6 (Prop_lut6_I3_O)        0.097     2.847 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_5/O
                         net (fo=1, routed)           0.000     2.847    basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_5_n_0
    SLICE_X116Y131       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.249 r  basesoc_ad9361rfic_ad9361prbschecker1_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.507     3.755    basesoc_ad9361rfic_ad9361prbschecker1_error0
    SLICE_X118Y131       LUT2 (Prop_lut2_I1_O)        0.105     3.860 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_1/O
                         net (fo=27, routed)          0.528     4.389    basesoc_ad9361rfic_ad9361prbschecker1_error
    SLICE_X109Y130       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=452, routed)         1.179     5.248    rfic_clk
    SLICE_X109Y130       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_count_reg[2]/C
                         clock pessimism              0.060     5.307    
                         clock uncertainty           -0.035     5.272    
    SLICE_X109Y130       FDRE (Setup_fdre_C_R)       -0.456     4.816    basesoc_ad9361rfic_ad9361prbschecker1_count_reg[2]
  -------------------------------------------------------------------
                         required time                          4.816    
                         arrival time                          -4.389    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ib_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker1_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.997ns (32.644%)  route 2.057ns (67.356%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.179ns = ( 5.248 - 4.069 ) 
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         1.335     1.335    rfic_clk
    SLICE_X144Y131       FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y131       FDRE (Prop_fdre_C_Q)         0.393     1.728 r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[5]/Q
                         net (fo=2, routed)           1.022     2.750    basesoc_ad9361_ad9361phy_source_payload_ib_reg_n_0_[5]
    SLICE_X116Y131       LUT6 (Prop_lut6_I3_O)        0.097     2.847 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_5/O
                         net (fo=1, routed)           0.000     2.847    basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_5_n_0
    SLICE_X116Y131       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.249 r  basesoc_ad9361rfic_ad9361prbschecker1_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.507     3.755    basesoc_ad9361rfic_ad9361prbschecker1_error0
    SLICE_X118Y131       LUT2 (Prop_lut2_I1_O)        0.105     3.860 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_1/O
                         net (fo=27, routed)          0.528     4.389    basesoc_ad9361rfic_ad9361prbschecker1_error
    SLICE_X109Y130       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=452, routed)         1.179     5.248    rfic_clk
    SLICE_X109Y130       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_count_reg[3]/C
                         clock pessimism              0.060     5.307    
                         clock uncertainty           -0.035     5.272    
    SLICE_X109Y130       FDRE (Setup_fdre_C_R)       -0.456     4.816    basesoc_ad9361rfic_ad9361prbschecker1_count_reg[3]
  -------------------------------------------------------------------
                         required time                          4.816    
                         arrival time                          -4.389    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ib_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker1_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.997ns (32.644%)  route 2.057ns (67.356%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.179ns = ( 5.248 - 4.069 ) 
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         1.335     1.335    rfic_clk
    SLICE_X144Y131       FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y131       FDRE (Prop_fdre_C_Q)         0.393     1.728 r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[5]/Q
                         net (fo=2, routed)           1.022     2.750    basesoc_ad9361_ad9361phy_source_payload_ib_reg_n_0_[5]
    SLICE_X116Y131       LUT6 (Prop_lut6_I3_O)        0.097     2.847 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_5/O
                         net (fo=1, routed)           0.000     2.847    basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_5_n_0
    SLICE_X116Y131       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.249 r  basesoc_ad9361rfic_ad9361prbschecker1_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.507     3.755    basesoc_ad9361rfic_ad9361prbschecker1_error0
    SLICE_X118Y131       LUT2 (Prop_lut2_I1_O)        0.105     3.860 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_1/O
                         net (fo=27, routed)          0.528     4.389    basesoc_ad9361rfic_ad9361prbschecker1_error
    SLICE_X109Y130       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=452, routed)         1.179     5.248    rfic_clk
    SLICE_X109Y130       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_count_reg[4]/C
                         clock pessimism              0.060     5.307    
                         clock uncertainty           -0.035     5.272    
    SLICE_X109Y130       FDRE (Setup_fdre_C_R)       -0.456     4.816    basesoc_ad9361rfic_ad9361prbschecker1_count_reg[4]
  -------------------------------------------------------------------
                         required time                          4.816    
                         arrival time                          -4.389    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ib_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker1_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.997ns (32.644%)  route 2.057ns (67.356%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.179ns = ( 5.248 - 4.069 ) 
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         1.335     1.335    rfic_clk
    SLICE_X144Y131       FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y131       FDRE (Prop_fdre_C_Q)         0.393     1.728 r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[5]/Q
                         net (fo=2, routed)           1.022     2.750    basesoc_ad9361_ad9361phy_source_payload_ib_reg_n_0_[5]
    SLICE_X116Y131       LUT6 (Prop_lut6_I3_O)        0.097     2.847 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_5/O
                         net (fo=1, routed)           0.000     2.847    basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_5_n_0
    SLICE_X116Y131       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.249 r  basesoc_ad9361rfic_ad9361prbschecker1_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.507     3.755    basesoc_ad9361rfic_ad9361prbschecker1_error0
    SLICE_X118Y131       LUT2 (Prop_lut2_I1_O)        0.105     3.860 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_1/O
                         net (fo=27, routed)          0.528     4.389    basesoc_ad9361rfic_ad9361prbschecker1_error
    SLICE_X109Y130       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=452, routed)         1.179     5.248    rfic_clk
    SLICE_X109Y130       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_count_reg[5]/C
                         clock pessimism              0.060     5.307    
                         clock uncertainty           -0.035     5.272    
    SLICE_X109Y130       FDRE (Setup_fdre_C_R)       -0.456     4.816    basesoc_ad9361rfic_ad9361prbschecker1_count_reg[5]
  -------------------------------------------------------------------
                         required time                          4.816    
                         arrival time                          -4.389    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ia_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker0_count_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.989ns (31.122%)  route 2.189ns (68.878%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.184ns = ( 5.253 - 4.069 ) 
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         1.334     1.334    rfic_clk
    SLICE_X140Y131       FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y131       FDRE (Prop_fdre_C_Q)         0.393     1.727 r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[4]/Q
                         net (fo=2, routed)           0.960     2.686    basesoc_ad9361_ad9361phy_source_payload_ia_reg_n_0_[4]
    SLICE_X120Y133       LUT6 (Prop_lut6_I3_O)        0.097     2.783 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_5/O
                         net (fo=1, routed)           0.000     2.783    basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_5_n_0
    SLICE_X120Y133       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.185 r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.754     3.939    basesoc_ad9361rfic_ad9361prbschecker0_error0
    SLICE_X118Y131       LUT2 (Prop_lut2_I0_O)        0.097     4.036 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_1/O
                         net (fo=27, routed)          0.476     4.511    basesoc_ad9361rfic_ad9361prbschecker0_error
    SLICE_X118Y132       FDSE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=452, routed)         1.184     5.253    rfic_clk
    SLICE_X118Y132       FDSE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[10]/C
                         clock pessimism              0.060     5.312    
                         clock uncertainty           -0.035     5.277    
    SLICE_X118Y132       FDSE (Setup_fdse_C_S)       -0.314     4.963    basesoc_ad9361rfic_ad9361prbschecker0_count_reg[10]
  -------------------------------------------------------------------
                         required time                          4.963    
                         arrival time                          -4.511    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ia_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker0_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.989ns (31.122%)  route 2.189ns (68.878%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.184ns = ( 5.253 - 4.069 ) 
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         1.334     1.334    rfic_clk
    SLICE_X140Y131       FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y131       FDRE (Prop_fdre_C_Q)         0.393     1.727 r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[4]/Q
                         net (fo=2, routed)           0.960     2.686    basesoc_ad9361_ad9361phy_source_payload_ia_reg_n_0_[4]
    SLICE_X120Y133       LUT6 (Prop_lut6_I3_O)        0.097     2.783 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_5/O
                         net (fo=1, routed)           0.000     2.783    basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_5_n_0
    SLICE_X120Y133       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.185 r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.754     3.939    basesoc_ad9361rfic_ad9361prbschecker0_error0
    SLICE_X118Y131       LUT2 (Prop_lut2_I0_O)        0.097     4.036 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_1/O
                         net (fo=27, routed)          0.476     4.511    basesoc_ad9361rfic_ad9361prbschecker0_error
    SLICE_X118Y132       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=452, routed)         1.184     5.253    rfic_clk
    SLICE_X118Y132       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[6]/C
                         clock pessimism              0.060     5.312    
                         clock uncertainty           -0.035     5.277    
    SLICE_X118Y132       FDRE (Setup_fdre_C_R)       -0.314     4.963    basesoc_ad9361rfic_ad9361prbschecker0_count_reg[6]
  -------------------------------------------------------------------
                         required time                          4.963    
                         arrival time                          -4.511    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ia_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker0_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.989ns (31.122%)  route 2.189ns (68.878%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.184ns = ( 5.253 - 4.069 ) 
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         1.334     1.334    rfic_clk
    SLICE_X140Y131       FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y131       FDRE (Prop_fdre_C_Q)         0.393     1.727 r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[4]/Q
                         net (fo=2, routed)           0.960     2.686    basesoc_ad9361_ad9361phy_source_payload_ia_reg_n_0_[4]
    SLICE_X120Y133       LUT6 (Prop_lut6_I3_O)        0.097     2.783 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_5/O
                         net (fo=1, routed)           0.000     2.783    basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_5_n_0
    SLICE_X120Y133       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.185 r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.754     3.939    basesoc_ad9361rfic_ad9361prbschecker0_error0
    SLICE_X118Y131       LUT2 (Prop_lut2_I0_O)        0.097     4.036 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_1/O
                         net (fo=27, routed)          0.476     4.511    basesoc_ad9361rfic_ad9361prbschecker0_error
    SLICE_X118Y132       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=452, routed)         1.184     5.253    rfic_clk
    SLICE_X118Y132       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[7]/C
                         clock pessimism              0.060     5.312    
                         clock uncertainty           -0.035     5.277    
    SLICE_X118Y132       FDRE (Setup_fdre_C_R)       -0.314     4.963    basesoc_ad9361rfic_ad9361prbschecker0_count_reg[7]
  -------------------------------------------------------------------
                         required time                          4.963    
                         arrival time                          -4.511    
  -------------------------------------------------------------------
                         slack                                  0.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement3_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_clkmeasurement3_latch_value_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.013%)  route 0.066ns (31.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.585     0.585    rfic_clk
    SLICE_X105Y161       FDRE                                         r  basesoc_clkmeasurement3_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y161       FDRE (Prop_fdre_C_Q)         0.141     0.726 r  basesoc_clkmeasurement3_counter_reg[10]/Q
                         net (fo=2, routed)           0.066     0.792    basesoc_clkmeasurement3_counter_reg[10]
    SLICE_X104Y161       FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.855     0.855    rfic_clk
    SLICE_X104Y161       FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[10]/C
                         clock pessimism             -0.258     0.598    
    SLICE_X104Y161       FDRE (Hold_fdre_C_D)         0.075     0.673    basesoc_clkmeasurement3_latch_value_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 FDPE_42/C
                            (rising edge-triggered cell FDPE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            FDPE_43/D
                            (rising edge-triggered cell FDPE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.582     0.582    rfic_clk
    SLICE_X105Y131       FDPE                                         r  FDPE_42/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y131       FDPE (Prop_fdpe_C_Q)         0.141     0.723 r  FDPE_42/Q
                         net (fo=1, routed)           0.055     0.777    impl_xilinxasyncresetsynchronizerimpl21_rst_meta
    SLICE_X105Y131       FDPE                                         r  FDPE_43/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.851     0.851    rfic_clk
    SLICE_X105Y131       FDPE                                         r  FDPE_43/C
                         clock pessimism             -0.269     0.582    
    SLICE_X105Y131       FDPE (Hold_fdpe_C_D)         0.075     0.657    FDPE_43
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 FDPE_40/C
                            (rising edge-triggered cell FDPE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            FDPE_41/D
                            (rising edge-triggered cell FDPE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.211%)  route 0.063ns (30.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.587     0.587    rfic_clk
    SLICE_X106Y156       FDPE                                         r  FDPE_40/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y156       FDPE (Prop_fdpe_C_Q)         0.141     0.728 r  FDPE_40/Q
                         net (fo=1, routed)           0.063     0.790    impl_xilinxasyncresetsynchronizerimpl20_rst_meta
    SLICE_X106Y156       FDPE                                         r  FDPE_41/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.857     0.857    rfic_clk
    SLICE_X106Y156       FDPE                                         r  FDPE_41/C
                         clock pessimism             -0.271     0.587    
    SLICE_X106Y156       FDPE (Hold_fdpe_C_D)         0.075     0.662    FDPE_41
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 FDPE_52/C
                            (rising edge-triggered cell FDPE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            FDPE_53/D
                            (rising edge-triggered cell FDPE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.211%)  route 0.063ns (30.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.575     0.575    rfic_clk
    SLICE_X106Y173       FDPE                                         r  FDPE_52/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y173       FDPE (Prop_fdpe_C_Q)         0.141     0.716 r  FDPE_52/Q
                         net (fo=1, routed)           0.063     0.778    impl_xilinxasyncresetsynchronizerimpl26_rst_meta
    SLICE_X106Y173       FDPE                                         r  FDPE_53/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.842     0.842    rfic_clk
    SLICE_X106Y173       FDPE                                         r  FDPE_53/C
                         clock pessimism             -0.268     0.575    
    SLICE_X106Y173       FDPE (Hold_fdpe_C_D)         0.075     0.650    FDPE_53
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 basesoc_ad9361_ad9361phy_rx_data_ib_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361_ad9361phy_source_payload_ib_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.610     0.610    rfic_clk
    SLICE_X141Y130       FDRE                                         r  basesoc_ad9361_ad9361phy_rx_data_ib_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y130       FDRE (Prop_fdre_C_Q)         0.141     0.751 r  basesoc_ad9361_ad9361phy_rx_data_ib_reg[7]/Q
                         net (fo=1, routed)           0.086     0.837    basesoc_ad9361_ad9361phy_rx_data_ib[7]
    SLICE_X140Y130       LUT4 (Prop_lut4_I3_O)        0.045     0.882 r  basesoc_ad9361_ad9361phy_source_payload_ib[7]_i_1/O
                         net (fo=1, routed)           0.000     0.882    basesoc_ad9361_ad9361phy_source_payload_ib[7]_i_1_n_0
    SLICE_X140Y130       FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.880     0.880    rfic_clk
    SLICE_X140Y130       FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[7]/C
                         clock pessimism             -0.257     0.623    
    SLICE_X140Y130       FDRE (Hold_fdre_C_D)         0.120     0.743    basesoc_ad9361_ad9361phy_source_payload_ib_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement3_counter_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_clkmeasurement3_latch_value_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.298%)  route 0.105ns (42.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.578     0.578    rfic_clk
    SLICE_X105Y170       FDRE                                         r  basesoc_clkmeasurement3_counter_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y170       FDRE (Prop_fdre_C_Q)         0.141     0.719 r  basesoc_clkmeasurement3_counter_reg[45]/Q
                         net (fo=2, routed)           0.105     0.824    basesoc_clkmeasurement3_counter_reg[45]
    SLICE_X106Y169       FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.847     0.847    rfic_clk
    SLICE_X106Y169       FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[45]/C
                         clock pessimism             -0.255     0.593    
    SLICE_X106Y169       FDRE (Hold_fdre_C_D)         0.066     0.659    basesoc_clkmeasurement3_latch_value_reg[45]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement3_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_clkmeasurement3_latch_value_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.722%)  route 0.117ns (45.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.583     0.583    rfic_clk
    SLICE_X105Y163       FDRE                                         r  basesoc_clkmeasurement3_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y163       FDRE (Prop_fdre_C_Q)         0.141     0.724 r  basesoc_clkmeasurement3_counter_reg[17]/Q
                         net (fo=2, routed)           0.117     0.840    basesoc_clkmeasurement3_counter_reg[17]
    SLICE_X104Y164       FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.852     0.852    rfic_clk
    SLICE_X104Y164       FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[17]/C
                         clock pessimism             -0.255     0.598    
    SLICE_X104Y164       FDRE (Hold_fdre_C_D)         0.076     0.674    basesoc_clkmeasurement3_latch_value_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement3_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_clkmeasurement3_latch_value_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.301%)  route 0.119ns (45.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.585     0.585    rfic_clk
    SLICE_X105Y161       FDRE                                         r  basesoc_clkmeasurement3_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y161       FDRE (Prop_fdre_C_Q)         0.141     0.726 r  basesoc_clkmeasurement3_counter_reg[11]/Q
                         net (fo=2, routed)           0.119     0.844    basesoc_clkmeasurement3_counter_reg[11]
    SLICE_X104Y162       FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.854     0.854    rfic_clk
    SLICE_X104Y162       FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[11]/C
                         clock pessimism             -0.255     0.599    
    SLICE_X104Y162       FDRE (Hold_fdre_C_D)         0.075     0.674    basesoc_clkmeasurement3_latch_value_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 basesoc_ad9361rfic_ad9361prbschecker0_data_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker0_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.128ns (61.976%)  route 0.079ns (38.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.588     0.588    rfic_clk
    SLICE_X118Y133       FDSE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y133       FDSE (Prop_fdse_C_Q)         0.128     0.716 r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[9]/Q
                         net (fo=3, routed)           0.079     0.794    basesoc_ad9361rfic_ad9361prbschecker0_data_reg_n_0_[9]
    SLICE_X119Y133       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.857     0.857    rfic_clk
    SLICE_X119Y133       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[10]/C
                         clock pessimism             -0.256     0.601    
    SLICE_X119Y133       FDRE (Hold_fdre_C_D)         0.022     0.623    basesoc_ad9361rfic_ad9361prbschecker0_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement3_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_clkmeasurement3_latch_value_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.388%)  route 0.123ns (46.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.584     0.584    rfic_clk
    SLICE_X105Y162       FDRE                                         r  basesoc_clkmeasurement3_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y162       FDRE (Prop_fdre_C_Q)         0.141     0.725 r  basesoc_clkmeasurement3_counter_reg[14]/Q
                         net (fo=2, routed)           0.123     0.848    basesoc_clkmeasurement3_counter_reg[14]
    SLICE_X104Y164       FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.852     0.852    rfic_clk
    SLICE_X104Y164       FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[14]/C
                         clock pessimism             -0.255     0.598    
    SLICE_X104Y164       FDRE (Hold_fdre_C_D)         0.076     0.674    basesoc_clkmeasurement3_latch_value_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rfic_clk
Waveform(ns):       { 0.000 2.034 }
Period(ns):         4.069
Sources:            { BUFG_8/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X1Y110   IDDR/C
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X1Y118   IDDR_1/C
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X1Y120   IDDR_2/C
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X1Y114   IDDR_3/C
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X1Y112   IDDR_4/C
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X1Y102   IDDR_5/C
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X1Y108   IDDR_6/C
Min Period        n/a     ODDR/C      n/a            1.263         4.069       2.806      OLOGIC_X1Y122   ODDR/C
Min Period        n/a     ODDR/C      n/a            1.263         4.069       2.806      OLOGIC_X1Y106   ODDR_1/C
Min Period        n/a     ODDR/C      n/a            1.263         4.069       2.806      OLOGIC_X1Y138   ODDR_2/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X100Y133  storage_14_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         2.035       0.985      SLICE_X100Y133  storage_14_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X100Y133  storage_14_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         2.035       0.985      SLICE_X100Y133  storage_14_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X100Y133  storage_14_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         2.035       0.985      SLICE_X100Y133  storage_14_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X100Y133  storage_14_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         2.035       0.985      SLICE_X100Y133  storage_14_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X100Y133  storage_14_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         2.035       0.985      SLICE_X100Y133  storage_14_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X100Y133  storage_14_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X100Y133  storage_14_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X100Y133  storage_14_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X100Y133  storage_14_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X100Y133  storage_14_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X100Y133  storage_14_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X100Y133  storage_14_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X100Y133  storage_14_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X100Y133  storage_14_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X100Y133  storage_14_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  si5351_clk0
  To Clock:  si5351_clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.682ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 FDPE_50/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            FDPE_51/D
                            (rising edge-triggered cell FDPE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.500ns  (logic 0.393ns (26.197%)  route 1.107ns (73.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    3.679ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.389     3.679    clk2_counter_clk
    SLICE_X90Y177        FDPE                                         r  FDPE_50/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y177        FDPE (Prop_fdpe_C_Q)         0.393     4.072 r  FDPE_50/Q
                         net (fo=1, routed)           1.107     5.179    impl_xilinxasyncresetsynchronizerimpl25_rst_meta
    SLICE_X90Y177        FDPE                                         r  FDPE_51/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    J19                                               0.000     2.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     2.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223     3.223 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.037     5.260    clk2_counter_clk
    SLICE_X90Y177        FDPE                                         r  FDPE_51/C
                         clock pessimism              0.419     5.679    
                         clock uncertainty           -0.035     5.643    
    SLICE_X90Y177        FDPE (Setup_fdpe_C_D)       -0.001     5.642    FDPE_51
  -------------------------------------------------------------------
                         required time                          5.642    
                         arrival time                          -5.179    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             21.850ns  (required time - arrival time)
  Source:                 basesoc_clkmeasurement2_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_counter_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 2.313ns (61.627%)  route 1.440ns (38.373%))
  Logic Levels:           17  (CARRY4=16 LUT1=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.266ns = ( 29.307 - 26.041 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.562     3.852    clk2_counter_clk
    SLICE_X89Y162        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y162        FDRE (Prop_fdre_C_Q)         0.341     4.193 f  basesoc_clkmeasurement2_counter_reg[0]/Q
                         net (fo=2, routed)           1.433     5.626    basesoc_clkmeasurement2_counter_reg[0]
    SLICE_X89Y162        LUT1 (Prop_lut1_I0_O)        0.097     5.723 r  basesoc_clkmeasurement2_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     5.723    basesoc_clkmeasurement2_counter[0]_i_2_n_0
    SLICE_X89Y162        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.118 r  basesoc_clkmeasurement2_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.118    basesoc_clkmeasurement2_counter_reg[0]_i_1_n_0
    SLICE_X89Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.207 r  basesoc_clkmeasurement2_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.207    basesoc_clkmeasurement2_counter_reg[4]_i_1_n_0
    SLICE_X89Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.296 r  basesoc_clkmeasurement2_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.296    basesoc_clkmeasurement2_counter_reg[8]_i_1_n_0
    SLICE_X89Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.385 r  basesoc_clkmeasurement2_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.385    basesoc_clkmeasurement2_counter_reg[12]_i_1_n_0
    SLICE_X89Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.474 r  basesoc_clkmeasurement2_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.474    basesoc_clkmeasurement2_counter_reg[16]_i_1_n_0
    SLICE_X89Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.563 r  basesoc_clkmeasurement2_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.563    basesoc_clkmeasurement2_counter_reg[20]_i_1_n_0
    SLICE_X89Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.652 r  basesoc_clkmeasurement2_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.652    basesoc_clkmeasurement2_counter_reg[24]_i_1_n_0
    SLICE_X89Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.741 r  basesoc_clkmeasurement2_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.741    basesoc_clkmeasurement2_counter_reg[28]_i_1_n_0
    SLICE_X89Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.830 r  basesoc_clkmeasurement2_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.830    basesoc_clkmeasurement2_counter_reg[32]_i_1_n_0
    SLICE_X89Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.919 r  basesoc_clkmeasurement2_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    basesoc_clkmeasurement2_counter_reg[36]_i_1_n_0
    SLICE_X89Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.008 r  basesoc_clkmeasurement2_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.008    basesoc_clkmeasurement2_counter_reg[40]_i_1_n_0
    SLICE_X89Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.097 r  basesoc_clkmeasurement2_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.097    basesoc_clkmeasurement2_counter_reg[44]_i_1_n_0
    SLICE_X89Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.186 r  basesoc_clkmeasurement2_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.007     7.194    basesoc_clkmeasurement2_counter_reg[48]_i_1_n_0
    SLICE_X89Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.283 r  basesoc_clkmeasurement2_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.283    basesoc_clkmeasurement2_counter_reg[52]_i_1_n_0
    SLICE_X89Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.372 r  basesoc_clkmeasurement2_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.372    basesoc_clkmeasurement2_counter_reg[56]_i_1_n_0
    SLICE_X89Y177        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.606 r  basesoc_clkmeasurement2_counter_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.606    basesoc_clkmeasurement2_counter_reg[60]_i_1_n_4
    SLICE_X89Y177        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.043    29.307    clk2_counter_clk
    SLICE_X89Y177        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[63]/C
                         clock pessimism              0.128    29.435    
                         clock uncertainty           -0.035    29.399    
    SLICE_X89Y177        FDRE (Setup_fdre_C_D)        0.056    29.455    basesoc_clkmeasurement2_counter_reg[63]
  -------------------------------------------------------------------
                         required time                         29.455    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                 21.850    

Slack (MET) :             21.854ns  (required time - arrival time)
  Source:                 basesoc_clkmeasurement2_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_counter_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 2.309ns (61.586%)  route 1.440ns (38.414%))
  Logic Levels:           17  (CARRY4=16 LUT1=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.266ns = ( 29.307 - 26.041 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.562     3.852    clk2_counter_clk
    SLICE_X89Y162        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y162        FDRE (Prop_fdre_C_Q)         0.341     4.193 f  basesoc_clkmeasurement2_counter_reg[0]/Q
                         net (fo=2, routed)           1.433     5.626    basesoc_clkmeasurement2_counter_reg[0]
    SLICE_X89Y162        LUT1 (Prop_lut1_I0_O)        0.097     5.723 r  basesoc_clkmeasurement2_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     5.723    basesoc_clkmeasurement2_counter[0]_i_2_n_0
    SLICE_X89Y162        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.118 r  basesoc_clkmeasurement2_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.118    basesoc_clkmeasurement2_counter_reg[0]_i_1_n_0
    SLICE_X89Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.207 r  basesoc_clkmeasurement2_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.207    basesoc_clkmeasurement2_counter_reg[4]_i_1_n_0
    SLICE_X89Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.296 r  basesoc_clkmeasurement2_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.296    basesoc_clkmeasurement2_counter_reg[8]_i_1_n_0
    SLICE_X89Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.385 r  basesoc_clkmeasurement2_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.385    basesoc_clkmeasurement2_counter_reg[12]_i_1_n_0
    SLICE_X89Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.474 r  basesoc_clkmeasurement2_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.474    basesoc_clkmeasurement2_counter_reg[16]_i_1_n_0
    SLICE_X89Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.563 r  basesoc_clkmeasurement2_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.563    basesoc_clkmeasurement2_counter_reg[20]_i_1_n_0
    SLICE_X89Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.652 r  basesoc_clkmeasurement2_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.652    basesoc_clkmeasurement2_counter_reg[24]_i_1_n_0
    SLICE_X89Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.741 r  basesoc_clkmeasurement2_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.741    basesoc_clkmeasurement2_counter_reg[28]_i_1_n_0
    SLICE_X89Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.830 r  basesoc_clkmeasurement2_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.830    basesoc_clkmeasurement2_counter_reg[32]_i_1_n_0
    SLICE_X89Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.919 r  basesoc_clkmeasurement2_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    basesoc_clkmeasurement2_counter_reg[36]_i_1_n_0
    SLICE_X89Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.008 r  basesoc_clkmeasurement2_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.008    basesoc_clkmeasurement2_counter_reg[40]_i_1_n_0
    SLICE_X89Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.097 r  basesoc_clkmeasurement2_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.097    basesoc_clkmeasurement2_counter_reg[44]_i_1_n_0
    SLICE_X89Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.186 r  basesoc_clkmeasurement2_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.007     7.194    basesoc_clkmeasurement2_counter_reg[48]_i_1_n_0
    SLICE_X89Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.283 r  basesoc_clkmeasurement2_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.283    basesoc_clkmeasurement2_counter_reg[52]_i_1_n_0
    SLICE_X89Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.372 r  basesoc_clkmeasurement2_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.372    basesoc_clkmeasurement2_counter_reg[56]_i_1_n_0
    SLICE_X89Y177        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.602 r  basesoc_clkmeasurement2_counter_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.602    basesoc_clkmeasurement2_counter_reg[60]_i_1_n_6
    SLICE_X89Y177        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.043    29.307    clk2_counter_clk
    SLICE_X89Y177        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[61]/C
                         clock pessimism              0.128    29.435    
                         clock uncertainty           -0.035    29.399    
    SLICE_X89Y177        FDRE (Setup_fdre_C_D)        0.056    29.455    basesoc_clkmeasurement2_counter_reg[61]
  -------------------------------------------------------------------
                         required time                         29.455    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                 21.854    

Slack (MET) :             21.861ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.528ns (13.701%)  route 3.326ns (86.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.266ns = ( 29.307 - 26.041 ) 
    Source Clock Delay      (SCD):    3.566ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.276     3.566    clk2_counter_clk
    SLICE_X81Y162        FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y162        FDRE (Prop_fdre_C_Q)         0.313     3.879 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           1.219     5.098    impl_xilinxmultiregimpl45_regs1
    SLICE_X81Y162        LUT2 (Prop_lut2_I1_O)        0.215     5.313 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          2.107     7.420    basesoc_clkmeasurement2_o
    SLICE_X88Y177        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.043    29.307    clk2_counter_clk
    SLICE_X88Y177        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[48]/C
                         clock pessimism              0.128    29.435    
                         clock uncertainty           -0.035    29.399    
    SLICE_X88Y177        FDRE (Setup_fdre_C_CE)      -0.119    29.280    basesoc_clkmeasurement2_latch_value_reg[48]
  -------------------------------------------------------------------
                         required time                         29.280    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                 21.861    

Slack (MET) :             21.861ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.528ns (13.701%)  route 3.326ns (86.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.266ns = ( 29.307 - 26.041 ) 
    Source Clock Delay      (SCD):    3.566ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.276     3.566    clk2_counter_clk
    SLICE_X81Y162        FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y162        FDRE (Prop_fdre_C_Q)         0.313     3.879 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           1.219     5.098    impl_xilinxmultiregimpl45_regs1
    SLICE_X81Y162        LUT2 (Prop_lut2_I1_O)        0.215     5.313 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          2.107     7.420    basesoc_clkmeasurement2_o
    SLICE_X88Y177        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.043    29.307    clk2_counter_clk
    SLICE_X88Y177        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[51]/C
                         clock pessimism              0.128    29.435    
                         clock uncertainty           -0.035    29.399    
    SLICE_X88Y177        FDRE (Setup_fdre_C_CE)      -0.119    29.280    basesoc_clkmeasurement2_latch_value_reg[51]
  -------------------------------------------------------------------
                         required time                         29.280    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                 21.861    

Slack (MET) :             21.861ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.528ns (13.701%)  route 3.326ns (86.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.266ns = ( 29.307 - 26.041 ) 
    Source Clock Delay      (SCD):    3.566ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.276     3.566    clk2_counter_clk
    SLICE_X81Y162        FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y162        FDRE (Prop_fdre_C_Q)         0.313     3.879 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           1.219     5.098    impl_xilinxmultiregimpl45_regs1
    SLICE_X81Y162        LUT2 (Prop_lut2_I1_O)        0.215     5.313 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          2.107     7.420    basesoc_clkmeasurement2_o
    SLICE_X88Y177        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.043    29.307    clk2_counter_clk
    SLICE_X88Y177        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[56]/C
                         clock pessimism              0.128    29.435    
                         clock uncertainty           -0.035    29.399    
    SLICE_X88Y177        FDRE (Setup_fdre_C_CE)      -0.119    29.280    basesoc_clkmeasurement2_latch_value_reg[56]
  -------------------------------------------------------------------
                         required time                         29.280    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                 21.861    

Slack (MET) :             21.861ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.528ns (13.701%)  route 3.326ns (86.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.266ns = ( 29.307 - 26.041 ) 
    Source Clock Delay      (SCD):    3.566ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.276     3.566    clk2_counter_clk
    SLICE_X81Y162        FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y162        FDRE (Prop_fdre_C_Q)         0.313     3.879 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           1.219     5.098    impl_xilinxmultiregimpl45_regs1
    SLICE_X81Y162        LUT2 (Prop_lut2_I1_O)        0.215     5.313 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          2.107     7.420    basesoc_clkmeasurement2_o
    SLICE_X88Y177        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.043    29.307    clk2_counter_clk
    SLICE_X88Y177        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[59]/C
                         clock pessimism              0.128    29.435    
                         clock uncertainty           -0.035    29.399    
    SLICE_X88Y177        FDRE (Setup_fdre_C_CE)      -0.119    29.280    basesoc_clkmeasurement2_latch_value_reg[59]
  -------------------------------------------------------------------
                         required time                         29.280    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                 21.861    

Slack (MET) :             21.861ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.528ns (13.701%)  route 3.326ns (86.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.266ns = ( 29.307 - 26.041 ) 
    Source Clock Delay      (SCD):    3.566ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.276     3.566    clk2_counter_clk
    SLICE_X81Y162        FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y162        FDRE (Prop_fdre_C_Q)         0.313     3.879 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           1.219     5.098    impl_xilinxmultiregimpl45_regs1
    SLICE_X81Y162        LUT2 (Prop_lut2_I1_O)        0.215     5.313 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          2.107     7.420    basesoc_clkmeasurement2_o
    SLICE_X88Y177        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.043    29.307    clk2_counter_clk
    SLICE_X88Y177        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[61]/C
                         clock pessimism              0.128    29.435    
                         clock uncertainty           -0.035    29.399    
    SLICE_X88Y177        FDRE (Setup_fdre_C_CE)      -0.119    29.280    basesoc_clkmeasurement2_latch_value_reg[61]
  -------------------------------------------------------------------
                         required time                         29.280    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                 21.861    

Slack (MET) :             21.861ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.528ns (13.701%)  route 3.326ns (86.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.266ns = ( 29.307 - 26.041 ) 
    Source Clock Delay      (SCD):    3.566ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.276     3.566    clk2_counter_clk
    SLICE_X81Y162        FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y162        FDRE (Prop_fdre_C_Q)         0.313     3.879 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           1.219     5.098    impl_xilinxmultiregimpl45_regs1
    SLICE_X81Y162        LUT2 (Prop_lut2_I1_O)        0.215     5.313 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          2.107     7.420    basesoc_clkmeasurement2_o
    SLICE_X88Y177        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.043    29.307    clk2_counter_clk
    SLICE_X88Y177        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[62]/C
                         clock pessimism              0.128    29.435    
                         clock uncertainty           -0.035    29.399    
    SLICE_X88Y177        FDRE (Setup_fdre_C_CE)      -0.119    29.280    basesoc_clkmeasurement2_latch_value_reg[62]
  -------------------------------------------------------------------
                         required time                         29.280    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                 21.861    

Slack (MET) :             21.861ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[63]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.528ns (13.701%)  route 3.326ns (86.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.266ns = ( 29.307 - 26.041 ) 
    Source Clock Delay      (SCD):    3.566ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.276     3.566    clk2_counter_clk
    SLICE_X81Y162        FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y162        FDRE (Prop_fdre_C_Q)         0.313     3.879 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           1.219     5.098    impl_xilinxmultiregimpl45_regs1
    SLICE_X81Y162        LUT2 (Prop_lut2_I1_O)        0.215     5.313 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          2.107     7.420    basesoc_clkmeasurement2_o
    SLICE_X88Y177        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[63]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.043    29.307    clk2_counter_clk
    SLICE_X88Y177        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[63]/C
                         clock pessimism              0.128    29.435    
                         clock uncertainty           -0.035    29.399    
    SLICE_X88Y177        FDRE (Setup_fdre_C_CE)      -0.119    29.280    basesoc_clkmeasurement2_latch_value_reg[63]
  -------------------------------------------------------------------
                         required time                         29.280    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                 21.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.141ns (14.735%)  route 0.816ns (85.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.368     1.578    clk2_counter_clk
    SLICE_X89Y176        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y176        FDRE (Prop_fdre_C_Q)         0.141     1.719 r  basesoc_clkmeasurement2_counter_reg[59]/Q
                         net (fo=2, routed)           0.816     2.535    basesoc_clkmeasurement2_counter_reg[59]
    SLICE_X88Y177        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.621     2.018    clk2_counter_clk
    SLICE_X88Y177        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[59]/C
                         clock pessimism             -0.228     1.790    
    SLICE_X88Y177        FDRE (Hold_fdre_C_D)         0.063     1.853    basesoc_clkmeasurement2_latch_value_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_counter_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.355ns (33.874%)  route 0.693ns (66.126%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.391     1.601    clk2_counter_clk
    SLICE_X89Y174        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y174        FDRE (Prop_fdre_C_Q)         0.141     1.742 r  basesoc_clkmeasurement2_counter_reg[51]/Q
                         net (fo=2, routed)           0.686     2.428    basesoc_clkmeasurement2_counter_reg[51]
    SLICE_X89Y174        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.588 r  basesoc_clkmeasurement2_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.007     2.595    basesoc_clkmeasurement2_counter_reg[48]_i_1_n_0
    SLICE_X89Y175        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.649 r  basesoc_clkmeasurement2_counter_reg[52]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.649    basesoc_clkmeasurement2_counter_reg[52]_i_1_n_7
    SLICE_X89Y175        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.689     2.087    clk2_counter_clk
    SLICE_X89Y175        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[52]/C
                         clock pessimism             -0.228     1.858    
    SLICE_X89Y175        FDRE (Hold_fdre_C_D)         0.105     1.963    basesoc_clkmeasurement2_counter_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 FDPE_51/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[48]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.148ns (17.009%)  route 0.722ns (82.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.361     1.571    clk2_counter_clk
    SLICE_X90Y177        FDPE                                         r  FDPE_51/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y177        FDPE (Prop_fdpe_C_Q)         0.148     1.719 r  FDPE_51/Q
                         net (fo=128, routed)         0.722     2.441    clk2_counter_rst
    SLICE_X88Y177        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[48]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.621     2.018    clk2_counter_clk
    SLICE_X88Y177        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[48]/C
                         clock pessimism             -0.228     1.790    
    SLICE_X88Y177        FDRE (Hold_fdre_C_R)        -0.044     1.746    basesoc_clkmeasurement2_latch_value_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 FDPE_51/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[51]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.148ns (17.009%)  route 0.722ns (82.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.361     1.571    clk2_counter_clk
    SLICE_X90Y177        FDPE                                         r  FDPE_51/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y177        FDPE (Prop_fdpe_C_Q)         0.148     1.719 r  FDPE_51/Q
                         net (fo=128, routed)         0.722     2.441    clk2_counter_rst
    SLICE_X88Y177        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[51]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.621     2.018    clk2_counter_clk
    SLICE_X88Y177        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[51]/C
                         clock pessimism             -0.228     1.790    
    SLICE_X88Y177        FDRE (Hold_fdre_C_R)        -0.044     1.746    basesoc_clkmeasurement2_latch_value_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 FDPE_51/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.148ns (17.009%)  route 0.722ns (82.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.361     1.571    clk2_counter_clk
    SLICE_X90Y177        FDPE                                         r  FDPE_51/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y177        FDPE (Prop_fdpe_C_Q)         0.148     1.719 r  FDPE_51/Q
                         net (fo=128, routed)         0.722     2.441    clk2_counter_rst
    SLICE_X88Y177        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.621     2.018    clk2_counter_clk
    SLICE_X88Y177        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[56]/C
                         clock pessimism             -0.228     1.790    
    SLICE_X88Y177        FDRE (Hold_fdre_C_R)        -0.044     1.746    basesoc_clkmeasurement2_latch_value_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 FDPE_51/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[59]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.148ns (17.009%)  route 0.722ns (82.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.361     1.571    clk2_counter_clk
    SLICE_X90Y177        FDPE                                         r  FDPE_51/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y177        FDPE (Prop_fdpe_C_Q)         0.148     1.719 r  FDPE_51/Q
                         net (fo=128, routed)         0.722     2.441    clk2_counter_rst
    SLICE_X88Y177        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[59]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.621     2.018    clk2_counter_clk
    SLICE_X88Y177        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[59]/C
                         clock pessimism             -0.228     1.790    
    SLICE_X88Y177        FDRE (Hold_fdre_C_R)        -0.044     1.746    basesoc_clkmeasurement2_latch_value_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 FDPE_51/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.148ns (17.009%)  route 0.722ns (82.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.361     1.571    clk2_counter_clk
    SLICE_X90Y177        FDPE                                         r  FDPE_51/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y177        FDPE (Prop_fdpe_C_Q)         0.148     1.719 r  FDPE_51/Q
                         net (fo=128, routed)         0.722     2.441    clk2_counter_rst
    SLICE_X88Y177        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.621     2.018    clk2_counter_clk
    SLICE_X88Y177        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[61]/C
                         clock pessimism             -0.228     1.790    
    SLICE_X88Y177        FDRE (Hold_fdre_C_R)        -0.044     1.746    basesoc_clkmeasurement2_latch_value_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 FDPE_51/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[62]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.148ns (17.009%)  route 0.722ns (82.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.361     1.571    clk2_counter_clk
    SLICE_X90Y177        FDPE                                         r  FDPE_51/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y177        FDPE (Prop_fdpe_C_Q)         0.148     1.719 r  FDPE_51/Q
                         net (fo=128, routed)         0.722     2.441    clk2_counter_rst
    SLICE_X88Y177        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[62]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.621     2.018    clk2_counter_clk
    SLICE_X88Y177        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[62]/C
                         clock pessimism             -0.228     1.790    
    SLICE_X88Y177        FDRE (Hold_fdre_C_R)        -0.044     1.746    basesoc_clkmeasurement2_latch_value_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 FDPE_51/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.148ns (17.009%)  route 0.722ns (82.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.361     1.571    clk2_counter_clk
    SLICE_X90Y177        FDPE                                         r  FDPE_51/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y177        FDPE (Prop_fdpe_C_Q)         0.148     1.719 r  FDPE_51/Q
                         net (fo=128, routed)         0.722     2.441    clk2_counter_rst
    SLICE_X88Y177        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.621     2.018    clk2_counter_clk
    SLICE_X88Y177        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[63]/C
                         clock pessimism             -0.228     1.790    
    SLICE_X88Y177        FDRE (Hold_fdre_C_R)        -0.044     1.746    basesoc_clkmeasurement2_latch_value_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_counter_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.366ns (34.560%)  route 0.693ns (65.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.391     1.601    clk2_counter_clk
    SLICE_X89Y174        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y174        FDRE (Prop_fdre_C_Q)         0.141     1.742 r  basesoc_clkmeasurement2_counter_reg[51]/Q
                         net (fo=2, routed)           0.686     2.428    basesoc_clkmeasurement2_counter_reg[51]
    SLICE_X89Y174        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.588 r  basesoc_clkmeasurement2_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.007     2.595    basesoc_clkmeasurement2_counter_reg[48]_i_1_n_0
    SLICE_X89Y175        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.660 r  basesoc_clkmeasurement2_counter_reg[52]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.660    basesoc_clkmeasurement2_counter_reg[52]_i_1_n_5
    SLICE_X89Y175        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.689     2.087    clk2_counter_clk
    SLICE_X89Y175        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[54]/C
                         clock pessimism             -0.228     1.858    
    SLICE_X89Y175        FDRE (Hold_fdre_C_D)         0.105     1.963    basesoc_clkmeasurement2_counter_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  0.697    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         si5351_clk0
Waveform(ns):       { 0.000 13.021 }
Period(ns):         26.041
Sources:            { si5351_clk0 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDPE/C   n/a            1.000         26.041      25.041     SLICE_X90Y177  FDPE_50/C
Min Period        n/a     FDPE/C   n/a            1.000         26.041      25.041     SLICE_X90Y177  FDPE_51/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X89Y162  basesoc_clkmeasurement2_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X89Y164  basesoc_clkmeasurement2_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X89Y164  basesoc_clkmeasurement2_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X89Y165  basesoc_clkmeasurement2_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X89Y165  basesoc_clkmeasurement2_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X89Y165  basesoc_clkmeasurement2_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X89Y165  basesoc_clkmeasurement2_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X89Y166  basesoc_clkmeasurement2_counter_reg[16]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X90Y177  FDPE_50/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X90Y177  FDPE_50/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X90Y177  FDPE_51/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X90Y177  FDPE_51/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X89Y162  basesoc_clkmeasurement2_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X89Y162  basesoc_clkmeasurement2_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X89Y164  basesoc_clkmeasurement2_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         13.020      12.520     SLICE_X89Y164  basesoc_clkmeasurement2_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X89Y164  basesoc_clkmeasurement2_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         13.020      12.520     SLICE_X89Y164  basesoc_clkmeasurement2_counter_reg[11]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X90Y177  FDPE_50/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X90Y177  FDPE_50/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X90Y177  FDPE_51/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X90Y177  FDPE_51/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X89Y162  basesoc_clkmeasurement2_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X89Y162  basesoc_clkmeasurement2_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X89Y164  basesoc_clkmeasurement2_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X89Y164  basesoc_clkmeasurement2_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X89Y164  basesoc_clkmeasurement2_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X89Y164  basesoc_clkmeasurement2_counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  si5351_clk1
  To Clock:  si5351_clk1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.134ns,  Total Violation       -0.134ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.582ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.134ns  (required time - arrival time)
  Source:                 FDPE_54/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDPE_55/D
                            (rising edge-triggered cell FDPE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        2.098ns  (logic 0.393ns (18.736%)  route 1.705ns (81.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.595ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.514     4.817    clk4_counter_clk
    SLICE_X98Y175        FDPE                                         r  FDPE_54/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y175        FDPE (Prop_fdpe_C_Q)         0.393     5.210 r  FDPE_54/Q
                         net (fo=1, routed)           1.705     6.915    impl_xilinxasyncresetsynchronizerimpl27_rst_meta
    SLICE_X98Y175        FDPE                                         r  FDPE_55/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E19                                               0.000     2.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     2.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237     3.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.986     6.222    clk4_counter_clk
    SLICE_X98Y175        FDPE                                         r  FDPE_55/C
                         clock pessimism              0.595     6.817    
                         clock uncertainty           -0.035     6.782    
    SLICE_X98Y175        FDPE (Setup_fdpe_C_D)       -0.001     6.781    FDPE_55
  -------------------------------------------------------------------
                         required time                          6.781    
                         arrival time                          -6.915    
  -------------------------------------------------------------------
                         slack                                 -0.134    

Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 basesoc_time_gen_time0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_time_next_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 1.422ns (21.052%)  route 5.333ns (78.948%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.708ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.405     4.708    clk4_counter_clk
    SLICE_X88Y149        FDRE                                         r  basesoc_time_gen_time0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y149        FDRE (Prop_fdre_C_Q)         0.393     5.101 r  basesoc_time_gen_time0_reg[12]/Q
                         net (fo=5, routed)           2.359     7.460    basesoc_time_gen_time0[12]
    SLICE_X83Y150        LUT4 (Prop_lut4_I3_O)        0.097     7.557 r  basesoc_ppsgenerator_time_next[63]_i_64/O
                         net (fo=1, routed)           0.000     7.557    basesoc_ppsgenerator_time_next[63]_i_64_n_0
    SLICE_X83Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.858 r  basesoc_ppsgenerator_time_next_reg[63]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.858    basesoc_ppsgenerator_time_next_reg[63]_i_49_n_0
    SLICE_X83Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.947 r  basesoc_ppsgenerator_time_next_reg[63]_i_40/CO[3]
                         net (fo=1, routed)           0.000     7.947    basesoc_ppsgenerator_time_next_reg[63]_i_40_n_0
    SLICE_X83Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.036 r  basesoc_ppsgenerator_time_next_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.036    basesoc_ppsgenerator_time_next_reg[63]_i_31_n_0
    SLICE_X83Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.125 r  basesoc_ppsgenerator_time_next_reg[63]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.125    basesoc_ppsgenerator_time_next_reg[63]_i_22_n_0
    SLICE_X83Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.214 r  basesoc_ppsgenerator_time_next_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.214    basesoc_ppsgenerator_time_next_reg[63]_i_13_n_0
    SLICE_X83Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.303 r  basesoc_ppsgenerator_time_next_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.303    basesoc_ppsgenerator_time_next_reg[63]_i_4_n_0
    SLICE_X83Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.392 r  basesoc_ppsgenerator_time_next_reg[63]_i_2/CO[3]
                         net (fo=46, routed)          1.896    10.288    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce0
    SLICE_X81Y150        LUT2 (Prop_lut2_I0_O)        0.097    10.385 r  basesoc_ppsgenerator_time_next[30]_i_2/O
                         net (fo=12, routed)          1.078    11.463    basesoc_ppsgenerator_time_next[30]_i_2_n_0
    SLICE_X83Y148        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.941    14.178    clk4_counter_clk
    SLICE_X83Y148        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[10]/C
                         clock pessimism              0.336    14.514    
                         clock uncertainty           -0.035    14.478    
    SLICE_X83Y148        FDRE (Setup_fdre_C_CE)      -0.150    14.328    basesoc_ppsgenerator_time_next_reg[10]
  -------------------------------------------------------------------
                         required time                         14.328    
                         arrival time                         -11.463    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 basesoc_time_gen_time0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_time_next_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 1.422ns (21.052%)  route 5.333ns (78.948%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.708ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.405     4.708    clk4_counter_clk
    SLICE_X88Y149        FDRE                                         r  basesoc_time_gen_time0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y149        FDRE (Prop_fdre_C_Q)         0.393     5.101 r  basesoc_time_gen_time0_reg[12]/Q
                         net (fo=5, routed)           2.359     7.460    basesoc_time_gen_time0[12]
    SLICE_X83Y150        LUT4 (Prop_lut4_I3_O)        0.097     7.557 r  basesoc_ppsgenerator_time_next[63]_i_64/O
                         net (fo=1, routed)           0.000     7.557    basesoc_ppsgenerator_time_next[63]_i_64_n_0
    SLICE_X83Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.858 r  basesoc_ppsgenerator_time_next_reg[63]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.858    basesoc_ppsgenerator_time_next_reg[63]_i_49_n_0
    SLICE_X83Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.947 r  basesoc_ppsgenerator_time_next_reg[63]_i_40/CO[3]
                         net (fo=1, routed)           0.000     7.947    basesoc_ppsgenerator_time_next_reg[63]_i_40_n_0
    SLICE_X83Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.036 r  basesoc_ppsgenerator_time_next_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.036    basesoc_ppsgenerator_time_next_reg[63]_i_31_n_0
    SLICE_X83Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.125 r  basesoc_ppsgenerator_time_next_reg[63]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.125    basesoc_ppsgenerator_time_next_reg[63]_i_22_n_0
    SLICE_X83Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.214 r  basesoc_ppsgenerator_time_next_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.214    basesoc_ppsgenerator_time_next_reg[63]_i_13_n_0
    SLICE_X83Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.303 r  basesoc_ppsgenerator_time_next_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.303    basesoc_ppsgenerator_time_next_reg[63]_i_4_n_0
    SLICE_X83Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.392 r  basesoc_ppsgenerator_time_next_reg[63]_i_2/CO[3]
                         net (fo=46, routed)          1.896    10.288    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce0
    SLICE_X81Y150        LUT2 (Prop_lut2_I0_O)        0.097    10.385 r  basesoc_ppsgenerator_time_next[30]_i_2/O
                         net (fo=12, routed)          1.078    11.463    basesoc_ppsgenerator_time_next[30]_i_2_n_0
    SLICE_X83Y148        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.941    14.178    clk4_counter_clk
    SLICE_X83Y148        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[11]/C
                         clock pessimism              0.336    14.514    
                         clock uncertainty           -0.035    14.478    
    SLICE_X83Y148        FDRE (Setup_fdre_C_CE)      -0.150    14.328    basesoc_ppsgenerator_time_next_reg[11]
  -------------------------------------------------------------------
                         required time                         14.328    
                         arrival time                         -11.463    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 basesoc_time_gen_time0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_time_next_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 1.422ns (21.052%)  route 5.333ns (78.948%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.708ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.405     4.708    clk4_counter_clk
    SLICE_X88Y149        FDRE                                         r  basesoc_time_gen_time0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y149        FDRE (Prop_fdre_C_Q)         0.393     5.101 r  basesoc_time_gen_time0_reg[12]/Q
                         net (fo=5, routed)           2.359     7.460    basesoc_time_gen_time0[12]
    SLICE_X83Y150        LUT4 (Prop_lut4_I3_O)        0.097     7.557 r  basesoc_ppsgenerator_time_next[63]_i_64/O
                         net (fo=1, routed)           0.000     7.557    basesoc_ppsgenerator_time_next[63]_i_64_n_0
    SLICE_X83Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.858 r  basesoc_ppsgenerator_time_next_reg[63]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.858    basesoc_ppsgenerator_time_next_reg[63]_i_49_n_0
    SLICE_X83Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.947 r  basesoc_ppsgenerator_time_next_reg[63]_i_40/CO[3]
                         net (fo=1, routed)           0.000     7.947    basesoc_ppsgenerator_time_next_reg[63]_i_40_n_0
    SLICE_X83Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.036 r  basesoc_ppsgenerator_time_next_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.036    basesoc_ppsgenerator_time_next_reg[63]_i_31_n_0
    SLICE_X83Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.125 r  basesoc_ppsgenerator_time_next_reg[63]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.125    basesoc_ppsgenerator_time_next_reg[63]_i_22_n_0
    SLICE_X83Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.214 r  basesoc_ppsgenerator_time_next_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.214    basesoc_ppsgenerator_time_next_reg[63]_i_13_n_0
    SLICE_X83Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.303 r  basesoc_ppsgenerator_time_next_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.303    basesoc_ppsgenerator_time_next_reg[63]_i_4_n_0
    SLICE_X83Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.392 r  basesoc_ppsgenerator_time_next_reg[63]_i_2/CO[3]
                         net (fo=46, routed)          1.896    10.288    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce0
    SLICE_X81Y150        LUT2 (Prop_lut2_I0_O)        0.097    10.385 r  basesoc_ppsgenerator_time_next[30]_i_2/O
                         net (fo=12, routed)          1.078    11.463    basesoc_ppsgenerator_time_next[30]_i_2_n_0
    SLICE_X83Y148        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.941    14.178    clk4_counter_clk
    SLICE_X83Y148        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[13]/C
                         clock pessimism              0.336    14.514    
                         clock uncertainty           -0.035    14.478    
    SLICE_X83Y148        FDRE (Setup_fdre_C_CE)      -0.150    14.328    basesoc_ppsgenerator_time_next_reg[13]
  -------------------------------------------------------------------
                         required time                         14.328    
                         arrival time                         -11.463    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 basesoc_time_gen_time0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_time_next_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 1.422ns (21.052%)  route 5.333ns (78.948%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.708ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.405     4.708    clk4_counter_clk
    SLICE_X88Y149        FDRE                                         r  basesoc_time_gen_time0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y149        FDRE (Prop_fdre_C_Q)         0.393     5.101 r  basesoc_time_gen_time0_reg[12]/Q
                         net (fo=5, routed)           2.359     7.460    basesoc_time_gen_time0[12]
    SLICE_X83Y150        LUT4 (Prop_lut4_I3_O)        0.097     7.557 r  basesoc_ppsgenerator_time_next[63]_i_64/O
                         net (fo=1, routed)           0.000     7.557    basesoc_ppsgenerator_time_next[63]_i_64_n_0
    SLICE_X83Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.858 r  basesoc_ppsgenerator_time_next_reg[63]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.858    basesoc_ppsgenerator_time_next_reg[63]_i_49_n_0
    SLICE_X83Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.947 r  basesoc_ppsgenerator_time_next_reg[63]_i_40/CO[3]
                         net (fo=1, routed)           0.000     7.947    basesoc_ppsgenerator_time_next_reg[63]_i_40_n_0
    SLICE_X83Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.036 r  basesoc_ppsgenerator_time_next_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.036    basesoc_ppsgenerator_time_next_reg[63]_i_31_n_0
    SLICE_X83Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.125 r  basesoc_ppsgenerator_time_next_reg[63]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.125    basesoc_ppsgenerator_time_next_reg[63]_i_22_n_0
    SLICE_X83Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.214 r  basesoc_ppsgenerator_time_next_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.214    basesoc_ppsgenerator_time_next_reg[63]_i_13_n_0
    SLICE_X83Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.303 r  basesoc_ppsgenerator_time_next_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.303    basesoc_ppsgenerator_time_next_reg[63]_i_4_n_0
    SLICE_X83Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.392 r  basesoc_ppsgenerator_time_next_reg[63]_i_2/CO[3]
                         net (fo=46, routed)          1.896    10.288    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce0
    SLICE_X81Y150        LUT2 (Prop_lut2_I0_O)        0.097    10.385 r  basesoc_ppsgenerator_time_next[30]_i_2/O
                         net (fo=12, routed)          1.078    11.463    basesoc_ppsgenerator_time_next[30]_i_2_n_0
    SLICE_X83Y148        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.941    14.178    clk4_counter_clk
    SLICE_X83Y148        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[19]/C
                         clock pessimism              0.336    14.514    
                         clock uncertainty           -0.035    14.478    
    SLICE_X83Y148        FDRE (Setup_fdre_C_CE)      -0.150    14.328    basesoc_ppsgenerator_time_next_reg[19]
  -------------------------------------------------------------------
                         required time                         14.328    
                         arrival time                         -11.463    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 basesoc_time_gen_time0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_time_next_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 1.422ns (21.052%)  route 5.333ns (78.948%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.708ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.405     4.708    clk4_counter_clk
    SLICE_X88Y149        FDRE                                         r  basesoc_time_gen_time0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y149        FDRE (Prop_fdre_C_Q)         0.393     5.101 r  basesoc_time_gen_time0_reg[12]/Q
                         net (fo=5, routed)           2.359     7.460    basesoc_time_gen_time0[12]
    SLICE_X83Y150        LUT4 (Prop_lut4_I3_O)        0.097     7.557 r  basesoc_ppsgenerator_time_next[63]_i_64/O
                         net (fo=1, routed)           0.000     7.557    basesoc_ppsgenerator_time_next[63]_i_64_n_0
    SLICE_X83Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.858 r  basesoc_ppsgenerator_time_next_reg[63]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.858    basesoc_ppsgenerator_time_next_reg[63]_i_49_n_0
    SLICE_X83Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.947 r  basesoc_ppsgenerator_time_next_reg[63]_i_40/CO[3]
                         net (fo=1, routed)           0.000     7.947    basesoc_ppsgenerator_time_next_reg[63]_i_40_n_0
    SLICE_X83Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.036 r  basesoc_ppsgenerator_time_next_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.036    basesoc_ppsgenerator_time_next_reg[63]_i_31_n_0
    SLICE_X83Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.125 r  basesoc_ppsgenerator_time_next_reg[63]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.125    basesoc_ppsgenerator_time_next_reg[63]_i_22_n_0
    SLICE_X83Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.214 r  basesoc_ppsgenerator_time_next_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.214    basesoc_ppsgenerator_time_next_reg[63]_i_13_n_0
    SLICE_X83Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.303 r  basesoc_ppsgenerator_time_next_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.303    basesoc_ppsgenerator_time_next_reg[63]_i_4_n_0
    SLICE_X83Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.392 r  basesoc_ppsgenerator_time_next_reg[63]_i_2/CO[3]
                         net (fo=46, routed)          1.896    10.288    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce0
    SLICE_X81Y150        LUT2 (Prop_lut2_I0_O)        0.097    10.385 r  basesoc_ppsgenerator_time_next[30]_i_2/O
                         net (fo=12, routed)          1.078    11.463    basesoc_ppsgenerator_time_next[30]_i_2_n_0
    SLICE_X83Y148        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.941    14.178    clk4_counter_clk
    SLICE_X83Y148        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[21]/C
                         clock pessimism              0.336    14.514    
                         clock uncertainty           -0.035    14.478    
    SLICE_X83Y148        FDRE (Setup_fdre_C_CE)      -0.150    14.328    basesoc_ppsgenerator_time_next_reg[21]
  -------------------------------------------------------------------
                         required time                         14.328    
                         arrival time                         -11.463    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 basesoc_time_gen_time0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_time_next_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 1.422ns (21.052%)  route 5.333ns (78.948%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.708ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.405     4.708    clk4_counter_clk
    SLICE_X88Y149        FDRE                                         r  basesoc_time_gen_time0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y149        FDRE (Prop_fdre_C_Q)         0.393     5.101 r  basesoc_time_gen_time0_reg[12]/Q
                         net (fo=5, routed)           2.359     7.460    basesoc_time_gen_time0[12]
    SLICE_X83Y150        LUT4 (Prop_lut4_I3_O)        0.097     7.557 r  basesoc_ppsgenerator_time_next[63]_i_64/O
                         net (fo=1, routed)           0.000     7.557    basesoc_ppsgenerator_time_next[63]_i_64_n_0
    SLICE_X83Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.858 r  basesoc_ppsgenerator_time_next_reg[63]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.858    basesoc_ppsgenerator_time_next_reg[63]_i_49_n_0
    SLICE_X83Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.947 r  basesoc_ppsgenerator_time_next_reg[63]_i_40/CO[3]
                         net (fo=1, routed)           0.000     7.947    basesoc_ppsgenerator_time_next_reg[63]_i_40_n_0
    SLICE_X83Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.036 r  basesoc_ppsgenerator_time_next_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.036    basesoc_ppsgenerator_time_next_reg[63]_i_31_n_0
    SLICE_X83Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.125 r  basesoc_ppsgenerator_time_next_reg[63]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.125    basesoc_ppsgenerator_time_next_reg[63]_i_22_n_0
    SLICE_X83Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.214 r  basesoc_ppsgenerator_time_next_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.214    basesoc_ppsgenerator_time_next_reg[63]_i_13_n_0
    SLICE_X83Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.303 r  basesoc_ppsgenerator_time_next_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.303    basesoc_ppsgenerator_time_next_reg[63]_i_4_n_0
    SLICE_X83Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.392 r  basesoc_ppsgenerator_time_next_reg[63]_i_2/CO[3]
                         net (fo=46, routed)          1.896    10.288    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce0
    SLICE_X81Y150        LUT2 (Prop_lut2_I0_O)        0.097    10.385 r  basesoc_ppsgenerator_time_next[30]_i_2/O
                         net (fo=12, routed)          1.078    11.463    basesoc_ppsgenerator_time_next[30]_i_2_n_0
    SLICE_X83Y148        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.941    14.178    clk4_counter_clk
    SLICE_X83Y148        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[22]/C
                         clock pessimism              0.336    14.514    
                         clock uncertainty           -0.035    14.478    
    SLICE_X83Y148        FDRE (Setup_fdre_C_CE)      -0.150    14.328    basesoc_ppsgenerator_time_next_reg[22]
  -------------------------------------------------------------------
                         required time                         14.328    
                         arrival time                         -11.463    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 basesoc_time_gen_time0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_time_next_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 1.422ns (21.052%)  route 5.333ns (78.948%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.708ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.405     4.708    clk4_counter_clk
    SLICE_X88Y149        FDRE                                         r  basesoc_time_gen_time0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y149        FDRE (Prop_fdre_C_Q)         0.393     5.101 r  basesoc_time_gen_time0_reg[12]/Q
                         net (fo=5, routed)           2.359     7.460    basesoc_time_gen_time0[12]
    SLICE_X83Y150        LUT4 (Prop_lut4_I3_O)        0.097     7.557 r  basesoc_ppsgenerator_time_next[63]_i_64/O
                         net (fo=1, routed)           0.000     7.557    basesoc_ppsgenerator_time_next[63]_i_64_n_0
    SLICE_X83Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.858 r  basesoc_ppsgenerator_time_next_reg[63]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.858    basesoc_ppsgenerator_time_next_reg[63]_i_49_n_0
    SLICE_X83Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.947 r  basesoc_ppsgenerator_time_next_reg[63]_i_40/CO[3]
                         net (fo=1, routed)           0.000     7.947    basesoc_ppsgenerator_time_next_reg[63]_i_40_n_0
    SLICE_X83Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.036 r  basesoc_ppsgenerator_time_next_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.036    basesoc_ppsgenerator_time_next_reg[63]_i_31_n_0
    SLICE_X83Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.125 r  basesoc_ppsgenerator_time_next_reg[63]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.125    basesoc_ppsgenerator_time_next_reg[63]_i_22_n_0
    SLICE_X83Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.214 r  basesoc_ppsgenerator_time_next_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.214    basesoc_ppsgenerator_time_next_reg[63]_i_13_n_0
    SLICE_X83Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.303 r  basesoc_ppsgenerator_time_next_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.303    basesoc_ppsgenerator_time_next_reg[63]_i_4_n_0
    SLICE_X83Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.392 r  basesoc_ppsgenerator_time_next_reg[63]_i_2/CO[3]
                         net (fo=46, routed)          1.896    10.288    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce0
    SLICE_X81Y150        LUT2 (Prop_lut2_I0_O)        0.097    10.385 r  basesoc_ppsgenerator_time_next[30]_i_2/O
                         net (fo=12, routed)          1.078    11.463    basesoc_ppsgenerator_time_next[30]_i_2_n_0
    SLICE_X83Y148        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.941    14.178    clk4_counter_clk
    SLICE_X83Y148        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[8]/C
                         clock pessimism              0.336    14.514    
                         clock uncertainty           -0.035    14.478    
    SLICE_X83Y148        FDRE (Setup_fdre_C_CE)      -0.150    14.328    basesoc_ppsgenerator_time_next_reg[8]
  -------------------------------------------------------------------
                         required time                         14.328    
                         arrival time                         -11.463    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 basesoc_time_gen_time0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_time_next_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 1.422ns (21.052%)  route 5.333ns (78.948%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.708ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.405     4.708    clk4_counter_clk
    SLICE_X88Y149        FDRE                                         r  basesoc_time_gen_time0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y149        FDRE (Prop_fdre_C_Q)         0.393     5.101 r  basesoc_time_gen_time0_reg[12]/Q
                         net (fo=5, routed)           2.359     7.460    basesoc_time_gen_time0[12]
    SLICE_X83Y150        LUT4 (Prop_lut4_I3_O)        0.097     7.557 r  basesoc_ppsgenerator_time_next[63]_i_64/O
                         net (fo=1, routed)           0.000     7.557    basesoc_ppsgenerator_time_next[63]_i_64_n_0
    SLICE_X83Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.858 r  basesoc_ppsgenerator_time_next_reg[63]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.858    basesoc_ppsgenerator_time_next_reg[63]_i_49_n_0
    SLICE_X83Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.947 r  basesoc_ppsgenerator_time_next_reg[63]_i_40/CO[3]
                         net (fo=1, routed)           0.000     7.947    basesoc_ppsgenerator_time_next_reg[63]_i_40_n_0
    SLICE_X83Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.036 r  basesoc_ppsgenerator_time_next_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.036    basesoc_ppsgenerator_time_next_reg[63]_i_31_n_0
    SLICE_X83Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.125 r  basesoc_ppsgenerator_time_next_reg[63]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.125    basesoc_ppsgenerator_time_next_reg[63]_i_22_n_0
    SLICE_X83Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.214 r  basesoc_ppsgenerator_time_next_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.214    basesoc_ppsgenerator_time_next_reg[63]_i_13_n_0
    SLICE_X83Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.303 r  basesoc_ppsgenerator_time_next_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.303    basesoc_ppsgenerator_time_next_reg[63]_i_4_n_0
    SLICE_X83Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.392 r  basesoc_ppsgenerator_time_next_reg[63]_i_2/CO[3]
                         net (fo=46, routed)          1.896    10.288    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce0
    SLICE_X81Y150        LUT2 (Prop_lut2_I0_O)        0.097    10.385 r  basesoc_ppsgenerator_time_next[30]_i_2/O
                         net (fo=12, routed)          1.078    11.463    basesoc_ppsgenerator_time_next[30]_i_2_n_0
    SLICE_X83Y148        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.941    14.178    clk4_counter_clk
    SLICE_X83Y148        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[9]/C
                         clock pessimism              0.336    14.514    
                         clock uncertainty           -0.035    14.478    
    SLICE_X83Y148        FDRE (Setup_fdre_C_CE)      -0.150    14.328    basesoc_ppsgenerator_time_next_reg[9]
  -------------------------------------------------------------------
                         required time                         14.328    
                         arrival time                         -11.463    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.942ns  (required time - arrival time)
  Source:                 basesoc_time_gen_time0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_time_next_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        6.527ns  (logic 1.422ns (21.787%)  route 5.105ns (78.213%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns = ( 14.027 - 10.000 ) 
    Source Clock Delay      (SCD):    4.708ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.405     4.708    clk4_counter_clk
    SLICE_X88Y149        FDRE                                         r  basesoc_time_gen_time0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y149        FDRE (Prop_fdre_C_Q)         0.393     5.101 r  basesoc_time_gen_time0_reg[12]/Q
                         net (fo=5, routed)           2.359     7.460    basesoc_time_gen_time0[12]
    SLICE_X83Y150        LUT4 (Prop_lut4_I3_O)        0.097     7.557 r  basesoc_ppsgenerator_time_next[63]_i_64/O
                         net (fo=1, routed)           0.000     7.557    basesoc_ppsgenerator_time_next[63]_i_64_n_0
    SLICE_X83Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.858 r  basesoc_ppsgenerator_time_next_reg[63]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.858    basesoc_ppsgenerator_time_next_reg[63]_i_49_n_0
    SLICE_X83Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.947 r  basesoc_ppsgenerator_time_next_reg[63]_i_40/CO[3]
                         net (fo=1, routed)           0.000     7.947    basesoc_ppsgenerator_time_next_reg[63]_i_40_n_0
    SLICE_X83Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.036 r  basesoc_ppsgenerator_time_next_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.036    basesoc_ppsgenerator_time_next_reg[63]_i_31_n_0
    SLICE_X83Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.125 r  basesoc_ppsgenerator_time_next_reg[63]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.125    basesoc_ppsgenerator_time_next_reg[63]_i_22_n_0
    SLICE_X83Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.214 r  basesoc_ppsgenerator_time_next_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.214    basesoc_ppsgenerator_time_next_reg[63]_i_13_n_0
    SLICE_X83Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.303 r  basesoc_ppsgenerator_time_next_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.303    basesoc_ppsgenerator_time_next_reg[63]_i_4_n_0
    SLICE_X83Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.392 r  basesoc_ppsgenerator_time_next_reg[63]_i_2/CO[3]
                         net (fo=46, routed)          1.896    10.288    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce0
    SLICE_X81Y150        LUT2 (Prop_lut2_I0_O)        0.097    10.385 r  basesoc_ppsgenerator_time_next[30]_i_2/O
                         net (fo=12, routed)          0.850    11.235    basesoc_ppsgenerator_time_next[30]_i_2_n_0
    SLICE_X81Y151        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.790    14.027    clk4_counter_clk
    SLICE_X81Y151        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[24]/C
                         clock pessimism              0.336    14.363    
                         clock uncertainty           -0.035    14.327    
    SLICE_X81Y151        FDRE (Setup_fdre_C_CE)      -0.150    14.177    basesoc_ppsgenerator_time_next_reg[24]
  -------------------------------------------------------------------
                         required time                         14.177    
                         arrival time                         -11.235    
  -------------------------------------------------------------------
                         slack                                  2.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 impl_xilinxmultiregimpl5_regs1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_gen_time0_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.464ns (33.798%)  route 0.909ns (66.202%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.724     1.947    clk4_counter_clk
    SLICE_X91Y150        FDRE                                         r  impl_xilinxmultiregimpl5_regs1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y150        FDRE (Prop_fdre_C_Q)         0.128     2.075 r  impl_xilinxmultiregimpl5_regs1_reg[16]/Q
                         net (fo=1, routed)           0.909     2.984    impl_xilinxmultiregimpl5_regs1[16]
    SLICE_X88Y150        LUT2 (Prop_lut2_I1_O)        0.098     3.082 r  basesoc_time_gen_time0[19]_i_5/O
                         net (fo=1, routed)           0.000     3.082    basesoc_time_gen_time0[19]_i_5_n_0
    SLICE_X88Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     3.227 r  basesoc_time_gen_time0_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.227    basesoc_time_gen_time0_reg[19]_i_1_n_0
    SLICE_X88Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.267 r  basesoc_time_gen_time0_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.267    basesoc_time_gen_time0_reg[23]_i_1_n_0
    SLICE_X88Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     3.320 r  basesoc_time_gen_time0_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.320    basesoc_time_gen_time0_reg[27]_i_1_n_7
    SLICE_X88Y152        FDRE                                         r  basesoc_time_gen_time0_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.546     2.957    clk4_counter_clk
    SLICE_X88Y152        FDRE                                         r  basesoc_time_gen_time0_reg[24]/C
                         clock pessimism             -0.354     2.604    
    SLICE_X88Y152        FDRE (Hold_fdre_C_D)         0.134     2.738    basesoc_time_gen_time0_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.738    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 impl_xilinxmultiregimpl5_regs1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_gen_time0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.477ns (34.419%)  route 0.909ns (65.581%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.724     1.947    clk4_counter_clk
    SLICE_X91Y150        FDRE                                         r  impl_xilinxmultiregimpl5_regs1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y150        FDRE (Prop_fdre_C_Q)         0.128     2.075 r  impl_xilinxmultiregimpl5_regs1_reg[16]/Q
                         net (fo=1, routed)           0.909     2.984    impl_xilinxmultiregimpl5_regs1[16]
    SLICE_X88Y150        LUT2 (Prop_lut2_I1_O)        0.098     3.082 r  basesoc_time_gen_time0[19]_i_5/O
                         net (fo=1, routed)           0.000     3.082    basesoc_time_gen_time0[19]_i_5_n_0
    SLICE_X88Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     3.227 r  basesoc_time_gen_time0_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.227    basesoc_time_gen_time0_reg[19]_i_1_n_0
    SLICE_X88Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.267 r  basesoc_time_gen_time0_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.267    basesoc_time_gen_time0_reg[23]_i_1_n_0
    SLICE_X88Y152        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     3.333 r  basesoc_time_gen_time0_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.333    basesoc_time_gen_time0_reg[27]_i_1_n_5
    SLICE_X88Y152        FDRE                                         r  basesoc_time_gen_time0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.546     2.957    clk4_counter_clk
    SLICE_X88Y152        FDRE                                         r  basesoc_time_gen_time0_reg[26]/C
                         clock pessimism             -0.354     2.604    
    SLICE_X88Y152        FDRE (Hold_fdre_C_D)         0.134     2.738    basesoc_time_gen_time0_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.738    
                         arrival time                           3.333    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 impl_xilinxmultiregimpl5_regs1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_gen_time0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.500ns (35.490%)  route 0.909ns (64.510%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.724     1.947    clk4_counter_clk
    SLICE_X91Y150        FDRE                                         r  impl_xilinxmultiregimpl5_regs1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y150        FDRE (Prop_fdre_C_Q)         0.128     2.075 r  impl_xilinxmultiregimpl5_regs1_reg[16]/Q
                         net (fo=1, routed)           0.909     2.984    impl_xilinxmultiregimpl5_regs1[16]
    SLICE_X88Y150        LUT2 (Prop_lut2_I1_O)        0.098     3.082 r  basesoc_time_gen_time0[19]_i_5/O
                         net (fo=1, routed)           0.000     3.082    basesoc_time_gen_time0[19]_i_5_n_0
    SLICE_X88Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     3.227 r  basesoc_time_gen_time0_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.227    basesoc_time_gen_time0_reg[19]_i_1_n_0
    SLICE_X88Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.267 r  basesoc_time_gen_time0_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.267    basesoc_time_gen_time0_reg[23]_i_1_n_0
    SLICE_X88Y152        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     3.356 r  basesoc_time_gen_time0_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.356    basesoc_time_gen_time0_reg[27]_i_1_n_6
    SLICE_X88Y152        FDRE                                         r  basesoc_time_gen_time0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.546     2.957    clk4_counter_clk
    SLICE_X88Y152        FDRE                                         r  basesoc_time_gen_time0_reg[25]/C
                         clock pessimism             -0.354     2.604    
    SLICE_X88Y152        FDRE (Hold_fdre_C_D)         0.134     2.738    basesoc_time_gen_time0_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.738    
                         arrival time                           3.356    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 impl_xilinxmultiregimpl5_regs1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_gen_time0_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.502ns (35.581%)  route 0.909ns (64.419%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.724     1.947    clk4_counter_clk
    SLICE_X91Y150        FDRE                                         r  impl_xilinxmultiregimpl5_regs1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y150        FDRE (Prop_fdre_C_Q)         0.128     2.075 r  impl_xilinxmultiregimpl5_regs1_reg[16]/Q
                         net (fo=1, routed)           0.909     2.984    impl_xilinxmultiregimpl5_regs1[16]
    SLICE_X88Y150        LUT2 (Prop_lut2_I1_O)        0.098     3.082 r  basesoc_time_gen_time0[19]_i_5/O
                         net (fo=1, routed)           0.000     3.082    basesoc_time_gen_time0[19]_i_5_n_0
    SLICE_X88Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     3.227 r  basesoc_time_gen_time0_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.227    basesoc_time_gen_time0_reg[19]_i_1_n_0
    SLICE_X88Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.267 r  basesoc_time_gen_time0_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.267    basesoc_time_gen_time0_reg[23]_i_1_n_0
    SLICE_X88Y152        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     3.358 r  basesoc_time_gen_time0_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.358    basesoc_time_gen_time0_reg[27]_i_1_n_4
    SLICE_X88Y152        FDRE                                         r  basesoc_time_gen_time0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.546     2.957    clk4_counter_clk
    SLICE_X88Y152        FDRE                                         r  basesoc_time_gen_time0_reg[27]/C
                         clock pessimism             -0.354     2.604    
    SLICE_X88Y152        FDRE (Hold_fdre_C_D)         0.134     2.738    basesoc_time_gen_time0_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.738    
                         arrival time                           3.358    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 impl_xilinxmultiregimpl5_regs1_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_gen_time0_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.297ns (22.469%)  route 1.025ns (77.531%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.828ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.688     1.912    clk4_counter_clk
    SLICE_X86Y155        FDRE                                         r  impl_xilinxmultiregimpl5_regs1_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y155        FDRE (Prop_fdre_C_Q)         0.128     2.040 r  impl_xilinxmultiregimpl5_regs1_reg[44]/Q
                         net (fo=1, routed)           1.025     3.064    impl_xilinxmultiregimpl5_regs1[44]
    SLICE_X88Y157        LUT2 (Prop_lut2_I1_O)        0.099     3.163 r  basesoc_time_gen_time0[47]_i_5/O
                         net (fo=1, routed)           0.000     3.163    basesoc_time_gen_time0[47]_i_5_n_0
    SLICE_X88Y157        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.233 r  basesoc_time_gen_time0_reg[47]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.233    basesoc_time_gen_time0_reg[47]_i_1_n_7
    SLICE_X88Y157        FDRE                                         r  basesoc_time_gen_time0_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.417     2.828    clk4_counter_clk
    SLICE_X88Y157        FDRE                                         r  basesoc_time_gen_time0_reg[44]/C
                         clock pessimism             -0.354     2.474    
    SLICE_X88Y157        FDRE (Hold_fdre_C_D)         0.134     2.608    basesoc_time_gen_time0_reg[44]
  -------------------------------------------------------------------
                         required time                         -2.608    
                         arrival time                           3.233    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 basesoc_time_sync_starter_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_sync_ping_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.209ns (27.894%)  route 0.540ns (72.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.366     1.589    clk4_counter_clk
    SLICE_X70Y178        FDRE                                         r  basesoc_time_sync_starter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y178        FDRE (Prop_fdre_C_Q)         0.164     1.753 r  basesoc_time_sync_starter_reg/Q
                         net (fo=2, routed)           0.540     2.293    basesoc_time_sync_starter
    SLICE_X70Y178        LUT6 (Prop_lut6_I2_O)        0.045     2.338 r  basesoc_time_sync_ping_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     2.338    basesoc_time_sync_ping_toggle_i_i_1_n_0
    SLICE_X70Y178        FDRE                                         r  basesoc_time_sync_ping_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.590     2.001    clk4_counter_clk
    SLICE_X70Y178        FDRE                                         r  basesoc_time_sync_ping_toggle_i_reg/C
                         clock pessimism             -0.412     1.589    
    SLICE_X70Y178        FDRE (Hold_fdre_C_D)         0.120     1.709    basesoc_time_sync_ping_toggle_i_reg
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 basesoc_ppsgenerator_time_next_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_time_next_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.347ns (26.588%)  route 0.958ns (73.412%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.663     1.887    clk4_counter_clk
    SLICE_X82Y147        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y147        FDRE (Prop_fdre_C_Q)         0.141     2.028 r  basesoc_ppsgenerator_time_next_reg[15]/Q
                         net (fo=4, routed)           0.958     2.986    basesoc_ppsgenerator_time_next_reg_n_0_[15]
    SLICE_X82Y147        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     3.099 r  basesoc_ppsgenerator_time_next_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.099    basesoc_ppsgenerator_time_next_reg[15]_i_1_n_0
    SLICE_X82Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.138 r  basesoc_ppsgenerator_time_next_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.138    basesoc_ppsgenerator_time_next_reg[18]_i_1_n_0
    SLICE_X82Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.192 r  basesoc_ppsgenerator_time_next_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.192    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value[20]
    SLICE_X82Y149        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.389     2.800    clk4_counter_clk
    SLICE_X82Y149        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[20]/C
                         clock pessimism             -0.354     2.446    
    SLICE_X82Y149        FDRE (Hold_fdre_C_D)         0.105     2.551    basesoc_ppsgenerator_time_next_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                           3.192    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 basesoc_time_sync_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_sync_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.207ns (23.043%)  route 0.691ns (76.957%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.379     1.602    clk4_counter_clk
    SLICE_X70Y181        FDRE                                         r  basesoc_time_sync_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y181        FDRE (Prop_fdre_C_Q)         0.164     1.766 r  basesoc_time_sync_count_reg[0]/Q
                         net (fo=7, routed)           0.691     2.457    basesoc_time_sync_count_reg[0]
    SLICE_X70Y180        LUT3 (Prop_lut3_I1_O)        0.043     2.500 r  basesoc_time_sync_count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.500    basesoc_time_sync_count0[2]
    SLICE_X70Y180        FDRE                                         r  basesoc_time_sync_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.675     2.086    clk4_counter_clk
    SLICE_X70Y180        FDRE                                         r  basesoc_time_sync_count_reg[2]/C
                         clock pessimism             -0.368     1.719    
    SLICE_X70Y180        FDRE (Hold_fdre_C_D)         0.131     1.850    basesoc_time_sync_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 basesoc_time_sync_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_sync_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.207ns (23.043%)  route 0.691ns (76.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.379     1.602    clk4_counter_clk
    SLICE_X70Y181        FDRE                                         r  basesoc_time_sync_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y181        FDRE (Prop_fdre_C_Q)         0.164     1.766 r  basesoc_time_sync_count_reg[0]/Q
                         net (fo=7, routed)           0.691     2.457    basesoc_time_sync_count_reg[0]
    SLICE_X70Y180        LUT5 (Prop_lut5_I2_O)        0.043     2.500 r  basesoc_time_sync_count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.500    basesoc_time_sync_count0[4]
    SLICE_X70Y180        FDRE                                         r  basesoc_time_sync_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.675     2.086    clk4_counter_clk
    SLICE_X70Y180        FDRE                                         r  basesoc_time_sync_count_reg[4]/C
                         clock pessimism             -0.368     1.719    
    SLICE_X70Y180        FDRE (Hold_fdre_C_D)         0.131     1.850    basesoc_time_sync_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 impl_xilinxmultiregimpl8_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_sync_pong_toggle_o_r_reg/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.148ns (21.673%)  route 0.535ns (78.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.366     1.589    clk4_counter_clk
    SLICE_X70Y178        FDRE                                         r  impl_xilinxmultiregimpl8_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y178        FDRE (Prop_fdre_C_Q)         0.148     1.737 r  impl_xilinxmultiregimpl8_regs1_reg/Q
                         net (fo=4, routed)           0.535     2.272    impl_xilinxmultiregimpl8_regs1
    SLICE_X71Y178        FDRE                                         r  basesoc_time_sync_pong_toggle_o_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.590     2.001    clk4_counter_clk
    SLICE_X71Y178        FDRE                                         r  basesoc_time_sync_pong_toggle_o_r_reg/C
                         clock pessimism             -0.399     1.602    
    SLICE_X71Y178        FDRE (Hold_fdre_C_D)         0.017     1.619    basesoc_time_sync_pong_toggle_o_r_reg
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.653    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         si5351_clk1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { si5351_clk1 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X98Y175  FDPE_54/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X98Y175  FDPE_55/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X97Y160  basesoc_clkmeasurement4_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X97Y162  basesoc_clkmeasurement4_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X97Y162  basesoc_clkmeasurement4_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X97Y163  basesoc_clkmeasurement4_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X97Y163  basesoc_clkmeasurement4_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X97Y163  basesoc_clkmeasurement4_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X97Y163  basesoc_clkmeasurement4_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X97Y164  basesoc_clkmeasurement4_counter_reg[16]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X98Y175  FDPE_54/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X98Y175  FDPE_54/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X98Y175  FDPE_55/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X98Y175  FDPE_55/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X97Y160  basesoc_clkmeasurement4_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X97Y160  basesoc_clkmeasurement4_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X97Y162  basesoc_clkmeasurement4_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X97Y162  basesoc_clkmeasurement4_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X97Y162  basesoc_clkmeasurement4_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X97Y162  basesoc_clkmeasurement4_counter_reg[11]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X98Y175  FDPE_54/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X98Y175  FDPE_54/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X98Y175  FDPE_55/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X98Y175  FDPE_55/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X97Y160  basesoc_clkmeasurement4_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X97Y160  basesoc_clkmeasurement4_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X97Y162  basesoc_clkmeasurement4_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X97Y162  basesoc_clkmeasurement4_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X97Y162  basesoc_clkmeasurement4_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X97Y162  basesoc_clkmeasurement4_counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_x0y0
  To Clock:  txoutclk_x0y0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_x0y0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         10.000      7.576      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.592         10.000      8.408      BUFGCTRL_X0Y31      BUFG_3/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1     MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_s7pciephy_clkout0
  To Clock:  basesoc_s7pciephy_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.031ns,  Total Violation       -0.031ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.730ns  (required time - arrival time)
  Source:                 basesoc_s7pciephy_pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BUFGCTRL/S0
                            (falling edge-triggered cell BUFGCTRL clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout0 fall@4.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.341ns (45.526%)  route 0.408ns (54.474%))
  Logic Levels:           0  
  Clock Path Skew:        -1.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 8.374 - 4.000 ) 
    Source Clock Delay      (SCD):    5.951ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.250     5.951    pclk_clk
    SLICE_X83Y146        FDRE                                         r  basesoc_s7pciephy_pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.341     6.292 f  basesoc_s7pciephy_pclk_sel_reg/Q
                         net (fo=2, routed)           0.408     6.700    basesoc_s7pciephy_pclk_sel
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  BUFGCTRL/S0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 fall edge)
                                                      4.000     4.000 f  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 f  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     6.623 f  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     8.271 f  BUFG_4/O
                         net (fo=62, routed)          0.103     8.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL                                     f  BUFGCTRL/I0
                         clock pessimism              0.245     8.620    
                         clock uncertainty           -0.071     8.549    
    BUFGCTRL_X0Y2        BUFGCTRL (Setup_bufgctrl_I0_S0)
                                                     -0.118     8.431    BUFGCTRL
  -------------------------------------------------------------------
                         required time                          8.431    
                         arrival time                          -6.700    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             4.575ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.361ns (12.638%)  route 2.495ns (87.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 13.762 - 8.000 ) 
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.404     6.106    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X46Y224        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y224        FDRE (Prop_fdre_C_Q)         0.361     6.467 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.495     8.963    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X44Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.315    13.762    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X44Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[3]/C
                         clock pessimism              0.322    14.084    
                         clock uncertainty           -0.071    14.013    
    SLICE_X44Y246        FDRE (Setup_fdre_C_R)       -0.475    13.538    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         13.538    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  4.575    

Slack (MET) :             4.575ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.361ns (12.638%)  route 2.495ns (87.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 13.762 - 8.000 ) 
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.404     6.106    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X46Y224        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y224        FDRE (Prop_fdre_C_Q)         0.361     6.467 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.495     8.963    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X44Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.315    13.762    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X44Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]/C
                         clock pessimism              0.322    14.084    
                         clock uncertainty           -0.071    14.013    
    SLICE_X44Y246        FDRE (Setup_fdre_C_R)       -0.475    13.538    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         13.538    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  4.575    

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.361ns (12.638%)  route 2.495ns (87.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 13.762 - 8.000 ) 
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.404     6.106    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X46Y224        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y224        FDRE (Prop_fdre_C_Q)         0.361     6.467 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.495     8.963    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X45Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.315    13.762    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X45Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[5]/C
                         clock pessimism              0.322    14.084    
                         clock uncertainty           -0.071    14.013    
    SLICE_X45Y246        FDRE (Setup_fdre_C_R)       -0.416    13.597    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         13.597    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  4.634    

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.361ns (12.638%)  route 2.495ns (87.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 13.762 - 8.000 ) 
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.404     6.106    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X46Y224        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y224        FDRE (Prop_fdre_C_Q)         0.361     6.467 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.495     8.963    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X45Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.315    13.762    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X45Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[5]/C
                         clock pessimism              0.322    14.084    
                         clock uncertainty           -0.071    14.013    
    SLICE_X45Y246        FDRE (Setup_fdre_C_R)       -0.416    13.597    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         13.597    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  4.634    

Slack (MET) :             4.659ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg1_reg/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.361ns (13.022%)  route 2.411ns (86.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 13.761 - 8.000 ) 
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.404     6.106    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X46Y224        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y224        FDRE (Prop_fdre_C_Q)         0.361     6.467 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.411     8.878    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X46Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.314    13.761    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X46Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg1_reg/C
                         clock pessimism              0.322    14.083    
                         clock uncertainty           -0.071    14.012    
    SLICE_X46Y245        FDRE (Setup_fdre_C_R)       -0.475    13.537    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.537    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  4.659    

Slack (MET) :             4.659ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg2_reg/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.361ns (13.022%)  route 2.411ns (86.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 13.761 - 8.000 ) 
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.404     6.106    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X46Y224        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y224        FDRE (Prop_fdre_C_Q)         0.361     6.467 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.411     8.878    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X46Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.314    13.761    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X46Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg2_reg/C
                         clock pessimism              0.322    14.083    
                         clock uncertainty           -0.071    14.012    
    SLICE_X46Y245        FDRE (Setup_fdre_C_R)       -0.475    13.537    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg2_reg
  -------------------------------------------------------------------
                         required time                         13.537    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  4.659    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 0.361ns (13.097%)  route 2.395ns (86.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 13.762 - 8.000 ) 
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.404     6.106    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X46Y224        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y224        FDRE (Prop_fdre_C_Q)         0.361     6.467 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.395     8.862    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X44Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.315    13.762    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X44Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[12]/C
                         clock pessimism              0.322    14.084    
                         clock uncertainty           -0.071    14.013    
    SLICE_X44Y245        FDRE (Setup_fdre_C_R)       -0.475    13.538    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[12]
  -------------------------------------------------------------------
                         required time                         13.538    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 0.361ns (13.097%)  route 2.395ns (86.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 13.762 - 8.000 ) 
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.404     6.106    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X46Y224        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y224        FDRE (Prop_fdre_C_Q)         0.361     6.467 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.395     8.862    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X44Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.315    13.762    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X44Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[13]/C
                         clock pessimism              0.322    14.084    
                         clock uncertainty           -0.071    14.013    
    SLICE_X44Y245        FDRE (Setup_fdre_C_R)       -0.475    13.538    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[13]
  -------------------------------------------------------------------
                         required time                         13.538    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.734ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 0.361ns (13.097%)  route 2.395ns (86.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 13.762 - 8.000 ) 
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.404     6.106    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X46Y224        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y224        FDRE (Prop_fdre_C_Q)         0.361     6.467 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.395     8.862    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X45Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.315    13.762    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X45Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]/C
                         clock pessimism              0.322    14.084    
                         clock uncertainty           -0.071    14.013    
    SLICE_X45Y245        FDRE (Setup_fdre_C_R)       -0.416    13.597    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]
  -------------------------------------------------------------------
                         required time                         13.597    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                  4.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[5]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.164ns (25.035%)  route 0.491ns (74.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X42Y227        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y227        FDRE (Prop_fdre_C_Q)         0.164     2.854 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[5]/Q
                         net (fo=1, routed)           0.491     3.345    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/Q[5]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[5])
                                                      0.486     3.256    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.256    
                         arrival time                           3.345    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[2]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.141ns (21.385%)  route 0.518ns (78.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.659     2.687    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X43Y224        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y224        FDRE (Prop_fdre_C_Q)         0.141     2.828 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[2]/Q
                         net (fo=1, routed)           0.518     3.346    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_7[2]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[2]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0STATUS[2])
                                                      0.469     3.239    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.239    
                         arrival time                           3.346    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.141ns (21.230%)  route 0.523ns (78.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.659     2.687    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X43Y224        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y224        FDRE (Prop_fdre_C_Q)         0.141     2.828 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[1]/Q
                         net (fo=1, routed)           0.523     3.351    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_7[1]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[1]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0STATUS[1])
                                                      0.467     3.237    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           3.351    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.666     2.694    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_rxusrclk_in
    SLICE_X49Y233        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y233        FDRE (Prop_fdre_C_Q)         0.141     2.835 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.889    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg1
    SLICE_X49Y233        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.939     3.349    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_rxusrclk_in
    SLICE_X49Y233        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/C
                         clock pessimism             -0.655     2.694    
    SLICE_X49Y233        FDRE (Hold_fdre_C_D)         0.078     2.772    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.772    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[12]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.141ns (20.646%)  route 0.542ns (79.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.692ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.664     2.692    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X43Y219        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y219        FDRE (Prop_fdre_C_Q)         0.141     2.833 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[12]/Q
                         net (fo=1, routed)           0.542     3.375    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/Q[12]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[12]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[12])
                                                      0.486     3.256    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.256    
                         arrival time                           3.375    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    2.644ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.672     2.644    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X51Y247        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y247        FDRE (Prop_fdre_C_Q)         0.141     2.785 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[9]/Q
                         net (fo=1, routed)           0.055     2.839    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[9]
    SLICE_X51Y247        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.947     3.295    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X51Y247        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[9]/C
                         clock pessimism             -0.651     2.644    
    SLICE_X51Y247        FDRE (Hold_fdre_C_D)         0.076     2.720    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.839    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.294ns
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.671     2.643    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X51Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y245        FDRE (Prop_fdre_C_Q)         0.141     2.784 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[8]/Q
                         net (fo=1, routed)           0.055     2.838    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[8]
    SLICE_X51Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.946     3.294    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X51Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[8]/C
                         clock pessimism             -0.651     2.643    
    SLICE_X51Y245        FDRE (Hold_fdre_C_D)         0.076     2.719    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.719    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.357ns
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.672     2.700    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X43Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y245        FDRE (Prop_fdre_C_Q)         0.141     2.841 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[2]/Q
                         net (fo=1, routed)           0.055     2.895    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1[2]
    SLICE_X43Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.947     3.357    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X43Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[2]/C
                         clock pessimism             -0.657     2.700    
    SLICE_X43Y245        FDRE (Hold_fdre_C_D)         0.076     2.776    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.666     2.694    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_rxusrclk_in
    SLICE_X49Y233        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y233        FDRE (Prop_fdre_C_Q)         0.141     2.835 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.889    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg1
    SLICE_X49Y233        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.939     3.349    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_rxusrclk_in
    SLICE_X49Y233        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2_reg/C
                         clock pessimism             -0.655     2.694    
    SLICE_X49Y233        FDRE (Hold_fdre_C_D)         0.076     2.770    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.770    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    2.644ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.672     2.644    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X51Y248        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y248        FDRE (Prop_fdre_C_Q)         0.141     2.785 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[10]/Q
                         net (fo=1, routed)           0.055     2.839    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[10]
    SLICE_X51Y248        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.947     3.295    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X51Y248        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[10]/C
                         clock pessimism             -0.651     2.644    
    SLICE_X51Y248        FDRE (Hold_fdre_C_D)         0.075     2.719    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.719    
                         arrival time                           2.839    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_s7pciephy_clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK     n/a               5.714         8.000       2.286      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
Min Period        n/a     PCIE_2_1/PIPECLK         n/a               4.000         8.000       4.000      PCIE_X0Y0           pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a               3.030         8.000       4.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a               3.030         8.000       4.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a               3.030         8.000       4.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a               3.030         8.000       4.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
Min Period        n/a     BUFGCTRL/I0              n/a               1.592         8.000       6.408      BUFGCTRL_X0Y2       BUFGCTRL/I0
Min Period        n/a     BUFG/I                   n/a               1.592         8.000       6.408      BUFGCTRL_X0Y1       BUFG_4/I
Min Period        n/a     MMCME2_ADV/CLKOUT0       n/a               1.249         8.000       6.751      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKOUT0
Min Period        n/a     FDRE/C                   n/a               1.000         8.000       7.000      SLICE_X83Y146       basesoc_s7pciephy_pclk_sel_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a               213.360       8.000       205.360    MMCME2_ADV_X0Y1     MMCME2_ADV/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
Max Skew          Fast    PCIE_2_1/PIPECLK         PCIE_2_1/USERCLK  0.560         0.591       -0.031     PCIE_X0Y0           pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Max Skew          Slow    PCIE_2_1/PIPECLK         PCIE_2_1/USERCLK  0.640         0.566       0.074      PCIE_X0Y0           pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_s7pciephy_clkout1
  To Clock:  basesoc_s7pciephy_clkout1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.144ns,  Total Violation       -0.144ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.031ns,  Total Violation       -0.031ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.144ns  (required time - arrival time)
  Source:                 basesoc_s7pciephy_pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            BUFGCTRL/S1
                            (falling edge-triggered cell BUFGCTRL clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (basesoc_s7pciephy_clkout1 fall@2.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.341ns (54.178%)  route 0.288ns (45.822%))
  Logic Levels:           0  
  Clock Path Skew:        -1.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 6.374 - 2.000 ) 
    Source Clock Delay      (SCD):    5.951ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.250     5.951    pclk_clk
    SLICE_X83Y146        FDRE                                         r  basesoc_s7pciephy_pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.341     6.292 r  basesoc_s7pciephy_pclk_sel_reg/Q
                         net (fo=2, routed)           0.288     6.581    basesoc_s7pciephy_pclk_sel
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  BUFGCTRL/S1
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 fall edge)
                                                      2.000     2.000 f  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     3.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     3.144 f  BUFG_3/O
                         net (fo=1, routed)           1.414     4.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.623 f  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     6.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     6.271 f  BUFG_5/O
                         net (fo=1, routed)           0.103     6.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL                                     f  BUFGCTRL/I1
                         clock pessimism              0.245     6.620    
                         clock uncertainty           -0.065     6.555    
    BUFGCTRL_X0Y2        BUFGCTRL (Setup_bufgctrl_I1_S1)
                                                     -0.118     6.437    BUFGCTRL
  -------------------------------------------------------------------
                         required time                          6.437    
                         arrival time                          -6.581    
  -------------------------------------------------------------------
                         slack                                 -0.144    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.361ns (12.638%)  route 2.495ns (87.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 9.762 - 4.000 ) 
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.404     6.106    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X46Y224        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y224        FDRE (Prop_fdre_C_Q)         0.361     6.467 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.495     8.963    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X44Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.315     9.762    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X44Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[3]/C
                         clock pessimism              0.322    10.084    
                         clock uncertainty           -0.065    10.019    
    SLICE_X44Y246        FDRE (Setup_fdre_C_R)       -0.475     9.544    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.544    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.361ns (12.638%)  route 2.495ns (87.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 9.762 - 4.000 ) 
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.404     6.106    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X46Y224        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y224        FDRE (Prop_fdre_C_Q)         0.361     6.467 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.495     8.963    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X44Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.315     9.762    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X44Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]/C
                         clock pessimism              0.322    10.084    
                         clock uncertainty           -0.065    10.019    
    SLICE_X44Y246        FDRE (Setup_fdre_C_R)       -0.475     9.544    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          9.544    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.361ns (12.638%)  route 2.495ns (87.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 9.762 - 4.000 ) 
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.404     6.106    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X46Y224        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y224        FDRE (Prop_fdre_C_Q)         0.361     6.467 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.495     8.963    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X45Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.315     9.762    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X45Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[5]/C
                         clock pessimism              0.322    10.084    
                         clock uncertainty           -0.065    10.019    
    SLICE_X45Y246        FDRE (Setup_fdre_C_R)       -0.416     9.603    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          9.603    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.361ns (12.638%)  route 2.495ns (87.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 9.762 - 4.000 ) 
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.404     6.106    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X46Y224        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y224        FDRE (Prop_fdre_C_Q)         0.361     6.467 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.495     8.963    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X45Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.315     9.762    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X45Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[5]/C
                         clock pessimism              0.322    10.084    
                         clock uncertainty           -0.065    10.019    
    SLICE_X45Y246        FDRE (Setup_fdre_C_R)       -0.416     9.603    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          9.603    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg1_reg/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.361ns (13.022%)  route 2.411ns (86.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 9.761 - 4.000 ) 
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.404     6.106    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X46Y224        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y224        FDRE (Prop_fdre_C_Q)         0.361     6.467 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.411     8.878    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X46Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.314     9.761    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X46Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg1_reg/C
                         clock pessimism              0.322    10.083    
                         clock uncertainty           -0.065    10.018    
    SLICE_X46Y245        FDRE (Setup_fdre_C_R)       -0.475     9.543    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.543    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg2_reg/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.361ns (13.022%)  route 2.411ns (86.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 9.761 - 4.000 ) 
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.404     6.106    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X46Y224        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y224        FDRE (Prop_fdre_C_Q)         0.361     6.467 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.411     8.878    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X46Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.314     9.761    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X46Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg2_reg/C
                         clock pessimism              0.322    10.083    
                         clock uncertainty           -0.065    10.018    
    SLICE_X46Y245        FDRE (Setup_fdre_C_R)       -0.475     9.543    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.543    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 0.361ns (13.097%)  route 2.395ns (86.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 9.762 - 4.000 ) 
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.404     6.106    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X46Y224        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y224        FDRE (Prop_fdre_C_Q)         0.361     6.467 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.395     8.862    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X44Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.315     9.762    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X44Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[12]/C
                         clock pessimism              0.322    10.084    
                         clock uncertainty           -0.065    10.019    
    SLICE_X44Y245        FDRE (Setup_fdre_C_R)       -0.475     9.544    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[12]
  -------------------------------------------------------------------
                         required time                          9.544    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 0.361ns (13.097%)  route 2.395ns (86.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 9.762 - 4.000 ) 
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.404     6.106    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X46Y224        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y224        FDRE (Prop_fdre_C_Q)         0.361     6.467 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.395     8.862    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X44Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.315     9.762    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X44Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[13]/C
                         clock pessimism              0.322    10.084    
                         clock uncertainty           -0.065    10.019    
    SLICE_X44Y245        FDRE (Setup_fdre_C_R)       -0.475     9.544    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[13]
  -------------------------------------------------------------------
                         required time                          9.544    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 0.361ns (13.097%)  route 2.395ns (86.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 9.762 - 4.000 ) 
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.404     6.106    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X46Y224        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y224        FDRE (Prop_fdre_C_Q)         0.361     6.467 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.395     8.862    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X45Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.315     9.762    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X45Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]/C
                         clock pessimism              0.322    10.084    
                         clock uncertainty           -0.065    10.019    
    SLICE_X45Y245        FDRE (Setup_fdre_C_R)       -0.416     9.603    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]
  -------------------------------------------------------------------
                         required time                          9.603    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                  0.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[5]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.164ns (25.035%)  route 0.491ns (74.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X42Y227        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y227        FDRE (Prop_fdre_C_Q)         0.164     2.854 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[5]/Q
                         net (fo=1, routed)           0.491     3.345    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/Q[5]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[5])
                                                      0.486     3.256    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.256    
                         arrival time                           3.345    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[2]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.141ns (21.385%)  route 0.518ns (78.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.659     2.687    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X43Y224        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y224        FDRE (Prop_fdre_C_Q)         0.141     2.828 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[2]/Q
                         net (fo=1, routed)           0.518     3.346    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_7[2]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[2]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0STATUS[2])
                                                      0.469     3.239    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.239    
                         arrival time                           3.346    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.141ns (21.230%)  route 0.523ns (78.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.659     2.687    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X43Y224        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y224        FDRE (Prop_fdre_C_Q)         0.141     2.828 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[1]/Q
                         net (fo=1, routed)           0.523     3.351    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_7[1]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[1]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0STATUS[1])
                                                      0.467     3.237    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           3.351    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.666     2.694    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_rxusrclk_in
    SLICE_X49Y233        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y233        FDRE (Prop_fdre_C_Q)         0.141     2.835 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.889    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg1
    SLICE_X49Y233        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.939     3.349    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_rxusrclk_in
    SLICE_X49Y233        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/C
                         clock pessimism             -0.655     2.694    
    SLICE_X49Y233        FDRE (Hold_fdre_C_D)         0.078     2.772    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.772    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[12]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.141ns (20.646%)  route 0.542ns (79.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.692ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.664     2.692    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X43Y219        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y219        FDRE (Prop_fdre_C_Q)         0.141     2.833 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[12]/Q
                         net (fo=1, routed)           0.542     3.375    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/Q[12]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[12]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[12])
                                                      0.486     3.256    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.256    
                         arrival time                           3.375    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.357ns
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.672     2.700    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X43Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y245        FDRE (Prop_fdre_C_Q)         0.141     2.841 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[2]/Q
                         net (fo=1, routed)           0.055     2.895    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1[2]
    SLICE_X43Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.947     3.357    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X43Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[2]/C
                         clock pessimism             -0.657     2.700    
    SLICE_X43Y245        FDRE (Hold_fdre_C_D)         0.076     2.776    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.666     2.694    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_rxusrclk_in
    SLICE_X49Y233        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y233        FDRE (Prop_fdre_C_Q)         0.141     2.835 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.889    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg1
    SLICE_X49Y233        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.939     3.349    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_rxusrclk_in
    SLICE_X49Y233        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2_reg/C
                         clock pessimism             -0.655     2.694    
    SLICE_X49Y233        FDRE (Hold_fdre_C_D)         0.076     2.770    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.770    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    2.686ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.658     2.686    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X49Y224        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y224        FDRE (Prop_fdre_C_Q)         0.141     2.827 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.881    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1
    SLICE_X49Y224        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.930     3.340    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X49Y224        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg2_reg/C
                         clock pessimism             -0.654     2.686    
    SLICE_X49Y224        FDRE (Hold_fdre_C_D)         0.075     2.761    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.761    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.666     2.694    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/pipe_pclk_in
    SLICE_X51Y233        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y233        FDRE (Prop_fdre_C_Q)         0.141     2.835 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.889    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg1
    SLICE_X51Y233        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.939     3.349    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/pipe_pclk_in
    SLICE_X51Y233        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg2_reg/C
                         clock pessimism             -0.655     2.694    
    SLICE_X51Y233        FDRE (Hold_fdre_C_D)         0.075     2.769    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.357ns
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.672     2.700    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X43Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y245        FDRE (Prop_fdre_C_Q)         0.141     2.841 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]/Q
                         net (fo=1, routed)           0.055     2.895    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1[3]
    SLICE_X43Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.947     3.357    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X43Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/C
                         clock pessimism             -0.657     2.700    
    SLICE_X43Y245        FDRE (Hold_fdre_C_D)         0.075     2.775    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.775    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_s7pciephy_clkout1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PCIE_2_1/PIPECLK         n/a               4.000         4.000       0.000      PCIE_X0Y0           pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a               3.030         4.000       0.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a               3.030         4.000       0.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a               3.030         4.000       0.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a               3.030         4.000       0.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
Min Period        n/a     BUFGCTRL/I1              n/a               1.592         4.000       2.408      BUFGCTRL_X0Y2       BUFGCTRL/I1
Min Period        n/a     BUFG/I                   n/a               1.592         4.000       2.408      BUFGCTRL_X0Y3       BUFG_5/I
Min Period        n/a     MMCME2_ADV/CLKOUT1       n/a               1.249         4.000       2.751      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKOUT1
Min Period        n/a     FDRE/C                   n/a               1.000         4.000       3.000      SLICE_X83Y146       basesoc_s7pciephy_pclk_sel_reg/C
Min Period        n/a     FDRE/C                   n/a               1.000         4.000       3.000      SLICE_X71Y182       impl_xilinxmultiregimpl21_regs0_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1       n/a               213.360       4.000       209.360    MMCME2_ADV_X0Y1     MMCME2_ADV/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X46Y200       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
Max Skew          Fast    PCIE_2_1/PIPECLK         PCIE_2_1/USERCLK  0.560         0.591       -0.031     PCIE_X0Y0           pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Max Skew          Slow    PCIE_2_1/PIPECLK         PCIE_2_1/USERCLK  0.640         0.566       0.074      PCIE_X0Y0           pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_s7pciephy_clkout2
  To Clock:  basesoc_s7pciephy_clkout2

Setup :            0  Failing Endpoints,  Worst Slack        4.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.854ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.544ns (20.652%)  route 2.090ns (79.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.696ns = ( 13.696 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[4])
                                                      0.544     6.550 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[4]
                         net (fo=4, routed)           2.090     8.641    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/MIMTXWADDR[4]
    RAMB36_X1Y42         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.424    13.696    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y42         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.312    14.008    
                         clock uncertainty           -0.071    13.937    
    RAMB36_X1Y42         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.442    13.495    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.495    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  4.854    

Slack (MET) :             4.900ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.545ns (23.767%)  route 1.748ns (76.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 13.462 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[9])
                                                      0.545     6.551 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[9]
                         net (fo=4, routed)           1.748     8.299    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/MIMTXRADDR[9]
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.190    13.462    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.251    13.713    
                         clock uncertainty           -0.071    13.642    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.442    13.200    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.200    
                         arrival time                          -8.299    
  -------------------------------------------------------------------
                         slack                                  4.900    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 0.542ns (21.071%)  route 2.030ns (78.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.693ns = ( 13.693 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[7])
                                                      0.542     6.548 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[7]
                         net (fo=4, routed)           2.030     8.579    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/MIMTXRADDR[7]
    RAMB36_X1Y42         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.421    13.693    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y42         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.312    14.005    
                         clock uncertainty           -0.071    13.934    
    RAMB36_X1Y42         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442    13.492    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.492    
                         arrival time                          -8.579    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             4.983ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.545ns (24.657%)  route 1.665ns (75.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 13.462 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[0])
                                                      0.545     6.551 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[0]
                         net (fo=4, routed)           1.665     8.217    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/MIMTXRADDR[0]
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.190    13.462    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.251    13.713    
                         clock uncertainty           -0.071    13.642    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.442    13.200    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.200    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                  4.983    

Slack (MET) :             4.985ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.545ns (24.681%)  route 1.663ns (75.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 13.462 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[3])
                                                      0.545     6.551 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[3]
                         net (fo=4, routed)           1.663     8.215    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/MIMTXRADDR[3]
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.190    13.462    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.251    13.713    
                         clock uncertainty           -0.071    13.642    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442    13.200    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.200    
                         arrival time                          -8.215    
  -------------------------------------------------------------------
                         slack                                  4.985    

Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.542ns (24.529%)  route 1.668ns (75.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.542ns = ( 13.542 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[7])
                                                      0.542     6.548 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[7]
                         net (fo=4, routed)           1.668     8.216    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/MIMTXRADDR[7]
    RAMB36_X1Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.270    13.542    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.251    13.793    
                         clock uncertainty           -0.071    13.722    
    RAMB36_X1Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442    13.280    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.280    
                         arrival time                          -8.216    
  -------------------------------------------------------------------
                         slack                                  5.064    

Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.549ns (26.089%)  route 1.555ns (73.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 13.462 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[10])
                                                      0.549     6.555 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[10]
                         net (fo=4, routed)           1.555     8.111    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/MIMTXRADDR[10]
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.190    13.462    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.251    13.713    
                         clock uncertainty           -0.071    13.642    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.442    13.200    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.200    
                         arrival time                          -8.111    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.548ns (22.932%)  route 1.842ns (77.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.696ns = ( 13.696 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[0])
                                                      0.548     6.554 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[0]
                         net (fo=4, routed)           1.842     8.396    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/MIMTXWADDR[0]
    RAMB36_X1Y42         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.424    13.696    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y42         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.312    14.008    
                         clock uncertainty           -0.071    13.937    
    RAMB36_X1Y42         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.442    13.495    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.495    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                  5.099    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.556ns (23.559%)  route 1.804ns (76.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.689ns = ( 13.689 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXRADDR[3])
                                                      0.556     6.562 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXRADDR[3]
                         net (fo=4, routed)           1.804     8.366    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/MIMRXRADDR[3]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.417    13.689    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.312    14.001    
                         clock uncertainty           -0.071    13.930    
    RAMB36_X1Y43         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442    13.488    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.488    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.524ns (24.280%)  route 1.634ns (75.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns = ( 13.467 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWEN)
                                                      0.524     6.530 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWEN
                         net (fo=4, routed)           1.634     8.165    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/mim_tx_wen
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.195    13.467    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.251    13.718    
                         clock uncertainty           -0.071    13.647    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.348    13.299    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.299    
                         arrival time                          -8.165    
  -------------------------------------------------------------------
                         slack                                  5.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.098ns (14.709%)  route 0.568ns (85.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.035ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[25])
                                                      0.098     5.752 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[25]
                         net (fo=1, routed)           0.568     6.320    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[7]
    RAMB36_X1Y44         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.518     6.035    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y44         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.723    
    RAMB36_X1Y44         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.593     6.316    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.316    
                         arrival time                           6.320    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.102ns (14.485%)  route 0.602ns (85.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.035ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[19])
                                                      0.102     5.756 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[19]
                         net (fo=1, routed)           0.602     6.358    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[1]
    RAMB36_X1Y44         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.518     6.035    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y44         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.723    
    RAMB36_X1Y44         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.593     6.316    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.316    
                         arrival time                           6.358    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.075ns (10.369%)  route 0.648ns (89.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.048ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[27])
                                                      0.075     5.729 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[27]
                         net (fo=1, routed)           0.648     6.377    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/wdata[9]
    RAMB36_X1Y42         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.531     6.048    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y42         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.736    
    RAMB36_X1Y42         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.593     6.329    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.329    
                         arrival time                           6.377    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.067ns (9.246%)  route 0.658ns (90.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.042ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[56])
                                                      0.067     5.721 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[56]
                         net (fo=1, routed)           0.658     6.379    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[2]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.525     6.042    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.730    
    RAMB36_X1Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.593     6.323    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.323    
                         arrival time                           6.379    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.060ns (8.245%)  route 0.668ns (91.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.042ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[58])
                                                      0.060     5.714 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[58]
                         net (fo=1, routed)           0.668     6.382    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[4]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.525     6.042    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.730    
    RAMB36_X1Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.593     6.323    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.323    
                         arrival time                           6.382    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.086ns (11.753%)  route 0.646ns (88.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.042ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[61])
                                                      0.086     5.740 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[61]
                         net (fo=1, routed)           0.646     6.386    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[7]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.525     6.042    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.730    
    RAMB36_X1Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.593     6.323    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.323    
                         arrival time                           6.386    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.081ns (11.063%)  route 0.651ns (88.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.042ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[67])
                                                      0.081     5.735 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[67]
                         net (fo=1, routed)           0.651     6.386    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[13]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.525     6.042    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.730    
    RAMB36_X1Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.593     6.323    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.323    
                         arrival time                           6.386    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.094ns (12.647%)  route 0.649ns (87.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.053ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[41])
                                                      0.094     5.748 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[41]
                         net (fo=1, routed)           0.649     6.397    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/wdata[5]
    RAMB36_X1Y40         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.536     6.053    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y40         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.741    
    RAMB36_X1Y40         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.593     6.334    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.334    
                         arrival time                           6.397    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.097ns (12.998%)  route 0.649ns (87.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.053ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[40])
                                                      0.097     5.751 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[40]
                         net (fo=1, routed)           0.649     6.400    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/wdata[4]
    RAMB36_X1Y40         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.536     6.053    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y40         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.741    
    RAMB36_X1Y40         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.593     6.334    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.334    
                         arrival time                           6.400    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.026ns (4.723%)  route 0.524ns (95.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.239ns
    Source Clock Delay      (SCD):    2.675ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_6/O
                         net (fo=17, routed)          0.703     2.675    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[5])
                                                      0.026     2.701 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[5]
                         net (fo=1, routed)           0.524     3.225    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/wdata[5]
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_6/O
                         net (fo=17, routed)          0.891     3.239    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.381     2.858    
    RAMB36_X2Y39         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     3.154    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.154    
                         arrival time                           3.225    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_s7pciephy_clkout2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin      Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     PCIE_2_1/USERCLK    n/a                4.000         8.000       4.000      PCIE_X0Y0        pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y45     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y45     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y44     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y44     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.962         8.000       6.038      RAMB36_X2Y45     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.962         8.000       6.038      RAMB36_X2Y45     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y43     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y43     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.962         8.000       6.038      RAMB36_X2Y39     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a                213.360       8.000       205.360    MMCME2_ADV_X0Y1  MMCME2_ADV/CLKOUT2
Max Skew    Fast    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.560         0.527       0.033      PCIE_X0Y0        pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew    Slow    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.640         0.381       0.259      PCIE_X0Y0        pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_s7pciephy_clkout3
  To Clock:  basesoc_s7pciephy_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        1.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.402ns  (required time - arrival time)
  Source:                 FDPE_20/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_21/D
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.515ns  (logic 0.393ns (76.332%)  route 0.122ns (23.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns
    Source Clock Delay      (SCD):    5.772ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.255     5.772    pcie_clk
    SLICE_X46Y185        FDPE                                         r  FDPE_20/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y185        FDPE (Prop_fdpe_C_Q)         0.393     6.165 r  FDPE_20/Q
                         net (fo=1, routed)           0.122     6.287    impl_xilinxasyncresetsynchronizerimpl10_rst_meta
    SLICE_X46Y185        FDPE                                         r  FDPE_21/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     3.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     3.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     4.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576     6.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     6.271 r  BUFG_7/O
                         net (fo=623, routed)         1.154     7.426    pcie_clk
    SLICE_X46Y185        FDPE                                         r  FDPE_21/C
                         clock pessimism              0.346     7.772    
                         clock uncertainty           -0.071     7.700    
    SLICE_X46Y185        FDPE (Setup_fdpe_C_D)       -0.012     7.688    FDPE_21
  -------------------------------------------------------------------
                         required time                          7.688    
                         arrival time                          -6.287    
  -------------------------------------------------------------------
                         slack                                  1.402    

Slack (MET) :             1.413ns  (required time - arrival time)
  Source:                 FDPE_18/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_19/D
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.515ns  (logic 0.393ns (76.332%)  route 0.122ns (23.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns
    Source Clock Delay      (SCD):    5.772ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.255     5.772    pcie_clk
    SLICE_X46Y185        FDPE                                         r  FDPE_18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y185        FDPE (Prop_fdpe_C_Q)         0.393     6.165 r  FDPE_18/Q
                         net (fo=1, routed)           0.122     6.287    impl_xilinxasyncresetsynchronizerimpl9_rst_meta
    SLICE_X46Y185        FDPE                                         r  FDPE_19/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     3.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     3.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     4.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576     6.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     6.271 r  BUFG_7/O
                         net (fo=623, routed)         1.154     7.426    pcie_clk
    SLICE_X46Y185        FDPE                                         r  FDPE_19/C
                         clock pessimism              0.346     7.772    
                         clock uncertainty           -0.071     7.700    
    SLICE_X46Y185        FDPE (Setup_fdpe_C_D)       -0.001     7.699    FDPE_19
  -------------------------------------------------------------------
                         required time                          7.699    
                         arrival time                          -6.287    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 FDPE_48/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_49/D
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.463ns  (logic 0.341ns (73.673%)  route 0.122ns (26.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.404ns
    Source Clock Delay      (SCD):    5.748ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.231     5.748    pcie_clk
    SLICE_X75Y176        FDPE                                         r  FDPE_48/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y176        FDPE (Prop_fdpe_C_Q)         0.341     6.089 r  FDPE_48/Q
                         net (fo=1, routed)           0.122     6.211    impl_xilinxasyncresetsynchronizerimpl24_rst_meta
    SLICE_X75Y176        FDPE                                         r  FDPE_49/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     3.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     3.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     4.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576     6.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     6.271 r  BUFG_7/O
                         net (fo=623, routed)         1.132     7.404    pcie_clk
    SLICE_X75Y176        FDPE                                         r  FDPE_49/C
                         clock pessimism              0.344     7.748    
                         clock uncertainty           -0.071     7.676    
    SLICE_X75Y176        FDPE (Setup_fdpe_C_D)       -0.026     7.650    FDPE_49
  -------------------------------------------------------------------
                         required time                          7.650    
                         arrival time                          -6.211    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 FDPE_26/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_27/D
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.463ns  (logic 0.341ns (73.673%)  route 0.122ns (26.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns
    Source Clock Delay      (SCD):    5.772ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.255     5.772    pcie_clk
    SLICE_X53Y185        FDPE                                         r  FDPE_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y185        FDPE (Prop_fdpe_C_Q)         0.341     6.113 r  FDPE_26/Q
                         net (fo=1, routed)           0.122     6.235    impl_xilinxasyncresetsynchronizerimpl13_rst_meta
    SLICE_X53Y185        FDPE                                         r  FDPE_27/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     3.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     3.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     4.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576     6.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     6.271 r  BUFG_7/O
                         net (fo=623, routed)         1.154     7.426    pcie_clk
    SLICE_X53Y185        FDPE                                         r  FDPE_27/C
                         clock pessimism              0.346     7.772    
                         clock uncertainty           -0.071     7.700    
    SLICE_X53Y185        FDPE (Setup_fdpe_C_D)       -0.026     7.674    FDPE_27
  -------------------------------------------------------------------
                         required time                          7.674    
                         arrival time                          -6.235    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.790ns  (required time - arrival time)
  Source:                 storage_4_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_reg/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        6.197ns  (logic 2.635ns (42.521%)  route 3.562ns (57.479%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.586ns = ( 13.586 - 8.000 ) 
    Source Clock Delay      (SCD):    5.811ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.294     5.811    pcie_clk
    RAMB18_X2Y74         RAMB18E1                                     r  storage_4_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y74         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.846     7.657 f  storage_4_reg_1/DOADO[1]
                         net (fo=2, routed)           0.851     8.508    basesoc_s7pciephy_tx_datapath_pipe_ready_sink_last
    SLICE_X42Y187        LUT3 (Prop_lut3_I1_O)        0.100     8.608 f  pcie_s7_i_73/O
                         net (fo=9, routed)           1.267     9.875    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/s_axis_tx_tlast
    SLICE_X43Y205        LUT3 (Prop_lut3_I0_O)        0.248    10.123 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_3/O
                         net (fo=2, routed)           0.503    10.625    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_3_n_0
    SLICE_X35Y205        LUT6 (Prop_lut6_I5_O)        0.247    10.872 f  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_10/O
                         net (fo=1, routed)           0.522    11.394    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_10_n_0
    SLICE_X44Y205        LUT6 (Prop_lut6_I5_O)        0.097    11.491 f  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_5/O
                         net (fo=2, routed)           0.419    11.911    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_trig
    SLICE_X43Y205        LUT5 (Prop_lut5_I3_O)        0.097    12.008 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_1/O
                         net (fo=1, routed)           0.000    12.008    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl0
    SLICE_X43Y205        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.314    13.586    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pipe_userclk2_in
    SLICE_X43Y205        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_reg/C
                         clock pessimism              0.251    13.837    
                         clock uncertainty           -0.071    13.766    
    SLICE_X43Y205        FDRE (Setup_fdre_C_D)        0.032    13.798    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_reg
  -------------------------------------------------------------------
                         required time                         13.798    
                         arrival time                         -12.008    
  -------------------------------------------------------------------
                         slack                                  1.790    

Slack (MET) :             2.043ns  (required time - arrival time)
  Source:                 storage_4_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_thrtl_reg/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        5.986ns  (logic 2.635ns (44.021%)  route 3.351ns (55.979%))
  Logic Levels:           5  (LUT3=3 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.587ns = ( 13.587 - 8.000 ) 
    Source Clock Delay      (SCD):    5.811ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.294     5.811    pcie_clk
    RAMB18_X2Y74         RAMB18E1                                     r  storage_4_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y74         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.846     7.657 r  storage_4_reg_1/DOADO[1]
                         net (fo=2, routed)           0.851     8.508    basesoc_s7pciephy_tx_datapath_pipe_ready_sink_last
    SLICE_X42Y187        LUT3 (Prop_lut3_I1_O)        0.100     8.608 r  pcie_s7_i_73/O
                         net (fo=9, routed)           1.267     9.875    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/s_axis_tx_tlast
    SLICE_X43Y205        LUT3 (Prop_lut3_I0_O)        0.248    10.123 f  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_3/O
                         net (fo=2, routed)           0.503    10.625    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_3_n_0
    SLICE_X35Y205        LUT6 (Prop_lut6_I5_O)        0.247    10.872 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_10/O
                         net (fo=1, routed)           0.522    11.394    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_10_n_0
    SLICE_X44Y205        LUT6 (Prop_lut6_I5_O)        0.097    11.491 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_5/O
                         net (fo=2, routed)           0.208    11.699    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_trig
    SLICE_X44Y206        LUT3 (Prop_lut3_I0_O)        0.097    11.796 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_thrtl_i_1/O
                         net (fo=1, routed)           0.000    11.796    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_thrtl_i_1_n_0
    SLICE_X44Y206        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_thrtl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.315    13.587    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pipe_userclk2_in
    SLICE_X44Y206        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_thrtl_reg/C
                         clock pessimism              0.251    13.838    
                         clock uncertainty           -0.071    13.767    
    SLICE_X44Y206        FDRE (Setup_fdre_C_D)        0.072    13.839    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_thrtl_reg
  -------------------------------------------------------------------
                         required time                         13.839    
                         arrival time                         -11.796    
  -------------------------------------------------------------------
                         slack                                  2.043    

Slack (MET) :             2.079ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_in_packet_reg/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        5.463ns  (logic 0.361ns (6.608%)  route 5.102ns (93.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.656ns = ( 13.656 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.422     5.939    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X44Y208        FDPE                                         r  pcie_s7/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y208        FDPE (Prop_fdpe_C_Q)         0.361     6.300 r  pcie_s7/inst/inst/user_reset_out_reg/Q
                         net (fo=402, routed)         5.102    11.402    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rbar_hit_prev_reg[0]_0
    SLICE_X35Y209        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_in_packet_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.384    13.656    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X35Y209        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_in_packet_reg/C
                         clock pessimism              0.312    13.968    
                         clock uncertainty           -0.071    13.897    
    SLICE_X35Y209        FDRE (Setup_fdre_C_R)       -0.416    13.481    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_in_packet_reg
  -------------------------------------------------------------------
                         required time                         13.481    
                         arrival time                         -11.402    
  -------------------------------------------------------------------
                         slack                                  2.079    

Slack (MET) :             2.079ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rsrc_dsc_d_reg/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        5.463ns  (logic 0.361ns (6.608%)  route 5.102ns (93.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.656ns = ( 13.656 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.422     5.939    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X44Y208        FDPE                                         r  pcie_s7/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y208        FDPE (Prop_fdpe_C_Q)         0.361     6.300 r  pcie_s7/inst/inst/user_reset_out_reg/Q
                         net (fo=402, routed)         5.102    11.402    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rbar_hit_prev_reg[0]_0
    SLICE_X35Y209        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rsrc_dsc_d_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.384    13.656    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X35Y209        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rsrc_dsc_d_reg/C
                         clock pessimism              0.312    13.968    
                         clock uncertainty           -0.071    13.897    
    SLICE_X35Y209        FDRE (Setup_fdre_C_R)       -0.416    13.481    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rsrc_dsc_d_reg
  -------------------------------------------------------------------
                         required time                         13.481    
                         arrival time                         -11.402    
  -------------------------------------------------------------------
                         slack                                  2.079    

Slack (MET) :             2.285ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 0.361ns (6.866%)  route 4.897ns (93.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.657ns = ( 13.657 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.422     5.939    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X44Y208        FDPE                                         r  pcie_s7/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y208        FDPE (Prop_fdpe_C_Q)         0.361     6.300 r  pcie_s7/inst/inst/user_reset_out_reg/Q
                         net (fo=402, routed)         4.897    11.197    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rbar_hit_prev_reg[0]_0
    SLICE_X34Y205        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.385    13.657    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X34Y205        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_reg[16]/C
                         clock pessimism              0.312    13.969    
                         clock uncertainty           -0.071    13.898    
    SLICE_X34Y205        FDRE (Setup_fdre_C_R)       -0.416    13.482    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_reg[16]
  -------------------------------------------------------------------
                         required time                         13.482    
                         arrival time                         -11.197    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.285ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 0.361ns (6.866%)  route 4.897ns (93.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.657ns = ( 13.657 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.422     5.939    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X44Y208        FDPE                                         r  pcie_s7/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y208        FDPE (Prop_fdpe_C_Q)         0.361     6.300 r  pcie_s7/inst/inst/user_reset_out_reg/Q
                         net (fo=402, routed)         4.897    11.197    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rbar_hit_prev_reg[0]_0
    SLICE_X34Y205        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.385    13.657    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X34Y205        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_reg[21]/C
                         clock pessimism              0.312    13.969    
                         clock uncertainty           -0.071    13.898    
    SLICE_X34Y205        FDRE (Setup_fdre_C_R)       -0.416    13.482    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_reg[21]
  -------------------------------------------------------------------
                         required time                         13.482    
                         arrival time                         -11.197    
  -------------------------------------------------------------------
                         slack                                  2.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[59]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.141ns (15.669%)  route 0.759ns (84.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.613     2.584    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X38Y191        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y191        FDRE (Prop_fdre_C_Q)         0.141     2.725 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[27]/Q
                         net (fo=1, routed)           0.759     3.484    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_td[59]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[59]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.381     2.945    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[59])
                                                      0.462     3.407    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.407    
                         arrival time                           3.484    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[57]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.141ns (15.481%)  route 0.770ns (84.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.614     2.585    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X38Y194        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y194        FDRE (Prop_fdre_C_Q)         0.141     2.726 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[25]/Q
                         net (fo=1, routed)           0.770     3.496    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_td[57]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[57]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.381     2.945    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[57])
                                                      0.471     3.416    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.416    
                         arrival time                           3.496    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[52]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.128ns (14.446%)  route 0.758ns (85.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.614     2.585    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X38Y194        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y194        FDRE (Prop_fdre_C_Q)         0.128     2.713 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[20]/Q
                         net (fo=1, routed)           0.758     3.471    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_td[52]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[52]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.381     2.945    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[52])
                                                      0.437     3.382    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.382    
                         arrival time                           3.471    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[7]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.141ns (15.261%)  route 0.783ns (84.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.613     2.584    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X39Y192        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y192        FDRE (Prop_fdre_C_Q)         0.141     2.725 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[39]/Q
                         net (fo=1, routed)           0.783     3.508    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_td[7]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[7]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.381     2.945    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[7])
                                                      0.468     3.413    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.413    
                         arrival time                           3.508    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[51]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.141ns (14.766%)  route 0.814ns (85.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.614     2.585    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X38Y194        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y194        FDRE (Prop_fdre_C_Q)         0.141     2.726 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[19]/Q
                         net (fo=1, routed)           0.814     3.540    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_td[51]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[51]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.381     2.945    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[51])
                                                      0.486     3.431    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.431    
                         arrival time                           3.540    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[63]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.164ns (16.081%)  route 0.856ns (83.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.583     2.554    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X44Y192        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y192        FDRE (Prop_fdre_C_Q)         0.164     2.718 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[31]/Q
                         net (fo=1, routed)           0.856     3.574    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_td[63]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[63]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.381     2.945    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[63])
                                                      0.517     3.462    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.462    
                         arrival time                           3.574    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[21]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.141ns (15.213%)  route 0.786ns (84.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.614     2.585    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X38Y194        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y194        FDRE (Prop_fdre_C_Q)         0.141     2.726 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[53]/Q
                         net (fo=1, routed)           0.786     3.512    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_td[21]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[21]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.381     2.945    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[21])
                                                      0.451     3.396    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.396    
                         arrival time                           3.512    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 FDPE_26/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_27/D
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.580     2.551    pcie_clk
    SLICE_X53Y185        FDPE                                         r  FDPE_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y185        FDPE (Prop_fdpe_C_Q)         0.141     2.692 r  FDPE_26/Q
                         net (fo=1, routed)           0.055     2.747    impl_xilinxasyncresetsynchronizerimpl13_rst_meta
    SLICE_X53Y185        FDPE                                         r  FDPE_27/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.848     3.196    pcie_clk
    SLICE_X53Y185        FDPE                                         r  FDPE_27/C
                         clock pessimism             -0.645     2.551    
    SLICE_X53Y185        FDPE (Hold_fdpe_C_D)         0.075     2.626    FDPE_27
  -------------------------------------------------------------------
                         required time                         -2.626    
                         arrival time                           2.747    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 FDPE_48/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_49/D
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.175ns
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.561     2.532    pcie_clk
    SLICE_X75Y176        FDPE                                         r  FDPE_48/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y176        FDPE (Prop_fdpe_C_Q)         0.141     2.673 r  FDPE_48/Q
                         net (fo=1, routed)           0.055     2.728    impl_xilinxasyncresetsynchronizerimpl24_rst_meta
    SLICE_X75Y176        FDPE                                         r  FDPE_49/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.827     3.175    pcie_clk
    SLICE_X75Y176        FDPE                                         r  FDPE_49/C
                         clock pessimism             -0.643     2.532    
    SLICE_X75Y176        FDPE (Hold_fdpe_C_D)         0.075     2.607    FDPE_49
  -------------------------------------------------------------------
                         required time                         -2.607    
                         arrival time                           2.728    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.190ns (68.344%)  route 0.088ns (31.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.234ns
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.615     2.586    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X41Y198        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y198        FDRE (Prop_fdre_C_Q)         0.141     2.727 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_reg[52]/Q
                         net (fo=1, routed)           0.088     2.815    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev[52]
    SLICE_X40Y198        LUT3 (Prop_lut3_I0_O)        0.049     2.864 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata[52]_i_1/O
                         net (fo=1, routed)           0.000     2.864    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/p_1_in[52]
    SLICE_X40Y198        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.887     3.234    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X40Y198        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[52]/C
                         clock pessimism             -0.635     2.599    
    SLICE_X40Y198        FDRE (Hold_fdre_C_D)         0.131     2.730    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[52]
  -------------------------------------------------------------------
                         required time                         -2.730    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_s7pciephy_clkout3
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_ADV/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_2_1/USERCLK2   n/a            4.000         8.000       4.000      PCIE_X0Y0        pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         8.000       6.038      RAMB36_X2Y36     storage_4_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         8.000       6.038      RAMB18_X2Y74     storage_4_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB36_X1Y36     storage_5_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB18_X1Y74     storage_5_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y5    BUFG_7/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  MMCME2_ADV/CLKOUT3
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X46Y185    FDPE_18/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X46Y185    FDPE_19/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X46Y185    FDPE_20/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  MMCME2_ADV/CLKOUT3
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y185    FDPE_18/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y185    FDPE_18/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y185    FDPE_19/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y185    FDPE_19/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y185    FDPE_20/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y185    FDPE_20/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y185    FDPE_21/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y185    FDPE_21/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X53Y185    FDPE_26/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X53Y185    FDPE_26/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y185    FDPE_18/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y185    FDPE_18/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y185    FDPE_19/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y185    FDPE_19/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y185    FDPE_20/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y185    FDPE_20/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y185    FDPE_21/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y185    FDPE_21/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X53Y185    FDPE_26/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X53Y185    FDPE_26/C



---------------------------------------------------------------------------------------------------
From Clock:  s7pciephy_mmcm_fb
  To Clock:  s7pciephy_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s7pciephy_mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  MMCME2_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  MMCME2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  basesoc_s7pciephy_clkout3
  To Clock:  basesoc_s7pciephy_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        6.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.636ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.363ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/user_reset_int_reg/PRE
                            (recovery check against rising-edge clock basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.438ns (34.092%)  route 0.847ns (65.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.586ns = ( 13.586 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.421     5.938    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X45Y210        FDRE                                         r  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y210        FDRE (Prop_fdre_C_Q)         0.341     6.279 f  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.495     6.774    pcie_s7/inst/inst/pl_received_hot_rst
    SLICE_X44Y210        LUT2 (Prop_lut2_I0_O)        0.097     6.871 f  pcie_s7/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.352     7.223    pcie_s7/inst/inst/sys_or_hot_rst
    SLICE_X44Y208        FDPE                                         f  pcie_s7/inst/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.314    13.586    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X44Y208        FDPE                                         r  pcie_s7/inst/inst/user_reset_int_reg/C
                         clock pessimism              0.328    13.914    
                         clock uncertainty           -0.071    13.843    
    SLICE_X44Y208        FDPE (Recov_fdpe_C_PRE)     -0.257    13.586    pcie_s7/inst/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         13.586    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                  6.363    

Slack (MET) :             6.393ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/user_reset_out_reg/PRE
                            (recovery check against rising-edge clock basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.438ns (34.092%)  route 0.847ns (65.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.586ns = ( 13.586 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.421     5.938    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X45Y210        FDRE                                         r  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y210        FDRE (Prop_fdre_C_Q)         0.341     6.279 f  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.495     6.774    pcie_s7/inst/inst/pl_received_hot_rst
    SLICE_X44Y210        LUT2 (Prop_lut2_I0_O)        0.097     6.871 f  pcie_s7/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.352     7.223    pcie_s7/inst/inst/sys_or_hot_rst
    SLICE_X44Y208        FDPE                                         f  pcie_s7/inst/inst/user_reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.314    13.586    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X44Y208        FDPE                                         r  pcie_s7/inst/inst/user_reset_out_reg/C
                         clock pessimism              0.328    13.914    
                         clock uncertainty           -0.071    13.843    
    SLICE_X44Y208        FDPE (Recov_fdpe_C_PRE)     -0.227    13.616    pcie_s7/inst/inst/user_reset_out_reg
  -------------------------------------------------------------------
                         required time                         13.616    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                  6.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/user_reset_int_reg/PRE
                            (removal check against rising-edge clock basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.186ns (31.972%)  route 0.396ns (68.028%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.294ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.670     2.642    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X45Y210        FDRE                                         r  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y210        FDRE (Prop_fdre_C_Q)         0.141     2.783 f  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.224     3.007    pcie_s7/inst/inst/pl_received_hot_rst
    SLICE_X44Y210        LUT2 (Prop_lut2_I0_O)        0.045     3.052 f  pcie_s7/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.172     3.223    pcie_s7/inst/inst/sys_or_hot_rst
    SLICE_X44Y208        FDPE                                         f  pcie_s7/inst/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.946     3.294    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X44Y208        FDPE                                         r  pcie_s7/inst/inst/user_reset_int_reg/C
                         clock pessimism             -0.635     2.659    
    SLICE_X44Y208        FDPE (Remov_fdpe_C_PRE)     -0.071     2.588    pcie_s7/inst/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         -2.588    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/user_reset_out_reg/PRE
                            (removal check against rising-edge clock basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.186ns (31.972%)  route 0.396ns (68.028%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.294ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.670     2.642    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X45Y210        FDRE                                         r  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y210        FDRE (Prop_fdre_C_Q)         0.141     2.783 f  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.224     3.007    pcie_s7/inst/inst/pl_received_hot_rst
    SLICE_X44Y210        LUT2 (Prop_lut2_I0_O)        0.045     3.052 f  pcie_s7/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.172     3.223    pcie_s7/inst/inst/sys_or_hot_rst
    SLICE_X44Y208        FDPE                                         f  pcie_s7/inst/inst/user_reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.946     3.294    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X44Y208        FDPE                                         r  pcie_s7/inst/inst/user_reset_out_reg/C
                         clock pessimism             -0.635     2.659    
    SLICE_X44Y208        FDPE (Remov_fdpe_C_PRE)     -0.071     2.588    pcie_s7/inst/inst/user_reset_out_reg
  -------------------------------------------------------------------
                         required time                         -2.588    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.636    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

--------------+--------------------------+-----------+-------+---------------+---------+---------------+---------+---------------------------+
Reference     | Input                    | IO Reg    | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal                  |
Clock         | Port                     | Type      | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                     |
--------------+--------------------------+-----------+-------+---------------+---------+---------------+---------+---------------------------+
clk100        | ad9361_rfic_stat[0]      | FDRE      | -     |    -1.163 (r) | FAST    |     6.133 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[1]      | FDRE      | -     |    -1.599 (r) | FAST    |     6.800 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[2]      | FDRE      | -     |    -1.373 (r) | FAST    |     6.452 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[3]      | FDRE      | -     |    -1.613 (r) | FAST    |     6.828 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[4]      | FDRE      | -     |    -1.607 (r) | FAST    |     6.821 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[5]      | FDRE      | -     |    -2.048 (r) | FAST    |     7.278 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[6]      | FDRE      | -     |    -1.393 (r) | FAST    |     6.409 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[7]      | FDRE      | -     |    -1.868 (r) | FAST    |     7.078 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_spi_miso          | FDRE      | -     |    -1.920 (r) | FAST    |     7.146 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | flash_miso               | FDRE      | -     |    -2.207 (r) | FAST    |     6.994 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | si5351_i2c_scl           | IDDR (IO) | -     |    -3.621 (r) | FAST    |     8.806 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | si5351_i2c_scl           | IDDR (IO) | -     |    -3.621 (f) | FAST    |     8.806 (f) | SLOW    | basesoc_crg_clkout0       |
clk100        | si5351_i2c_sda           | IDDR (IO) | -     |    -3.619 (r) | FAST    |     8.803 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | si5351_i2c_sda           | IDDR (IO) | -     |    -3.619 (f) | FAST    |     8.803 (f) | SLOW    | basesoc_crg_clkout0       |
rfic_clk      | ad9361_rfic_rx_data_n[0] | IDDR (IO) | -     |    -0.193 (r) | FAST    |     0.773 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[0] | IDDR (IO) | -     |    -0.193 (f) | FAST    |     0.773 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[1] | IDDR (IO) | -     |    -0.179 (r) | FAST    |     0.758 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[1] | IDDR (IO) | -     |    -0.179 (f) | FAST    |     0.758 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[2] | IDDR (IO) | -     |    -0.183 (r) | FAST    |     0.764 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[2] | IDDR (IO) | -     |    -0.183 (f) | FAST    |     0.764 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[3] | IDDR (IO) | -     |    -0.164 (r) | FAST    |     0.747 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[3] | IDDR (IO) | -     |    -0.164 (f) | FAST    |     0.747 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[4] | IDDR (IO) | -     |    -0.183 (r) | FAST    |     0.768 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[4] | IDDR (IO) | -     |    -0.183 (f) | FAST    |     0.768 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[5] | IDDR (IO) | -     |    -0.159 (r) | FAST    |     0.744 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[5] | IDDR (IO) | -     |    -0.159 (f) | FAST    |     0.744 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[0] | IDDR (IO) | -     |    -0.193 (r) | FAST    |     0.773 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[0] | IDDR (IO) | -     |    -0.193 (f) | FAST    |     0.773 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[1] | IDDR (IO) | -     |    -0.179 (r) | FAST    |     0.758 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[1] | IDDR (IO) | -     |    -0.179 (f) | FAST    |     0.758 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[2] | IDDR (IO) | -     |    -0.183 (r) | FAST    |     0.764 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[2] | IDDR (IO) | -     |    -0.183 (f) | FAST    |     0.764 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[3] | IDDR (IO) | -     |    -0.164 (r) | FAST    |     0.747 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[3] | IDDR (IO) | -     |    -0.164 (f) | FAST    |     0.747 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[4] | IDDR (IO) | -     |    -0.183 (r) | FAST    |     0.768 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[4] | IDDR (IO) | -     |    -0.183 (f) | FAST    |     0.768 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[5] | IDDR (IO) | -     |    -0.159 (r) | FAST    |     0.744 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[5] | IDDR (IO) | -     |    -0.159 (f) | FAST    |     0.744 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_frame_n   | IDDR (IO) | -     |    -0.169 (r) | FAST    |     0.753 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_frame_n   | IDDR (IO) | -     |    -0.169 (f) | FAST    |     0.753 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_frame_p   | IDDR (IO) | -     |    -0.169 (r) | FAST    |     0.753 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_frame_p   | IDDR (IO) | -     |    -0.169 (f) | FAST    |     0.753 (f) | SLOW    |                           |
txoutclk_x0y0 | pcie_x1_m2_rst_n         | FDCE      | -     |     0.071 (r) | FAST    |     2.032 (r) | SLOW    | basesoc_s7pciephy_clkout0 |
txoutclk_x0y0 | pcie_x1_m2_rst_n         | FDCE      | -     |     0.064 (r) | FAST    |     2.032 (r) | SLOW    | basesoc_s7pciephy_clkout1 |
txoutclk_x0y0 | pcie_x1_m2_rst_n         | FDRE      | -     |     0.172 (r) | FAST    |     2.118 (r) | SLOW    | basesoc_s7pciephy_clkout3 |
--------------+--------------------------+-----------+-------+---------------+---------+---------------+---------+---------------------------+


Output Ports Clock-to-out

----------+--------------------------+-----------+-------+----------------+---------+----------------+---------+---------------------+
Reference | Output                   | IO Reg    | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal            |
Clock     | Port                     | Type      | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock               |
----------+--------------------------+-----------+-------+----------------+---------+----------------+---------+---------------------+
clk100    | ad9361_rfic_ctrl[0]      | FDRE      | -     |     16.001 (r) | SLOW    |      6.895 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_ctrl[1]      | FDRE      | -     |     15.894 (r) | SLOW    |      6.830 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_ctrl[2]      | FDRE      | -     |     16.293 (r) | SLOW    |      7.054 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_ctrl[3]      | FDRE      | -     |     16.460 (r) | SLOW    |      7.156 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_en_agc       | FDRE      | -     |     15.380 (r) | SLOW    |      6.514 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_enable       | FDRE      | -     |     15.741 (r) | SLOW    |      6.650 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_rst_n        | FDRE      | -     |     16.762 (r) | SLOW    |      7.256 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_txnrx        | FDRE      | -     |     16.948 (r) | SLOW    |      7.363 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_spi_clk           | FDRE      | -     |     15.600 (r) | SLOW    |      6.643 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_spi_cs_n          | FDRE      | -     |     17.316 (r) | SLOW    |      7.440 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_spi_mosi          | FDRE      | -     |     15.411 (r) | SLOW    |      6.522 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | flash_cs_n               | FDRE      | -     |     16.379 (r) | SLOW    |      6.827 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | flash_mosi               | FDRE      | -     |     15.887 (r) | SLOW    |      6.546 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | si5351_i2c_scl           | ODDR (IO) | -     |     13.808 (r) | SLOW    |      5.114 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | si5351_i2c_scl           | ODDR (IO) | -     |     13.808 (f) | SLOW    |      5.114 (f) | FAST    | basesoc_crg_clkout0 |
clk100    | si5351_i2c_sda           | ODDR (IO) | -     |     13.803 (r) | SLOW    |      5.111 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | si5351_i2c_sda           | ODDR (IO) | -     |     13.803 (f) | SLOW    |      5.111 (f) | FAST    | basesoc_crg_clkout0 |
clk100    | si5351_pwm               | FDRE      | -     |     16.349 (r) | SLOW    |      6.806 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | user_led                 | FDRE      | -     |     17.293 (r) | SLOW    |      7.321 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | si5351_ssen_clkin        | PLLE2_ADV | -     |     14.457 (r) | SLOW    |      5.541 (r) | FAST    | basesoc_crg_clkout1 |
clk100    | si5351_ssen_clkin        | PLLE2_ADV | -     |     14.457 (f) | SLOW    |      5.541 (f) | FAST    | basesoc_crg_clkout1 |
rfic_clk  | ad9361_rfic_tx_clk_n     | ODDR (IO) | -     |      3.168 (r) | SLOW    |      1.499 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_clk_n     | ODDR (IO) | -     |      3.168 (f) | SLOW    |      1.499 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_clk_p     | ODDR (IO) | -     |      3.167 (r) | SLOW    |      1.498 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_clk_p     | ODDR (IO) | -     |      3.167 (f) | SLOW    |      1.498 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[0] | ODDR (IO) | -     |      3.188 (r) | SLOW    |      1.515 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[0] | ODDR (IO) | -     |      3.188 (f) | SLOW    |      1.515 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[1] | ODDR (IO) | -     |      3.195 (r) | SLOW    |      1.526 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[1] | ODDR (IO) | -     |      3.195 (f) | SLOW    |      1.526 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[2] | ODDR (IO) | -     |      3.213 (r) | SLOW    |      1.543 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[2] | ODDR (IO) | -     |      3.213 (f) | SLOW    |      1.543 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[3] | ODDR (IO) | -     |      3.213 (r) | SLOW    |      1.541 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[3] | ODDR (IO) | -     |      3.213 (f) | SLOW    |      1.541 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[4] | ODDR (IO) | -     |      3.206 (r) | SLOW    |      1.532 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[4] | ODDR (IO) | -     |      3.206 (f) | SLOW    |      1.532 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[5] | ODDR (IO) | -     |      3.207 (r) | SLOW    |      1.537 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[5] | ODDR (IO) | -     |      3.207 (f) | SLOW    |      1.537 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[0] | ODDR (IO) | -     |      3.187 (r) | SLOW    |      1.514 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[0] | ODDR (IO) | -     |      3.187 (f) | SLOW    |      1.514 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[1] | ODDR (IO) | -     |      3.194 (r) | SLOW    |      1.525 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[1] | ODDR (IO) | -     |      3.194 (f) | SLOW    |      1.525 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[2] | ODDR (IO) | -     |      3.212 (r) | SLOW    |      1.542 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[2] | ODDR (IO) | -     |      3.212 (f) | SLOW    |      1.542 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[3] | ODDR (IO) | -     |      3.212 (r) | SLOW    |      1.540 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[3] | ODDR (IO) | -     |      3.212 (f) | SLOW    |      1.540 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[4] | ODDR (IO) | -     |      3.205 (r) | SLOW    |      1.531 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[4] | ODDR (IO) | -     |      3.205 (f) | SLOW    |      1.531 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[5] | ODDR (IO) | -     |      3.206 (r) | SLOW    |      1.536 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[5] | ODDR (IO) | -     |      3.206 (f) | SLOW    |      1.536 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_frame_n   | ODDR (IO) | -     |      3.206 (r) | SLOW    |      1.531 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_frame_n   | ODDR (IO) | -     |      3.206 (f) | SLOW    |      1.531 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_frame_p   | ODDR (IO) | -     |      3.205 (r) | SLOW    |      1.530 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_frame_p   | ODDR (IO) | -     |      3.205 (f) | SLOW    |      1.530 (f) | FAST    |                     |
----------+--------------------------+-----------+-------+----------------+---------+----------------+---------+---------------------+


Setup between Clocks

--------------+---------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source        | Destination   |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock         | Clock         | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------------+---------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100        | clk100        |         7.344 | SLOW    |               |         |               |         |               |         |
dna_clk       | clk100        |        -2.011 | FAST    |               |         |               |         |               |         |
icap_clk      | clk100        |        -1.928 | FAST    |               |         |               |         |               |         |
jtag_clk      | clk100        |        -1.268 | FAST    |               |         |               |         |               |         |
rfic_clk      | clk100        |        -0.817 | FAST    |               |         |               |         |               |         |
si5351_clk0   | clk100        |        -1.092 | FAST    |               |         |               |         |               |         |
si5351_clk1   | clk100        |         1.729 | FAST    |               |         |               |         |               |         |
txoutclk_x0y0 | clk100        |         2.388 | FAST    |               |         |               |         |               |         |
dna_clk       | dna_clk       |         6.708 | SLOW    |               |         |               |         |               |         |
clk100        | icap_clk      |        13.898 | SLOW    |               |         |               |         |               |         |
icap_clk      | icap_clk      |         6.520 | SLOW    |               |         |               |         |               |         |
clk100        | jtag_clk      |        12.901 | SLOW    |               |         |               |         |               |         |
jtag_clk      | jtag_clk      |         4.291 | SLOW    |               |         |               |         |               |         |
clk100        | rfic_clk      |        14.044 | SLOW    |               |         |               |         |               |         |
rfic_clk      | rfic_clk      |         3.694 | SLOW    |               |         |               |         |               |         |
clk100        | si5351_clk0   |        10.639 | SLOW    |               |         |               |         |               |         |
si5351_clk0   | si5351_clk0   |         4.191 | SLOW    |               |         |               |         |               |         |
clk100        | si5351_clk1   |         9.875 | SLOW    |               |         |               |         |               |         |
si5351_clk1   | si5351_clk1   |         7.135 | SLOW    |               |         |               |         |               |         |
clk100        | txoutclk_x0y0 |         8.228 | SLOW    |               |         |               |         |               |         |
txoutclk_x0y0 | txoutclk_x0y0 |         6.210 | SLOW    |         2.635 | SLOW    |               |         |               |         |
--------------+---------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: rfic_clk
Worst Case Data Window: 0.613 ns
Ideal Clock Offset to Actual Clock: 0.466 ns
-------------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                         |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source                   |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------------+------------+---------+------------+---------+-----------+-----------+---------------+
ad9361_rfic_rx_data_n[0] | -0.193 (r) | FAST    |  0.773 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[0] | -0.193 (f) | FAST    |  0.773 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[1] | -0.179 (r) | FAST    |  0.758 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[1] | -0.179 (f) | FAST    |  0.758 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[2] | -0.183 (r) | FAST    |  0.764 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[2] | -0.183 (f) | FAST    |  0.764 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[3] | -0.164 (r) | FAST    |  0.747 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[3] | -0.164 (f) | FAST    |  0.747 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[4] | -0.183 (r) | FAST    |  0.768 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[4] | -0.183 (f) | FAST    |  0.768 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[5] | -0.159 (r) | FAST    |  0.744 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[5] | -0.159 (f) | FAST    |  0.744 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[0] | -0.193 (r) | FAST    |  0.773 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[0] | -0.193 (f) | FAST    |  0.773 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[1] | -0.179 (r) | FAST    |  0.758 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[1] | -0.179 (f) | FAST    |  0.758 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[2] | -0.183 (r) | FAST    |  0.764 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[2] | -0.183 (f) | FAST    |  0.764 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[3] | -0.164 (r) | FAST    |  0.747 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[3] | -0.164 (f) | FAST    |  0.747 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[4] | -0.183 (r) | FAST    |  0.768 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[4] | -0.183 (f) | FAST    |  0.768 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[5] | -0.159 (r) | FAST    |  0.744 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[5] | -0.159 (f) | FAST    |  0.744 (f) | SLOW    |       inf |       inf |             - |
-------------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary       | -0.159 (r) | FAST    |  0.773 (r) | SLOW    |       inf |       inf |             - |
-------------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 6.114 ns
Ideal Clock Offset to Actual Clock: 4.221 ns
--------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                    |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source              |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
--------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ad9361_rfic_stat[0] |  -1.163 (r) | FAST    |   6.133 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[1] |  -1.599 (r) | FAST    |   6.800 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[2] |  -1.373 (r) | FAST    |   6.452 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[3] |  -1.613 (r) | FAST    |   6.828 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[4] |  -1.607 (r) | FAST    |   6.821 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[5] |  -2.048 (r) | FAST    |   7.278 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[6] |  -1.393 (r) | FAST    |   6.409 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[7] |  -1.868 (r) | FAST    |   7.078 (r) | SLOW    |       inf |       inf |             - |
--------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary  |  -1.163 (r) | FAST    |   7.278 (r) | SLOW    |       inf |       inf |             - |
--------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.566 ns
--------------------+--------------+---------+-------------+---------+----------+
                    |      Max     | Process |     Min     | Process | Edge     |
Pad                 |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
--------------------+--------------+---------+-------------+---------+----------+
ad9361_rfic_ctrl[0] |   16.001 (r) | SLOW    |   6.895 (r) | FAST    |    0.107 |
ad9361_rfic_ctrl[1] |   15.894 (r) | SLOW    |   6.830 (r) | FAST    |    0.000 |
ad9361_rfic_ctrl[2] |   16.293 (r) | SLOW    |   7.054 (r) | FAST    |    0.400 |
ad9361_rfic_ctrl[3] |   16.460 (r) | SLOW    |   7.156 (r) | FAST    |    0.566 |
--------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary  |   16.460 (r) | SLOW    |   6.830 (r) | FAST    |    0.566 |
--------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: rfic_clk
Bus Skew: 0.029 ns
-------------------------+-------------+---------+-------------+---------+----------+
                         |     Max     | Process |     Min     | Process | Edge     |
Pad                      |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------------+-------------+---------+-------------+---------+----------+
ad9361_rfic_tx_data_n[0] |   3.188 (r) | SLOW    |   1.515 (r) | FAST    |    0.001 |
ad9361_rfic_tx_data_n[0] |   3.188 (f) | SLOW    |   1.515 (f) | FAST    |    0.001 |
ad9361_rfic_tx_data_n[1] |   3.195 (r) | SLOW    |   1.526 (r) | FAST    |    0.012 |
ad9361_rfic_tx_data_n[1] |   3.195 (f) | SLOW    |   1.526 (f) | FAST    |    0.012 |
ad9361_rfic_tx_data_n[2] |   3.213 (r) | SLOW    |   1.543 (r) | FAST    |    0.029 |
ad9361_rfic_tx_data_n[2] |   3.213 (f) | SLOW    |   1.543 (f) | FAST    |    0.029 |
ad9361_rfic_tx_data_n[3] |   3.213 (r) | SLOW    |   1.541 (r) | FAST    |    0.027 |
ad9361_rfic_tx_data_n[3] |   3.213 (f) | SLOW    |   1.541 (f) | FAST    |    0.027 |
ad9361_rfic_tx_data_n[4] |   3.206 (r) | SLOW    |   1.532 (r) | FAST    |    0.018 |
ad9361_rfic_tx_data_n[4] |   3.206 (f) | SLOW    |   1.532 (f) | FAST    |    0.018 |
ad9361_rfic_tx_data_n[5] |   3.207 (r) | SLOW    |   1.537 (r) | FAST    |    0.024 |
ad9361_rfic_tx_data_n[5] |   3.207 (f) | SLOW    |   1.537 (f) | FAST    |    0.024 |
ad9361_rfic_tx_data_p[0] |   3.187 (r) | SLOW    |   1.514 (r) | FAST    |    0.000 |
ad9361_rfic_tx_data_p[0] |   3.187 (f) | SLOW    |   1.514 (f) | FAST    |    0.000 |
ad9361_rfic_tx_data_p[1] |   3.194 (r) | SLOW    |   1.525 (r) | FAST    |    0.011 |
ad9361_rfic_tx_data_p[1] |   3.194 (f) | SLOW    |   1.525 (f) | FAST    |    0.011 |
ad9361_rfic_tx_data_p[2] |   3.212 (r) | SLOW    |   1.542 (r) | FAST    |    0.028 |
ad9361_rfic_tx_data_p[2] |   3.212 (f) | SLOW    |   1.542 (f) | FAST    |    0.028 |
ad9361_rfic_tx_data_p[3] |   3.212 (r) | SLOW    |   1.540 (r) | FAST    |    0.026 |
ad9361_rfic_tx_data_p[3] |   3.212 (f) | SLOW    |   1.540 (f) | FAST    |    0.026 |
ad9361_rfic_tx_data_p[4] |   3.205 (r) | SLOW    |   1.531 (r) | FAST    |    0.017 |
ad9361_rfic_tx_data_p[4] |   3.205 (f) | SLOW    |   1.531 (f) | FAST    |    0.017 |
ad9361_rfic_tx_data_p[5] |   3.206 (r) | SLOW    |   1.536 (r) | FAST    |    0.023 |
ad9361_rfic_tx_data_p[5] |   3.206 (f) | SLOW    |   1.536 (f) | FAST    |    0.023 |
-------------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary       |   3.213 (r) | SLOW    |   1.514 (r) | FAST    |    0.029 |
-------------------------+-------------+---------+-------------+---------+----------+




