/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) 2023 Qualcomm Innovation Center, Inc. All rights reserved.
 */

#ifndef __DRIVERS_INTERCONNECT_QCOM_SM4450_H
#define __DRIVERS_INTERCONNECT_QCOM_SM4450_H

#define SM4450_MASTER_GPU_TCU				0
#define SM4450_MASTER_SYS_TCU				1
#define SM4450_MASTER_APPSS_PROC				2
#define SM4450_MASTER_LLCC				3
#define SM4450_MASTER_CNOC_LPASS_AG_NOC				4
#define SM4450_MASTER_GIC_AHB				5
#define SM4450_MASTER_QDSS_BAM				6
#define SM4450_MASTER_QUP_0				7
#define SM4450_MASTER_QUP_1				8
#define SM4450_MASTER_A1NOC_CFG				9
#define SM4450_MASTER_A2NOC_CFG				10
#define SM4450_MASTER_A1NOC_SNOC				11
#define SM4450_MASTER_A2NOC_SNOC				12
#define SM4450_MASTER_CAMNOC_HF				13
#define SM4450_MASTER_CAMNOC_ICP				14
#define SM4450_MASTER_CAMNOC_SF				15
#define SM4450_MASTER_CNOC2_CNOC3				16
#define SM4450_MASTER_CNOC3_CNOC2				17
#define SM4450_MASTER_CNOC_A2NOC				18
#define SM4450_MASTER_GEM_NOC_CNOC				19
#define SM4450_MASTER_GEM_NOC_PCIE_SNOC				20
#define SM4450_MASTER_GFX3D				21
#define SM4450_MASTER_LPASS_ANOC				22
#define SM4450_MASTER_MDP				23
#define SM4450_MASTER_MSS_PROC				24
#define SM4450_MASTER_CNOC_MNOC_CFG				25
#define SM4450_MASTER_MNOC_HF_MEM_NOC				26
#define SM4450_MASTER_MNOC_SF_MEM_NOC				27
#define SM4450_MASTER_ANOC_PCIE_GEM_NOC				28
#define SM4450_MASTER_PCIE_ANOC_CFG				29
#define SM4450_MASTER_SNOC_CFG				30
#define SM4450_MASTER_SNOC_GC_MEM_NOC				31
#define SM4450_MASTER_SNOC_SF_MEM_NOC				32
#define SM4450_MASTER_VIDEO_P0_MMNOC				33
#define SM4450_MASTER_VIDEO_ANOC_CFG				34
#define SM4450_MASTER_VIDEO_PROC_MMNOC				35
#define SM4450_MASTER_QUP_CORE_0				36
#define SM4450_MASTER_QUP_CORE_1				37
#define SM4450_MASTER_CRYPTO				38
#define SM4450_MASTER_IPA				39
#define SM4450_MASTER_LPASS_PROC				40
#define SM4450_MASTER_PIMEM				41
#define SM4450_MASTER_VIDEO_P0				42
#define SM4450_MASTER_VIDEO_PROC				43
#define SM4450_MASTER_WLAN				44
#define SM4450_MASTER_WLAN_Q6				45
#define SM4450_MASTER_GIC				46
#define SM4450_MASTER_PCIE_0				47
#define SM4450_MASTER_QDSS_DAP				48
#define SM4450_MASTER_QDSS_ETR				49
#define SM4450_MASTER_QDSS_ETR_1				50
#define SM4450_MASTER_SDCC_1				51
#define SM4450_MASTER_SDCC_2				52
#define SM4450_MASTER_UFS_MEM				53
#define SM4450_MASTER_USB3_0				54
#define SM4450_SLAVE_EBI1				512
#define SM4450_SLAVE_AHB2PHY_SOUTH				513
#define SM4450_SLAVE_AHB2PHY_NORTH				514
#define SM4450_SLAVE_ANOC_THROTTLE_CFG				515
#define SM4450_SLAVE_AOSS				516
#define SM4450_SLAVE_APPSS				517
#define SM4450_SLAVE_CAMERA_CFG				518
#define SM4450_SLAVE_CLK_CTL				519
#define SM4450_SLAVE_RBCPR_CX_CFG				520
#define SM4450_SLAVE_RBCPR_MX_CFG				521
#define SM4450_SLAVE_CRYPTO_0_CFG				522
#define SM4450_SLAVE_CX_RDPM				523
#define SM4450_SLAVE_DISPLAY_CFG				524
#define SM4450_SLAVE_GFX3D_CFG				525
#define SM4450_SLAVE_IMEM_CFG				526
#define SM4450_SLAVE_IPA_CFG				527
#define SM4450_SLAVE_IPC_ROUTER_CFG				528
#define SM4450_SLAVE_LPASS				529
#define SM4450_SLAVE_LPASS_CORE_CFG				530
#define SM4450_SLAVE_LPASS_LPI_CFG				531
#define SM4450_SLAVE_LPASS_MPU_CFG				532
#define SM4450_SLAVE_LPASS_TOP_CFG				533
#define SM4450_SLAVE_CNOC_MSS				534
#define SM4450_SLAVE_MX_RDPM				535
#define SM4450_SLAVE_PCIE_0_CFG				536
#define SM4450_SLAVE_PDM				537
#define SM4450_SLAVE_PIMEM_CFG				538
#define SM4450_SLAVE_PMU_WRAPPER_CFG				539
#define SM4450_SLAVE_PRNG				540
#define SM4450_SLAVE_QDSS_CFG				541
#define SM4450_SLAVE_QUP_0				542
#define SM4450_SLAVE_QUP_1				543
#define SM4450_SLAVE_SDC1				544
#define SM4450_SLAVE_SDCC_2				545
#define SM4450_SLAVE_TCSR				546
#define SM4450_SLAVE_TLMM				547
#define SM4450_SLAVE_TME_CFG				548
#define SM4450_SLAVE_UFS_MEM_CFG				549
#define SM4450_SLAVE_USB3_0				550
#define SM4450_SLAVE_VENUS_CFG				551
#define SM4450_SLAVE_VSENSE_CTRL_CFG				552
#define SM4450_SLAVE_WLAN				553
#define SM4450_SLAVE_A1NOC_CFG				554
#define SM4450_SLAVE_A1NOC_SNOC				555
#define SM4450_SLAVE_A2NOC_CFG				556
#define SM4450_SLAVE_A2NOC_SNOC				557
#define SM4450_SLAVE_CNOC2_CNOC3				558
#define SM4450_SLAVE_CNOC3_CNOC2				559
#define SM4450_SLAVE_CNOC_A2NOC				560
#define SM4450_SLAVE_GEM_NOC_CNOC				561
#define SM4450_SLAVE_SNOC_GEM_NOC_GC				562
#define SM4450_SLAVE_SNOC_GEM_NOC_SF				563
#define SM4450_SLAVE_LLCC				564
#define SM4450_SLAVE_MNOC_HF_MEM_NOC				565
#define SM4450_SLAVE_MNOC_SF_MEM_NOC				566
#define SM4450_SLAVE_CNOC_MNOC_CFG				567
#define SM4450_SLAVE_MEM_NOC_PCIE_SNOC				568
#define SM4450_SLAVE_PCIE_ANOC_CFG				569
#define SM4450_SLAVE_ANOC_PCIE_GEM_NOC				570
#define SM4450_SLAVE_SNOC_CFG				571
#define SM4450_SLAVE_LPASS_SNOC				572
#define SM4450_SLAVE_VIDEO_0_ANOC_MMNOC				573
#define SM4450_SLAVE_VIDEO_1_ANOC_MMNOC				574
#define SM4450_SLAVE_VIDEO_ANOC_CFG				575
#define SM4450_SLAVE_QUP_CORE_0				576
#define SM4450_SLAVE_QUP_CORE_1				577
#define SM4450_SLAVE_BOOT_IMEM				578
#define SM4450_SLAVE_IMEM				579
#define SM4450_SLAVE_PIMEM				580
#define SM4450_SLAVE_SERVICE_A1NOC				581
#define SM4450_SLAVE_SERVICE_A2NOC				582
#define SM4450_SLAVE_SERVICE_MNOC				583
#define SM4450_SLAVE_SERVICES_LPASS_AML_NOC				584
#define SM4450_SLAVE_SERVICE_LPASS_AG_NOC				585
#define SM4450_SLAVE_SERVICE_PCIE_ANOC				586
#define SM4450_SLAVE_SERVICE_SNOC				587
#define SM4450_SLAVE_SERVICE_SRVC_VIDEO_ANOC				588
#define SM4450_SLAVE_PCIE_0				589
#define SM4450_SLAVE_QDSS_STM				590
#define SM4450_SLAVE_TCU				591
#define SM4450_MASTER_LLCC_DISP				1000
#define SM4450_MASTER_MDP_DISP				1001
#define SM4450_MASTER_MNOC_HF_MEM_NOC_DISP				1002
#define SM4450_MASTER_ANOC_PCIE_GEM_NOC_DISP				1003
#define SM4450_SLAVE_EBI1_DISP				1512
#define SM4450_SLAVE_LLCC_DISP				1513
#define SM4450_SLAVE_MNOC_HF_MEM_NOC_DISP				1514

#endif
