# These problems are ported from corresponding inner product shapes for
# training mb=64

# FWD
64x25088:25088x4096n"VGG16_train:FWD_ip1*1"
64x4096:4096x4096n"VGG16_train:FWD_ip2*1"
64x4096:4096x81n"VGG16_train:FWD_ip3*1"
64x4096:4096x324n"VGG16_train:FWD_ip4*1"

# BWD/D
64x4096:4096x25088n"VGG16_train:BWD_D_ip1*1"
64x4096:4096x4096n"VGG16_train:BWD_D_ip2*1"
64x81:81x4096n"VGG16_train:BWD_D_ip3*1"
64x324:324x4096n"VGG16_train:BWD_D_ip4*1"

# BWD/W
25088x64:64x4096n"VGG16_train:BWD_W_ip1*1"
4096x64:64x4096n"VGG16_train:BWD_W_ip2*1"
4096x64:64x81n"VGG16_train:BWD_W_ip3*1"
4096x64:64x324n"VGG16_train:BWD_W_ip4*1"
