Information: Updating design information... (UID-85)
Warning: Design 'conv1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : conv1
Version: Q-2019.12-SP5-5
Date   : Mon Dec 20 23:27:21 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ff1p16v125c   Library: saed32rvt_ff1p16v125c
Wire Load Model Mode: enclosed

  Startpoint: offset_reg[4][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  conv1              70000                 saed32rvt_ff1p16v125c
  conv1_DW02_mult_4  8000                  saed32rvt_ff1p16v125c
  conv1_DW01_add_11  ForQA                 saed32rvt_ff1p16v125c
  conv1_DW01_add_3   ForQA                 saed32rvt_ff1p16v125c
  conv1_DW01_add_0   ForQA                 saed32rvt_ff1p16v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  offset_reg[4][0]/CLK (DFFX1_RVT)                        0.00 #     0.00 r
  offset_reg[4][0]/Q (DFFX1_RVT)                          0.06       0.06 r
  U6074/Y (AND2X1_RVT)                                    0.02       0.08 r
  U6075/Y (AND2X1_RVT)                                    0.02       0.10 r
  U1535/Y (NBUFFX2_RVT)                                   0.03       0.13 r
  U6606/Y (AO22X1_RVT)                                    0.03       0.16 r
  U6607/Y (AO221X1_RVT)                                   0.03       0.19 r
  U6614/Y (NOR4X0_RVT)                                    0.05       0.24 f
  U6624/Y (OA22X1_RVT)                                    0.02       0.27 f
  U6625/Y (OAI221X1_RVT)                                  0.06       0.33 r
  mult_38_5/B[13] (conv1_DW02_mult_4)                     0.00       0.33 r
  mult_38_5/U107/Y (XOR2X1_RVT)                           0.05       0.38 f
  mult_38_5/S2_2_11/S (FADDX1_RVT)                        0.06       0.44 r
  mult_38_5/U35/Y (XOR2X1_RVT)                            0.05       0.48 f
  mult_38_5/U114/Y (XOR2X1_RVT)                           0.05       0.53 r
  mult_38_5/S2_5_8/S (FADDX1_RVT)                         0.06       0.59 f
  mult_38_5/U110/Y (XOR2X1_RVT)                           0.05       0.64 r
  mult_38_5/S2_7_6/S (FADDX1_RVT)                         0.06       0.69 f
  mult_38_5/U112/Y (XOR2X1_RVT)                           0.05       0.74 r
  mult_38_5/S2_9_4/S (FADDX1_RVT)                         0.06       0.80 f
  mult_38_5/S2_10_3/S (FADDX1_RVT)                        0.06       0.86 r
  mult_38_5/U34/Y (XOR2X1_RVT)                            0.05       0.90 f
  mult_38_5/U2/Y (XOR2X1_RVT)                             0.05       0.95 r
  mult_38_5/FS_1/A[11] (conv1_DW01_add_11)                0.00       0.95 r
  mult_38_5/FS_1/U81/Y (NAND2X0_RVT)                      0.03       0.98 f
  mult_38_5/FS_1/U14/Y (AND2X1_RVT)                       0.03       1.01 f
  mult_38_5/FS_1/SUM[11] (conv1_DW01_add_11)              0.00       1.01 f
  mult_38_5/PRODUCT[13] (conv1_DW02_mult_4)               0.00       1.01 f
  add_1_root_add_38_3/B[13] (conv1_DW01_add_5)            0.00       1.01 f
  add_1_root_add_38_3/U1_13/S (FADDX1_RVT)                0.05       1.06 r
  add_1_root_add_38_3/SUM[13] (conv1_DW01_add_5)          0.00       1.06 r
  add_0_root_add_38_3/B[13] (conv1_DW01_add_3)            0.00       1.06 r
  add_0_root_add_38_3/U1_13/CO (FADDX1_RVT)               0.04       1.10 r
  add_0_root_add_38_3/U1_14/CO (FADDX1_RVT)               0.04       1.14 r
  add_0_root_add_38_3/U1_15/CO (FADDX1_RVT)               0.04       1.17 r
  add_0_root_add_38_3/U1_16/CO (FADDX1_RVT)               0.04       1.21 r
  add_0_root_add_38_3/U1_17/CO (FADDX1_RVT)               0.04       1.25 r
  add_0_root_add_38_3/U1_18/CO (FADDX1_RVT)               0.04       1.29 r
  add_0_root_add_38_3/U1_19/CO (FADDX1_RVT)               0.04       1.33 r
  add_0_root_add_38_3/U1_20/CO (FADDX1_RVT)               0.04       1.36 r
  add_0_root_add_38_3/U1_21/CO (FADDX1_RVT)               0.04       1.40 r
  add_0_root_add_38_3/U1_22/CO (FADDX1_RVT)               0.04       1.44 r
  add_0_root_add_38_3/U1_23/CO (FADDX1_RVT)               0.04       1.48 r
  add_0_root_add_38_3/U1_24/CO (FADDX1_RVT)               0.04       1.52 r
  add_0_root_add_38_3/U1_25/CO (FADDX1_RVT)               0.04       1.56 r
  add_0_root_add_38_3/U1_26/CO (FADDX1_RVT)               0.04       1.59 r
  add_0_root_add_38_3/U1_27/CO (FADDX1_RVT)               0.04       1.63 r
  add_0_root_add_38_3/U1_28/CO (FADDX1_RVT)               0.04       1.67 r
  add_0_root_add_38_3/U1_29/CO (FADDX1_RVT)               0.04       1.71 r
  add_0_root_add_38_3/U1_30/S (FADDX1_RVT)                0.07       1.78 f
  add_0_root_add_38_3/SUM[30] (conv1_DW01_add_3)          0.00       1.78 f
  add_1_root_add_0_root_sub_38_2/A[30] (conv1_DW01_add_1)
                                                          0.00       1.78 f
  add_1_root_add_0_root_sub_38_2/U1_30/S (FADDX1_RVT)     0.06       1.83 r
  add_1_root_add_0_root_sub_38_2/SUM[30] (conv1_DW01_add_1)
                                                          0.00       1.83 r
  add_0_root_add_0_root_sub_38_2/B[30] (conv1_DW01_add_0)
                                                          0.00       1.83 r
  add_0_root_add_0_root_sub_38_2/U1_30/CO (FADDX1_RVT)
                                                          0.04       1.87 r
  add_0_root_add_0_root_sub_38_2/U1_31/S (FADDX1_RVT)     0.05       1.92 f
  add_0_root_add_0_root_sub_38_2/SUM[31] (conv1_DW01_add_0)
                                                          0.00       1.92 f
  U9235/Y (AO22X1_RVT)                                    0.02       1.95 f
  data_out_reg[31]/D (DFFX1_RVT)                          0.00       1.95 f
  data arrival time                                                  1.95

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  data_out_reg[31]/CLK (DFFX1_RVT)                        0.00      10.00 r
  library setup time                                     -0.02       9.98
  data required time                                                 9.98
  --------------------------------------------------------------------------
  data required time                                                 9.98
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        8.03


1
