$date
  Wed Apr 20 13:05:43 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module top_tb $end
$var reg 4 ! cntout[3:0] $end
$var reg 1 " fclk $end
$var reg 1 # endsim1 $end
$var reg 1 $ endsim2 $end
$var reg 1 % endsim $end
$scope module counter $end
$var reg 4 & cntout[3:0] $end
$var reg 1 ' fclk $end
$var reg 4 ( cnt_state[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000 !
1"
1#
0$
1%
b0000 &
1'
b0001 (
#1000000
0"
0'
#2000000
