{
  "nvidia": {
    "h100": {
      "manufacturing_cost": 3320,
      "suggested_retail": 30000,
      "gross_margin": 89,
      "cost_breakdown": {
        "silicon": 1200,
        "packaging": 700,
        "testing": 150,
        "r_and_d_allocation": 1270
      }
    },
    "a100": {
      "manufacturing_cost": 2200,
      "suggested_retail": 15000,
      "gross_margin": 85,
      "cost_breakdown": {
        "silicon": 900,
        "packaging": 450,
        "testing": 100,
        "r_and_d_allocation": 750
      }
    }
  },
  "amd": {
    "mi300x": {
      "manufacturing_cost": 4000,
      "suggested_retail": 21000,
      "gross_margin": 81
    }
  },
  "intel": {
    "arc_battlemage": {
      "manufacturing_cost": 350,
      "suggested_retail": 499,
      "gross_margin": 30
    }
  },
  "industry_analysis": {
    "average_gross_margin": 65,
    "cost_trend": "Increasing due to advanced node premiums (N3, N2) and advanced packaging (CoWoS-L, FOWLP) shortages. Wafer prices up 10-15% YoY.",
    "main_cost_driver": "TSMC CoWoS packaging capacity constraints and N5/N4 wafer costs"
  },
  "last_updated": "2024-07-15",
  "timestamp": "2025-12-09T20:16:26.731648"
}