TimeQuest Timing Analyzer report for VGA_TEST
Fri May 31 17:46:39 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Slow 1200mV 85C Model Metastability Report
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Slow 1200mV 0C Model Metastability Report
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 39. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 40. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Fast 1200mV 0C Model Metastability Report
 44. Multicorner Timing Analysis Summary
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Board Trace Model Assignments
 48. Input Transition Times
 49. Slow Corner Signal Integrity Metrics
 50. Fast Corner Signal Integrity Metrics
 51. Setup Transfers
 52. Hold Transfers
 53. Report TCCS
 54. Report RSKM
 55. Unconstrained Paths
 56. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; VGA_TEST                                           ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 39.729 ; 25.17 MHz ; 0.000 ; 19.864 ; 50.00      ; 147       ; 74          ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK25|altpll_component|auto_generated|pll1|inclk[0] ; { CLK25|altpll_component|auto_generated|pll1|clk[0] } ;
; CLOCK_50                                          ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { CLOCK_50 }                                          ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 269.25 MHz ; 269.25 MHz      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 36.015 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.359 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLOCK_50                                          ; 9.825  ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.620 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 36.015 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.653      ;
; 36.015 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.653      ;
; 36.020 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.648      ;
; 36.024 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.644      ;
; 36.024 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.644      ;
; 36.029 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.639      ;
; 36.066 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.059     ; 3.599      ;
; 36.071 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.059     ; 3.594      ;
; 36.071 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.059     ; 3.594      ;
; 36.096 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.572      ;
; 36.096 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.572      ;
; 36.102 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.566      ;
; 36.120 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.548      ;
; 36.120 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.548      ;
; 36.124 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.057     ; 3.543      ;
; 36.124 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.057     ; 3.543      ;
; 36.125 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.543      ;
; 36.133 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.057     ; 3.534      ;
; 36.133 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.057     ; 3.534      ;
; 36.156 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.512      ;
; 36.157 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.511      ;
; 36.158 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.510      ;
; 36.165 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.503      ;
; 36.166 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.502      ;
; 36.167 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.501      ;
; 36.227 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.057     ; 3.440      ;
; 36.227 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.057     ; 3.440      ;
; 36.229 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.057     ; 3.438      ;
; 36.229 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.057     ; 3.438      ;
; 36.247 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.421      ;
; 36.248 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.420      ;
; 36.248 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.420      ;
; 36.261 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.407      ;
; 36.262 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.060     ; 3.402      ;
; 36.262 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.406      ;
; 36.262 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.406      ;
; 36.262 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.406      ;
; 36.263 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.405      ;
; 36.265 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.060     ; 3.399      ;
; 36.267 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.401      ;
; 36.280 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.059     ; 3.385      ;
; 36.281 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.059     ; 3.384      ;
; 36.282 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.059     ; 3.383      ;
; 36.297 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.057     ; 3.370      ;
; 36.299 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.057     ; 3.368      ;
; 36.304 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.060     ; 3.360      ;
; 36.304 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.060     ; 3.360      ;
; 36.306 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.057     ; 3.361      ;
; 36.308 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.057     ; 3.359      ;
; 36.341 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.327      ;
; 36.341 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.327      ;
; 36.347 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.321      ;
; 36.359 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.057     ; 3.308      ;
; 36.361 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.057     ; 3.306      ;
; 36.371 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.057     ; 3.296      ;
; 36.371 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.057     ; 3.296      ;
; 36.402 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.057     ; 3.265      ;
; 36.403 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.265      ;
; 36.404 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.264      ;
; 36.404 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.057     ; 3.263      ;
; 36.405 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.263      ;
; 36.472 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.057     ; 3.195      ;
; 36.472 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.057     ; 3.195      ;
; 36.473 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.195      ;
; 36.473 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.195      ;
; 36.474 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.059     ; 3.191      ;
; 36.474 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.059     ; 3.191      ;
; 36.479 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.061     ; 3.184      ;
; 36.479 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.061     ; 3.184      ;
; 36.479 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.189      ;
; 36.480 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.059     ; 3.185      ;
; 36.485 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.061     ; 3.178      ;
; 36.492 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.176      ;
; 36.493 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.175      ;
; 36.493 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.175      ;
; 36.526 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.057     ; 3.141      ;
; 36.528 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.057     ; 3.139      ;
; 36.584 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.061     ; 3.079      ;
; 36.604 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.057     ; 3.063      ;
; 36.604 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.057     ; 3.063      ;
; 36.604 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.057     ; 3.063      ;
; 36.605 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.060     ; 3.059      ;
; 36.605 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.060     ; 3.059      ;
; 36.606 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.057     ; 3.061      ;
; 36.610 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 3.052      ;
; 36.610 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 3.052      ;
; 36.611 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.061     ; 3.052      ;
; 36.617 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.061     ; 3.046      ;
; 36.617 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.061     ; 3.046      ;
; 36.623 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.061     ; 3.040      ;
; 36.624 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.044      ;
; 36.625 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.043      ;
; 36.625 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.043      ;
; 36.625 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.059     ; 3.040      ;
; 36.626 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.059     ; 3.039      ;
; 36.626 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.059     ; 3.039      ;
; 36.630 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.061     ; 3.033      ;
; 36.631 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.061     ; 3.032      ;
; 36.631 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.061     ; 3.032      ;
; 36.688 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.060     ; 2.976      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.359 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.405 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.623      ;
; 0.526 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.744      ;
; 0.570 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.574 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.577 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.795      ;
; 0.578 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.796      ;
; 0.582 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.800      ;
; 0.586 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.804      ;
; 0.597 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.815      ;
; 0.695 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.912      ;
; 0.752 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.970      ;
; 0.777 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.994      ;
; 0.803 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.020      ;
; 0.830 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.048      ;
; 0.831 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.049      ;
; 0.831 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.049      ;
; 0.849 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.067      ;
; 0.851 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.069      ;
; 0.864 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.082      ;
; 0.866 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.083      ;
; 0.866 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.084      ;
; 0.867 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.085      ;
; 0.868 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.085      ;
; 0.869 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.087      ;
; 0.874 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.092      ;
; 0.876 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.094      ;
; 0.878 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.096      ;
; 0.956 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.173      ;
; 0.959 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.177      ;
; 0.961 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.179      ;
; 0.963 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.181      ;
; 0.963 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.181      ;
; 0.965 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.183      ;
; 0.976 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.194      ;
; 0.977 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.195      ;
; 0.978 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.196      ;
; 0.982 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.200      ;
; 0.988 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.205      ;
; 0.988 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.206      ;
; 0.994 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.212      ;
; 1.018 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.236      ;
; 1.026 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.244      ;
; 1.031 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.252      ;
; 1.073 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.291      ;
; 1.073 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.291      ;
; 1.090 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.308      ;
; 1.098 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.316      ;
; 1.112 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.329      ;
; 1.114 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.331      ;
; 1.125 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.343      ;
; 1.135 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.352      ;
; 1.140 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.358      ;
; 1.154 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.372      ;
; 1.154 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.372      ;
; 1.155 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.373      ;
; 1.167 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.384      ;
; 1.183 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.401      ;
; 1.200 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.418      ;
; 1.208 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.429      ;
; 1.231 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.448      ;
; 1.232 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.450      ;
; 1.235 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.453      ;
; 1.235 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.453      ;
; 1.243 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.461      ;
; 1.263 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.480      ;
; 1.265 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.486      ;
; 1.267 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.485      ;
; 1.267 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.485      ;
; 1.280 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.495      ;
; 1.293 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.511      ;
; 1.298 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.515      ;
; 1.299 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.516      ;
; 1.301 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.520      ;
; 1.315 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.532      ;
; 1.341 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.562      ;
; 1.343 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.561      ;
; 1.347 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.565      ;
; 1.369 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.591      ;
; 1.371 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.593      ;
; 1.378 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.596      ;
; 1.380 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.598      ;
; 1.386 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.605      ;
; 1.390 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.605      ;
; 1.396 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.613      ;
; 1.398 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.619      ;
; 1.399 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.620      ;
; 1.399 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.620      ;
; 1.400 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.621      ;
; 1.403 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.624      ;
; 1.403 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.624      ;
; 1.412 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.629      ;
; 1.413 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.632      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync_aux                                  ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[0]                                 ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[1]                                 ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[2]                                 ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[3]                                 ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[4]                                 ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[5]                                 ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[6]                                 ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[7]                                 ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[8]                                 ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[9]                                 ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[2]                                 ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[4]                                 ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[5]                                 ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[6]                                 ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[7]                                 ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[9]                                 ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_h                                 ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync_aux                                  ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[0]                                 ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[1]                                 ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[3]                                 ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[8]                                 ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_v                                 ;
; 19.707 ; 19.891       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync_aux                                  ;
; 19.707 ; 19.891       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[0]                                 ;
; 19.707 ; 19.891       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[1]                                 ;
; 19.707 ; 19.891       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[3]                                 ;
; 19.707 ; 19.891       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[8]                                 ;
; 19.707 ; 19.891       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_v                                 ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync_aux                                  ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[0]                                 ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[1]                                 ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[2]                                 ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[3]                                 ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[4]                                 ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[5]                                 ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[6]                                 ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[7]                                 ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[8]                                 ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[9]                                 ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[2]                                 ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[4]                                 ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[5]                                 ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[6]                                 ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[7]                                 ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[9]                                 ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_h                                 ;
; 19.852 ; 19.852       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.852 ; 19.852       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|Hsync_aux|clk                                            ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[0]|clk                                           ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[1]|clk                                           ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[2]|clk                                           ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[3]|clk                                           ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[4]|clk                                           ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[5]|clk                                           ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[6]|clk                                           ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[7]|clk                                           ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[8]|clk                                           ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[9]|clk                                           ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[2]|clk                                           ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[4]|clk                                           ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[5]|clk                                           ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[6]|clk                                           ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[7]|clk                                           ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[9]|clk                                           ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|video_on_h|clk                                           ;
; 19.860 ; 19.860       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|Vsync_aux|clk                                            ;
; 19.860 ; 19.860       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[0]|clk                                           ;
; 19.860 ; 19.860       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[1]|clk                                           ;
; 19.860 ; 19.860       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[3]|clk                                           ;
; 19.860 ; 19.860       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[8]|clk                                           ;
; 19.860 ; 19.860       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|video_on_v|clk                                           ;
; 19.868 ; 19.868       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|Vsync_aux|clk                                            ;
; 19.868 ; 19.868       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[0]|clk                                           ;
; 19.868 ; 19.868       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[1]|clk                                           ;
; 19.868 ; 19.868       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[3]|clk                                           ;
; 19.868 ; 19.868       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[8]|clk                                           ;
; 19.868 ; 19.868       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|video_on_v|clk                                           ;
; 19.869 ; 19.869       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|Hsync_aux|clk                                            ;
; 19.869 ; 19.869       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[0]|clk                                           ;
; 19.869 ; 19.869       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[1]|clk                                           ;
; 19.869 ; 19.869       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[2]|clk                                           ;
; 19.869 ; 19.869       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[3]|clk                                           ;
; 19.869 ; 19.869       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[4]|clk                                           ;
; 19.869 ; 19.869       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[5]|clk                                           ;
; 19.869 ; 19.869       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[6]|clk                                           ;
; 19.869 ; 19.869       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[7]|clk                                           ;
; 19.869 ; 19.869       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[8]|clk                                           ;
; 19.869 ; 19.869       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[9]|clk                                           ;
; 19.869 ; 19.869       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[2]|clk                                           ;
; 19.869 ; 19.869       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[4]|clk                                           ;
; 19.869 ; 19.869       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[5]|clk                                           ;
; 19.869 ; 19.869       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[6]|clk                                           ;
; 19.869 ; 19.869       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[7]|clk                                           ;
; 19.869 ; 19.869       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[9]|clk                                           ;
; 19.869 ; 19.869       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|video_on_h|clk                                           ;
; 19.876 ; 19.876       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.876 ; 19.876       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50   ; 2.163 ;       ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[0] ; CLOCK_50   ; 2.163 ;       ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50   ; 4.316 ; 4.407 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 4.316 ; 4.407 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 4.316 ; 4.407 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 4.316 ; 4.407 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 4.336 ; 4.424 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 4.325 ; 4.416 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 4.278 ; 4.331 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 4.336 ; 4.424 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 3.649 ; 3.702 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 4.356 ; 4.444 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 4.013 ; 4.079 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 4.275 ; 4.330 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 4.291 ; 4.364 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 4.356 ; 4.444 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 3.768 ; 3.777 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50   ;       ; 2.112 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[0] ; CLOCK_50   ;       ; 2.112 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50   ; 1.791 ;       ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[0] ; CLOCK_50   ; 1.791 ;       ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50   ; 3.254 ; 3.322 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 3.254 ; 3.322 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 3.254 ; 3.322 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 3.254 ; 3.322 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 3.217 ; 3.249 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 3.263 ; 3.331 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 3.217 ; 3.249 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 3.273 ; 3.339 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 3.214 ; 3.264 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 2.963 ; 3.008 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 2.963 ; 3.008 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 3.214 ; 3.248 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 3.230 ; 3.281 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 3.293 ; 3.359 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 3.329 ; 3.336 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50   ;       ; 1.741 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[0] ; CLOCK_50   ;       ; 1.741 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 296.21 MHz ; 296.21 MHz      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 36.353 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLOCK_50                                          ; 9.785  ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.614 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 36.353 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 3.321      ;
; 36.354 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 3.320      ;
; 36.360 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 3.314      ;
; 36.364 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 3.310      ;
; 36.365 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 3.309      ;
; 36.371 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 3.303      ;
; 36.428 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 3.244      ;
; 36.433 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 3.239      ;
; 36.433 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 3.239      ;
; 36.445 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 3.229      ;
; 36.446 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 3.228      ;
; 36.452 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 3.222      ;
; 36.458 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 3.216      ;
; 36.459 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 3.215      ;
; 36.465 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 3.209      ;
; 36.472 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.051     ; 3.201      ;
; 36.472 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.051     ; 3.201      ;
; 36.483 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.051     ; 3.190      ;
; 36.483 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.051     ; 3.190      ;
; 36.495 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 3.179      ;
; 36.495 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 3.179      ;
; 36.496 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 3.178      ;
; 36.506 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 3.168      ;
; 36.506 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 3.168      ;
; 36.507 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 3.167      ;
; 36.564 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.051     ; 3.109      ;
; 36.564 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.051     ; 3.109      ;
; 36.565 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.051     ; 3.108      ;
; 36.565 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.051     ; 3.108      ;
; 36.575 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 3.099      ;
; 36.576 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 3.098      ;
; 36.582 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 3.092      ;
; 36.587 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 3.087      ;
; 36.587 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 3.087      ;
; 36.588 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 3.086      ;
; 36.599 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.053     ; 3.072      ;
; 36.600 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 3.074      ;
; 36.600 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 3.074      ;
; 36.601 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 3.073      ;
; 36.602 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.053     ; 3.069      ;
; 36.618 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 3.054      ;
; 36.619 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 3.053      ;
; 36.620 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 3.052      ;
; 36.631 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.051     ; 3.042      ;
; 36.633 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.051     ; 3.040      ;
; 36.642 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.051     ; 3.031      ;
; 36.644 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.051     ; 3.029      ;
; 36.648 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.053     ; 3.023      ;
; 36.648 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.053     ; 3.023      ;
; 36.694 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.051     ; 2.979      ;
; 36.694 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.051     ; 2.979      ;
; 36.700 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.051     ; 2.973      ;
; 36.702 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.051     ; 2.971      ;
; 36.712 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 2.962      ;
; 36.713 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 2.961      ;
; 36.717 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 2.957      ;
; 36.717 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 2.957      ;
; 36.718 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 2.956      ;
; 36.719 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 2.955      ;
; 36.723 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.051     ; 2.950      ;
; 36.725 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.051     ; 2.948      ;
; 36.807 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 2.863      ;
; 36.808 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 2.862      ;
; 36.809 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.051     ; 2.864      ;
; 36.809 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.051     ; 2.864      ;
; 36.814 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 2.856      ;
; 36.836 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 2.838      ;
; 36.837 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 2.837      ;
; 36.839 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 2.833      ;
; 36.840 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 2.832      ;
; 36.843 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 2.831      ;
; 36.843 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.051     ; 2.830      ;
; 36.845 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.051     ; 2.828      ;
; 36.846 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 2.826      ;
; 36.849 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 2.825      ;
; 36.849 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 2.825      ;
; 36.850 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 2.824      ;
; 36.918 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.055     ; 2.751      ;
; 36.918 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.055     ; 2.751      ;
; 36.933 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.051     ; 2.740      ;
; 36.933 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.051     ; 2.740      ;
; 36.936 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.053     ; 2.735      ;
; 36.936 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.053     ; 2.735      ;
; 36.936 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 2.734      ;
; 36.937 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 2.733      ;
; 36.943 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 2.727      ;
; 36.944 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.051     ; 2.729      ;
; 36.946 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.051     ; 2.727      ;
; 36.949 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 2.721      ;
; 36.949 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 2.721      ;
; 36.950 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 2.720      ;
; 36.954 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 2.716      ;
; 36.960 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 2.710      ;
; 36.961 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 2.709      ;
; 36.967 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 2.703      ;
; 36.973 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 2.701      ;
; 36.973 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 2.701      ;
; 36.974 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.050     ; 2.700      ;
; 36.976 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 2.696      ;
; 36.976 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 2.696      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.312 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.361 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.559      ;
; 0.464 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.662      ;
; 0.512 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.515 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.517 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.524 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.722      ;
; 0.526 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.724      ;
; 0.533 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.731      ;
; 0.638 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.836      ;
; 0.683 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.881      ;
; 0.711 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.909      ;
; 0.729 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.927      ;
; 0.743 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.941      ;
; 0.744 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.942      ;
; 0.744 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.942      ;
; 0.759 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.957      ;
; 0.760 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.958      ;
; 0.766 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.964      ;
; 0.773 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.971      ;
; 0.773 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.971      ;
; 0.773 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.971      ;
; 0.775 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.973      ;
; 0.782 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.980      ;
; 0.786 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.984      ;
; 0.788 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.986      ;
; 0.795 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.994      ;
; 0.848 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.046      ;
; 0.855 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.053      ;
; 0.856 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.054      ;
; 0.862 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.060      ;
; 0.862 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.060      ;
; 0.863 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.062      ;
; 0.865 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.064      ;
; 0.869 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.067      ;
; 0.870 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.068      ;
; 0.878 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.076      ;
; 0.887 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.086      ;
; 0.888 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.087      ;
; 0.907 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.105      ;
; 0.914 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.112      ;
; 0.925 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.124      ;
; 0.939 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.139      ;
; 0.945 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.143      ;
; 0.951 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.149      ;
; 0.965 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.163      ;
; 0.967 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.165      ;
; 0.997 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.196      ;
; 1.005 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.203      ;
; 1.007 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.205      ;
; 1.024 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.222      ;
; 1.028 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.226      ;
; 1.030 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.228      ;
; 1.037 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.235      ;
; 1.040 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.238      ;
; 1.040 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.238      ;
; 1.054 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.252      ;
; 1.061 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.259      ;
; 1.101 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.301      ;
; 1.102 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.300      ;
; 1.104 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.302      ;
; 1.105 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.303      ;
; 1.125 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.323      ;
; 1.129 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.327      ;
; 1.136 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.334      ;
; 1.140 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.339      ;
; 1.149 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.349      ;
; 1.162 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.360      ;
; 1.163 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.359      ;
; 1.165 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.363      ;
; 1.169 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.367      ;
; 1.172 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.370      ;
; 1.183 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.382      ;
; 1.187 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.385      ;
; 1.210 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.408      ;
; 1.214 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.413      ;
; 1.216 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.416      ;
; 1.225 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.427      ;
; 1.228 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.430      ;
; 1.238 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.434      ;
; 1.248 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.446      ;
; 1.249 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.447      ;
; 1.254 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.453      ;
; 1.258 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.456      ;
; 1.265 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.464      ;
; 1.268 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.468      ;
; 1.269 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.469      ;
; 1.269 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.469      ;
; 1.269 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.469      ;
; 1.270 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.470      ;
; 1.270 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.470      ;
; 1.271 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.469      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync_aux                                  ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync_aux                                  ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[0]                                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[1]                                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[2]                                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[3]                                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[4]                                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[5]                                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[6]                                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[7]                                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[8]                                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[9]                                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[0]                                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[1]                                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[2]                                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[3]                                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[4]                                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[5]                                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[6]                                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[7]                                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[8]                                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[9]                                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_h                                 ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_v                                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync_aux                                  ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync_aux                                  ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[0]                                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[1]                                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[2]                                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[3]                                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[4]                                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[5]                                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[6]                                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[7]                                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[8]                                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[9]                                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[0]                                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[1]                                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[2]                                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[3]                                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[4]                                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[5]                                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[6]                                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[7]                                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[8]                                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[9]                                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_h                                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_v                                 ;
; 19.850 ; 19.850       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.850 ; 19.850       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|Hsync_aux|clk                                            ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|Vsync_aux|clk                                            ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[0]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[1]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[2]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[3]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[4]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[5]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[6]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[7]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[8]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[9]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[0]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[1]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[2]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[3]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[4]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[5]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[6]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[7]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[8]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[9]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|video_on_h|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|video_on_v|clk                                           ;
; 19.874 ; 19.874       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|Hsync_aux|clk                                            ;
; 19.874 ; 19.874       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|Vsync_aux|clk                                            ;
; 19.874 ; 19.874       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[0]|clk                                           ;
; 19.874 ; 19.874       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[1]|clk                                           ;
; 19.874 ; 19.874       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[2]|clk                                           ;
; 19.874 ; 19.874       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[3]|clk                                           ;
; 19.874 ; 19.874       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[4]|clk                                           ;
; 19.874 ; 19.874       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[5]|clk                                           ;
; 19.874 ; 19.874       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[6]|clk                                           ;
; 19.874 ; 19.874       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[7]|clk                                           ;
; 19.874 ; 19.874       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[8]|clk                                           ;
; 19.874 ; 19.874       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[9]|clk                                           ;
; 19.874 ; 19.874       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[0]|clk                                           ;
; 19.874 ; 19.874       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[1]|clk                                           ;
; 19.874 ; 19.874       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[2]|clk                                           ;
; 19.874 ; 19.874       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[3]|clk                                           ;
; 19.874 ; 19.874       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[4]|clk                                           ;
; 19.874 ; 19.874       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[5]|clk                                           ;
; 19.874 ; 19.874       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[6]|clk                                           ;
; 19.874 ; 19.874       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[7]|clk                                           ;
; 19.874 ; 19.874       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[8]|clk                                           ;
; 19.874 ; 19.874       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[9]|clk                                           ;
; 19.874 ; 19.874       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|video_on_h|clk                                           ;
; 19.874 ; 19.874       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|video_on_v|clk                                           ;
; 19.878 ; 19.878       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.878 ; 19.878       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50   ; 2.271 ;       ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[0] ; CLOCK_50   ; 2.271 ;       ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50   ; 4.242 ; 4.278 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 4.242 ; 4.278 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 4.242 ; 4.278 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 4.242 ; 4.278 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 4.259 ; 4.293 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 4.251 ; 4.287 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 4.206 ; 4.208 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 4.259 ; 4.293 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 3.632 ; 3.648 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 4.279 ; 4.313 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 3.963 ; 3.986 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 4.204 ; 4.218 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 4.217 ; 4.240 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 4.279 ; 4.313 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 3.751 ; 3.749 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50   ;       ; 2.200 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[0] ; CLOCK_50   ;       ; 2.200 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50   ; 1.942 ;       ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[0] ; CLOCK_50   ; 1.942 ;       ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50   ; 3.283 ; 3.318 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 3.283 ; 3.318 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 3.283 ; 3.318 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 3.283 ; 3.318 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 3.248 ; 3.250 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 3.292 ; 3.327 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 3.248 ; 3.250 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 3.299 ; 3.332 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 3.246 ; 3.261 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 3.016 ; 3.037 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 3.016 ; 3.037 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 3.246 ; 3.259 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 3.259 ; 3.280 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 3.319 ; 3.352 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 3.359 ; 3.357 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50   ;       ; 1.872 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[0] ; CLOCK_50   ;       ; 1.872 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 37.666 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLOCK_50                                          ; 9.585  ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.649 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 37.666 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 2.021      ;
; 37.667 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 2.020      ;
; 37.669 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 2.018      ;
; 37.670 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 2.017      ;
; 37.673 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 2.014      ;
; 37.674 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 2.010      ;
; 37.676 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 2.011      ;
; 37.680 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 2.004      ;
; 37.680 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 2.004      ;
; 37.696 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 1.991      ;
; 37.696 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 1.991      ;
; 37.703 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 1.984      ;
; 37.715 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.030     ; 1.971      ;
; 37.715 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.030     ; 1.971      ;
; 37.718 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.030     ; 1.968      ;
; 37.718 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.030     ; 1.968      ;
; 37.722 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 1.965      ;
; 37.722 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 1.965      ;
; 37.729 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 1.958      ;
; 37.740 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 1.947      ;
; 37.740 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 1.947      ;
; 37.740 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 1.947      ;
; 37.743 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 1.944      ;
; 37.743 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 1.944      ;
; 37.743 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 1.944      ;
; 37.779 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.030     ; 1.907      ;
; 37.779 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.030     ; 1.907      ;
; 37.783 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 1.904      ;
; 37.783 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 1.904      ;
; 37.784 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 1.903      ;
; 37.784 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 1.903      ;
; 37.785 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.030     ; 1.901      ;
; 37.785 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.030     ; 1.901      ;
; 37.785 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 1.902      ;
; 37.787 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 1.900      ;
; 37.787 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 1.900      ;
; 37.790 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 1.897      ;
; 37.794 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 1.893      ;
; 37.794 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 1.890      ;
; 37.795 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 1.888      ;
; 37.796 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 1.887      ;
; 37.796 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 1.888      ;
; 37.797 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 1.887      ;
; 37.804 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 1.883      ;
; 37.804 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 1.883      ;
; 37.804 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 1.883      ;
; 37.810 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.030     ; 1.876      ;
; 37.813 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.030     ; 1.873      ;
; 37.814 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.030     ; 1.872      ;
; 37.817 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.030     ; 1.869      ;
; 37.820 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 1.863      ;
; 37.820 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 1.863      ;
; 37.843 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 1.844      ;
; 37.843 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 1.844      ;
; 37.850 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 1.837      ;
; 37.852 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.030     ; 1.834      ;
; 37.855 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.030     ; 1.831      ;
; 37.858 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.030     ; 1.828      ;
; 37.858 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.030     ; 1.828      ;
; 37.868 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 1.816      ;
; 37.868 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 1.816      ;
; 37.871 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 1.816      ;
; 37.871 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 1.816      ;
; 37.872 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.030     ; 1.814      ;
; 37.872 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.030     ; 1.814      ;
; 37.872 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 1.815      ;
; 37.874 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.030     ; 1.812      ;
; 37.875 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 1.809      ;
; 37.875 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 1.812      ;
; 37.875 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 1.812      ;
; 37.876 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 1.811      ;
; 37.878 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.030     ; 1.808      ;
; 37.912 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 1.769      ;
; 37.915 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 1.766      ;
; 37.915 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 1.766      ;
; 37.922 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 1.759      ;
; 37.922 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 1.759      ;
; 37.931 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 1.756      ;
; 37.931 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 1.756      ;
; 37.932 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.030     ; 1.754      ;
; 37.932 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.030     ; 1.754      ;
; 37.932 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.029     ; 1.755      ;
; 37.939 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.030     ; 1.747      ;
; 37.942 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.030     ; 1.744      ;
; 37.943 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.030     ; 1.743      ;
; 37.946 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.030     ; 1.740      ;
; 37.956 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 1.728      ;
; 37.956 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 1.728      ;
; 37.957 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 1.726      ;
; 37.957 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 1.726      ;
; 37.957 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 1.727      ;
; 37.994 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 1.687      ;
; 37.994 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 1.687      ;
; 37.999 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 1.682      ;
; 37.999 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 1.682      ;
; 37.999 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.030     ; 1.687      ;
; 38.001 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 1.680      ;
; 38.002 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.030     ; 1.684      ;
; 38.003 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 1.678      ;
; 38.003 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 1.678      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.187 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.214 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.333      ;
; 0.283 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.402      ;
; 0.306 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.309 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.428      ;
; 0.309 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.428      ;
; 0.309 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.428      ;
; 0.312 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.314 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.433      ;
; 0.321 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.440      ;
; 0.362 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.481      ;
; 0.401 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.520      ;
; 0.409 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.528      ;
; 0.423 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.542      ;
; 0.449 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.568      ;
; 0.450 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.569      ;
; 0.451 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.570      ;
; 0.458 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.577      ;
; 0.465 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.468 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.470 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.589      ;
; 0.470 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.589      ;
; 0.471 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.590      ;
; 0.472 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.591      ;
; 0.475 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.594      ;
; 0.502 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.621      ;
; 0.517 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.636      ;
; 0.521 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.640      ;
; 0.523 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.643      ;
; 0.524 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.643      ;
; 0.526 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.646      ;
; 0.526 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.646      ;
; 0.533 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.652      ;
; 0.534 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.653      ;
; 0.535 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.655      ;
; 0.537 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.656      ;
; 0.541 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.660      ;
; 0.548 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.670      ;
; 0.548 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.667      ;
; 0.550 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.670      ;
; 0.587 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.706      ;
; 0.590 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.709      ;
; 0.598 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.717      ;
; 0.601 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.720      ;
; 0.603 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.722      ;
; 0.604 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.723      ;
; 0.604 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.723      ;
; 0.610 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.729      ;
; 0.612 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.732      ;
; 0.619 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.738      ;
; 0.619 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.738      ;
; 0.621 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.740      ;
; 0.622 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.741      ;
; 0.641 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.763      ;
; 0.652 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.772      ;
; 0.653 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.772      ;
; 0.654 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.773      ;
; 0.666 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.785      ;
; 0.669 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.788      ;
; 0.675 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.794      ;
; 0.676 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.795      ;
; 0.677 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.799      ;
; 0.677 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.796      ;
; 0.685 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.804      ;
; 0.687 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.806      ;
; 0.687 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.807      ;
; 0.688 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.807      ;
; 0.692 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.808      ;
; 0.698 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.817      ;
; 0.700 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.819      ;
; 0.703 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.823      ;
; 0.703 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.822      ;
; 0.722 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.844      ;
; 0.726 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.845      ;
; 0.738 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.860      ;
; 0.739 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.861      ;
; 0.740 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.862      ;
; 0.740 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.860      ;
; 0.748 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.870      ;
; 0.749 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.871      ;
; 0.750 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.872      ;
; 0.750 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.870      ;
; 0.752 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.872      ;
; 0.755 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.871      ;
; 0.755 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.874      ;
; 0.756 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.875      ;
; 0.756 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.875      ;
; 0.760 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.879      ;
; 0.766 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.885      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.618  ; 9.618        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 9.628  ; 9.628        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.371 ; 10.371       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.382 ; 10.382       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync_aux                                  ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[5]                                 ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[8]                                 ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[9]                                 ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[2]                                 ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[4]                                 ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[5]                                 ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[6]                                 ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[7]                                 ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[9]                                 ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_h                                 ;
; 19.650 ; 19.866       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync_aux                                  ;
; 19.650 ; 19.866       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[0]                                 ;
; 19.650 ; 19.866       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[1]                                 ;
; 19.650 ; 19.866       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[2]                                 ;
; 19.650 ; 19.866       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[3]                                 ;
; 19.650 ; 19.866       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[4]                                 ;
; 19.650 ; 19.866       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[6]                                 ;
; 19.650 ; 19.866       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[7]                                 ;
; 19.650 ; 19.866       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[0]                                 ;
; 19.650 ; 19.866       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[1]                                 ;
; 19.650 ; 19.866       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[3]                                 ;
; 19.650 ; 19.866       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[8]                                 ;
; 19.650 ; 19.866       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_v                                 ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[0]                                 ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[1]                                 ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[2]                                 ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[3]                                 ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[4]                                 ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[6]                                 ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[7]                                 ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[2]                                 ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[4]                                 ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[5]                                 ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[6]                                 ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[7]                                 ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[9]                                 ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync_aux                                  ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync_aux                                  ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[5]                                 ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[8]                                 ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[9]                                 ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[0]                                 ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[1]                                 ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[3]                                 ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[8]                                 ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_h                                 ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_v                                 ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|Vsync_aux|clk                                            ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[0]|clk                                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[1]|clk                                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[2]|clk                                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[3]|clk                                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[4]|clk                                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[6]|clk                                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[7]|clk                                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[0]|clk                                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[1]|clk                                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[2]|clk                                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[3]|clk                                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[4]|clk                                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[5]|clk                                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[6]|clk                                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[7]|clk                                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[8]|clk                                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[9]|clk                                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|video_on_v|clk                                           ;
; 19.858 ; 19.858       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|Hsync_aux|clk                                            ;
; 19.858 ; 19.858       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[5]|clk                                           ;
; 19.858 ; 19.858       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[8]|clk                                           ;
; 19.858 ; 19.858       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[9]|clk                                           ;
; 19.858 ; 19.858       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|video_on_h|clk                                           ;
; 19.863 ; 19.863       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.863 ; 19.863       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 19.866 ; 19.866       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.866 ; 19.866       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 19.871 ; 19.871       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|Hsync_aux|clk                                            ;
; 19.871 ; 19.871       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|Vsync_aux|clk                                            ;
; 19.871 ; 19.871       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[5]|clk                                           ;
; 19.871 ; 19.871       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[8]|clk                                           ;
; 19.871 ; 19.871       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[9]|clk                                           ;
; 19.871 ; 19.871       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[0]|clk                                           ;
; 19.871 ; 19.871       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[1]|clk                                           ;
; 19.871 ; 19.871       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[2]|clk                                           ;
; 19.871 ; 19.871       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[3]|clk                                           ;
; 19.871 ; 19.871       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[4]|clk                                           ;
; 19.871 ; 19.871       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[5]|clk                                           ;
; 19.871 ; 19.871       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[6]|clk                                           ;
; 19.871 ; 19.871       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[7]|clk                                           ;
; 19.871 ; 19.871       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[8]|clk                                           ;
; 19.871 ; 19.871       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[9]|clk                                           ;
; 19.871 ; 19.871       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|video_on_h|clk                                           ;
; 19.871 ; 19.871       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|video_on_v|clk                                           ;
; 19.872 ; 19.872       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[0]|clk                                           ;
; 19.872 ; 19.872       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[1]|clk                                           ;
; 19.872 ; 19.872       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[2]|clk                                           ;
; 19.872 ; 19.872       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[3]|clk                                           ;
; 19.872 ; 19.872       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[4]|clk                                           ;
; 19.872 ; 19.872       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[6]|clk                                           ;
; 19.872 ; 19.872       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[7]|clk                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50   ; 1.332 ;       ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[0] ; CLOCK_50   ; 1.332 ;       ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50   ; 2.595 ; 2.708 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 2.595 ; 2.708 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 2.595 ; 2.708 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 2.595 ; 2.708 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 2.604 ; 2.717 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 2.604 ; 2.717 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 2.550 ; 2.654 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 2.590 ; 2.712 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 2.243 ; 2.298 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 2.610 ; 2.732 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 2.405 ; 2.499 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 2.552 ; 2.655 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 2.559 ; 2.675 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 2.610 ; 2.732 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 2.301 ; 2.365 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50   ;       ; 1.354 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[0] ; CLOCK_50   ;       ; 1.354 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50   ; 1.108 ;       ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[0] ; CLOCK_50   ; 1.108 ;       ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50   ; 1.993 ; 2.048 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 1.993 ; 2.048 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 1.993 ; 2.048 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 1.993 ; 2.048 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 1.950 ; 1.996 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 2.002 ; 2.057 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 1.950 ; 1.996 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 1.987 ; 2.052 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 1.982 ; 2.034 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 1.811 ; 1.847 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 1.811 ; 1.847 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 1.951 ; 1.997 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 1.958 ; 2.016 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 2.007 ; 2.072 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 2.037 ; 2.098 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50   ;       ; 1.128 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[0] ; CLOCK_50   ;       ; 1.128 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                              ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 36.015 ; 0.187 ; N/A      ; N/A     ; 9.585               ;
;  CLK25|altpll_component|auto_generated|pll1|clk[0] ; 36.015 ; 0.187 ; N/A      ; N/A     ; 19.614              ;
;  CLOCK_50                                          ; N/A    ; N/A   ; N/A      ; N/A     ; 9.585               ;
; Design-wide TNS                                    ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50   ; 2.271 ;       ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[0] ; CLOCK_50   ; 2.271 ;       ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50   ; 4.316 ; 4.407 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 4.316 ; 4.407 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 4.316 ; 4.407 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 4.316 ; 4.407 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 4.336 ; 4.424 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 4.325 ; 4.416 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 4.278 ; 4.331 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 4.336 ; 4.424 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 3.649 ; 3.702 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 4.356 ; 4.444 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 4.013 ; 4.079 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 4.275 ; 4.330 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 4.291 ; 4.364 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 4.356 ; 4.444 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 3.768 ; 3.777 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50   ;       ; 2.200 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[0] ; CLOCK_50   ;       ; 2.200 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50   ; 1.108 ;       ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[0] ; CLOCK_50   ; 1.108 ;       ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50   ; 1.993 ; 2.048 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 1.993 ; 2.048 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 1.993 ; 2.048 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 1.993 ; 2.048 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 1.950 ; 1.996 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 2.002 ; 2.057 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 1.950 ; 1.996 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 1.987 ; 2.052 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 1.982 ; 2.034 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 1.811 ; 1.847 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 1.811 ; 1.847 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 1.951 ; 1.997 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 1.958 ; 2.016 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 2.007 ; 2.072 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 2.037 ; 2.098 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50   ;       ; 1.128 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[0] ; CLOCK_50   ;       ; 1.128 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 657      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 657      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 23    ; 23   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri May 31 17:46:38 2024
Info: Command: quartus_sta VGA_TEST -c VGA_TEST
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "DE0_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 14622752 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_Default -section_id Top was ignored
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VGA_TEST.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {CLK25|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name {CLK25|altpll_component|auto_generated|pll1|clk[0]} {CLK25|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 36.015
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    36.015               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.359
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.359               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.825
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.825               0.000 CLOCK_50 
    Info (332119):    19.620               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 36.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    36.353               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.312               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.785
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.785               0.000 CLOCK_50 
    Info (332119):    19.614               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 37.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    37.666               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.585
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.585               0.000 CLOCK_50 
    Info (332119):    19.649               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 4675 megabytes
    Info: Processing ended: Fri May 31 17:46:39 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


