// Seed: 124825614
module module_0 (
    output wand void id_0,
    input wor id_1,
    output wor id_2,
    input wire id_3,
    output supply1 id_4,
    output wor id_5,
    input tri0 id_6
);
  wire id_8;
endmodule
module module_1 (
    output tri id_0,
    input tri1 id_1,
    input supply1 id_2
);
  initial if (1) if (1) $display(id_1, id_2 ^ id_1, id_2, id_1);
  module_0(
      id_0, id_1, id_0, id_1, id_0, id_0, id_2
  );
  wire id_4;
  assign id_0 = 1;
endmodule
module module_2 (
    output tri0  id_0,
    output wor   id_1,
    output wor   id_2,
    input  uwire id_3,
    input  tri1  id_4
);
  module_0(
      id_0, id_3, id_2, id_3, id_0, id_1, id_3
  );
  wire id_6;
  wire id_7, id_8;
endmodule
