

================================================================
== Vivado HLS Report for 'match_hw'
================================================================
* Date:           Thu Aug 23 18:04:54 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        hls_match
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.11|      3.37|        0.51|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   25|   25|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|    1136|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     23|    1736|    1398|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      38|
|Register         |        -|      -|     776|      25|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     23|    2512|    2597|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |match_hw_dmul_64nbkb_U1  |match_hw_dmul_64nbkb  |        0|     11|  456|  238|
    |match_hw_dmul_64nbkb_U2  |match_hw_dmul_64nbkb  |        0|     11|  456|  238|
    |match_hw_mul_10s_dEe_U5  |match_hw_mul_10s_dEe  |        0|      1|    0|    0|
    |match_hw_sitodp_3cud_U3  |match_hw_sitodp_3cud  |        0|      0|  412|  461|
    |match_hw_sitodp_3cud_U4  |match_hw_sitodp_3cud  |        0|      0|  412|  461|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     23| 1736| 1398|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+-----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+-----+------------+------------+
    |ret_V_1_fu_897_p2             |     +    |      0|  0|    4|           1|           4|
    |tmp_25_fu_543_p2              |     +    |      0|  0|   12|           4|          12|
    |tmp_5_fu_464_p2               |     +    |      0|  0|   12|           5|          12|
    |F2_1_fu_429_p2                |     -    |      0|  0|   12|          11|          12|
    |F2_fu_384_p2                  |     -    |      0|  0|   12|          11|          12|
    |man_V_1_fu_446_p2             |     -    |      0|  0|   54|           1|          54|
    |man_V_4_fu_525_p2             |     -    |      0|  0|   54|           1|          54|
    |neg_fu_919_p2                 |     -    |      0|  0|    4|           1|           4|
    |p_Val2_3_fu_857_p2            |     -    |      0|  0|   15|          15|          15|
    |tmp_17_fu_318_p2              |     -    |      0|  0|    2|           1|           2|
    |tmp_26_fu_548_p2              |     -    |      0|  0|   12|           3|          12|
    |tmp_52_i_fu_293_p2            |     -    |      0|  0|    9|           1|           9|
    |tmp_7_fu_469_p2               |     -    |      0|  0|   12|           4|          12|
    |ap_condition_329              |    and   |      0|  0|    1|           1|           1|
    |sel_tmp10_fu_705_p2           |    and   |      0|  0|    1|           1|           1|
    |sel_tmp12_fu_587_p2           |    and   |      0|  0|    1|           1|           1|
    |sel_tmp13_fu_710_p2           |    and   |      0|  0|    1|           1|           1|
    |sel_tmp15_fu_724_p2           |    and   |      0|  0|    1|           1|           1|
    |sel_tmp17_fu_735_p2           |    and   |      0|  0|    1|           1|           1|
    |sel_tmp2_fu_619_p2            |    and   |      0|  0|    1|           1|           1|
    |sel_tmp3_fu_638_p2            |    and   |      0|  0|    1|           1|           1|
    |sel_tmp5_fu_649_p2            |    and   |      0|  0|    1|           1|           1|
    |sel_tmp7_fu_508_p2            |    and   |      0|  0|    1|           1|           1|
    |sel_tmp8_fu_624_p2            |    and   |      0|  0|    1|           1|           1|
    |tmp_11_fu_605_p2              |   ashr   |      0|  0|  178|          54|          54|
    |tmp_32_fu_691_p2              |   ashr   |      0|  0|  178|          54|          54|
    |abscond_fu_924_p2             |   icmp   |      0|  0|    2|           4|           1|
    |tmp_1_fu_378_p2               |   icmp   |      0|  0|   22|          63|           1|
    |tmp_23_fu_423_p2              |   icmp   |      0|  0|   22|          63|           1|
    |tmp_24_fu_538_p2              |   icmp   |      0|  0|    5|          12|           3|
    |tmp_27_fu_561_p2              |   icmp   |      0|  0|    5|          12|           3|
    |tmp_29_fu_570_p2              |   icmp   |      0|  0|    5|          12|           6|
    |tmp_2_fu_596_p2               |   icmp   |      0|  0|    5|          12|           4|
    |tmp_30_fu_682_p2              |   icmp   |      0|  0|    5|          12|           4|
    |tmp_3_fu_459_p2               |   icmp   |      0|  0|    5|          12|           4|
    |tmp_40_fu_891_p2              |   icmp   |      0|  0|    3|           6|           1|
    |tmp_41_fu_936_p2              |   icmp   |      0|  0|    2|           4|           1|
    |tmp_8_fu_482_p2               |   icmp   |      0|  0|    5|          12|           4|
    |tmp_s_fu_491_p2               |   icmp   |      0|  0|    5|          12|           6|
    |or_cond1_fu_667_p2            |    or    |      0|  0|    1|           1|           1|
    |or_cond2_fu_673_p2            |    or    |      0|  0|    1|           1|           1|
    |or_cond3_fu_740_p2            |    or    |      0|  0|    1|           1|           1|
    |or_cond4_fu_753_p2            |    or    |      0|  0|    1|           1|           1|
    |or_cond5_fu_759_p2            |    or    |      0|  0|    1|           1|           1|
    |or_cond_fu_654_p2             |    or    |      0|  0|    1|           1|           1|
    |sel_tmp14_demorgan_fu_628_p2  |    or    |      0|  0|    1|           1|           1|
    |sel_tmp31_demorgan_fu_576_p2  |    or    |      0|  0|    1|           1|           1|
    |sel_tmp39_demorgan_fu_714_p2  |    or    |      0|  0|    1|           1|           1|
    |sel_tmp6_demorgan_fu_497_p2   |    or    |      0|  0|    1|           1|           1|
    |abs_fu_929_p3                 |  select  |      0|  0|    4|           1|           4|
    |man_V_2_fu_452_p3             |  select  |      0|  0|   54|           1|          54|
    |man_V_5_fu_531_p3             |  select  |      0|  0|   54|           1|          54|
    |newSel1_fu_660_p3             |  select  |      0|  0|   14|           1|          14|
    |newSel2_fu_791_p3             |  select  |      0|  0|   14|           1|          14|
    |newSel4_fu_816_p3             |  select  |      0|  0|   10|           1|          10|
    |newSel5_fu_746_p3             |  select  |      0|  0|   10|           1|          10|
    |newSel6_fu_823_p3             |  select  |      0|  0|   10|           1|          10|
    |newSel_fu_784_p3              |  select  |      0|  0|   14|           1|          14|
    |p_1_fu_911_p3                 |  select  |      0|  0|    4|           1|           4|
    |p_2_fu_765_p3                 |  select  |      0|  0|    2|           1|           2|
    |p_3_fu_797_p3                 |  select  |      0|  0|    2|           1|           2|
    |p_Val2_2_fu_829_p3            |  select  |      0|  0|   14|           1|          14|
    |p_s_fu_903_p3                 |  select  |      0|  0|    4|           1|           4|
    |sh_amt_1_fu_553_p3            |  select  |      0|  0|   12|           1|          12|
    |sh_amt_fu_474_p3              |  select  |      0|  0|   12|           1|          12|
    |tmp_38_fu_839_p3              |  select  |      0|  0|   10|           1|          10|
    |tmp_54_i_fu_303_p3            |  select  |      0|  0|   10|           1|          10|
    |tmp_13_fu_775_p2              |    shl   |      0|  0|   92|          32|          32|
    |tmp_35_fu_807_p2              |    shl   |      0|  0|   92|          32|          32|
    |sel_tmp11_fu_581_p2           |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp14_fu_718_p2           |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp16_fu_730_p2           |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp1_fu_614_p2            |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp4_fu_644_p2            |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp6_fu_502_p2            |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp9_fu_700_p2            |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp_fu_632_p2             |    xor   |      0|  0|    2|           1|           2|
    +------------------------------+----------+-------+---+-----+------------+------------+
    |Total                         |          |      0|  0| 1136|         514|         716|
    +------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |outTrackMuon_hwBX_V     |   3|          3|    3|          9|
    |outTrackMuon_hwEta_V    |   9|          3|    9|         27|
    |outTrackMuon_hwPhi_V    |  10|          3|   10|         30|
    |outTrackMuon_hwPt_V     |  14|          3|   14|         42|
    |outTrackMuon_hwQ_V      |   1|          3|    1|          3|
    |outTrackMuon_hwValid_V  |   1|          3|    1|          3|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  38|         18|   38|        114|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |F2_1_reg_1049                                 |  12|   0|   12|          0|
    |F2_reg_1024                                   |  12|   0|   12|          0|
    |ap_CS_fsm                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                       |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter21_tmp_1_reg_1018     |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter21_tmp_23_reg_1043    |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter22_tmp_16_reg_1078    |  14|   0|   14|          0|
    |ap_pipeline_reg_pp0_iter22_tmp_46_reg_1122    |  10|   0|   10|          0|
    |ap_pipeline_reg_pp0_iter23_or_cond2_reg_1165  |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter23_or_cond5_reg_1190  |   1|   0|    1|          0|
    |inMuon_hwEta_V_read_reg_947                   |   9|   0|    9|          0|
    |inTrack_hwEta_V_read_reg_942                  |  14|   0|   14|          0|
    |isneg_1_reg_1032                              |   1|   0|    1|          0|
    |isneg_reg_1007                                |   1|   0|    1|          0|
    |man_V_2_reg_1057                              |  54|   0|   54|          0|
    |man_V_5_reg_1101                              |  54|   0|   54|          0|
    |newSel1_reg_1160                              |  14|   0|   14|          0|
    |newSel2_reg_1195                              |  14|   0|   14|          0|
    |newSel5_reg_1185                              |  10|   0|   10|          0|
    |newSel6_reg_1200                              |  10|   0|   10|          0|
    |or_cond2_reg_1165                             |   1|   0|    1|          0|
    |or_cond3_reg_1180                             |   1|   0|    1|          0|
    |or_cond5_reg_1190                             |   1|   0|    1|          0|
    |or_cond_reg_1155                              |   1|   0|    1|          0|
    |p_1_reg_1205                                  |   4|   0|    4|          0|
    |sel_tmp12_reg_1139                            |   1|   0|    1|          0|
    |sel_tmp17_reg_1175                            |   1|   0|    1|          0|
    |sel_tmp31_demorgan_reg_1134                   |   1|   0|    1|          0|
    |sel_tmp5_reg_1150                             |   1|   0|    1|          0|
    |sel_tmp6_demorgan_reg_1090                    |   1|   0|    1|          0|
    |sel_tmp7_reg_1095                             |   1|   0|    1|          0|
    |sh_amt_1_cast_reg_1170                        |  32|   0|   32|          0|
    |sh_amt_1_reg_1111                             |  12|   0|   12|          0|
    |sh_amt_cast_reg_1145                          |  32|   0|   32|          0|
    |sh_amt_reg_1067                               |  12|   0|   12|          0|
    |tmp_15_reg_1013                               |  52|   0|   52|          0|
    |tmp_16_reg_1078                               |  14|   0|   14|          0|
    |tmp_18_reg_972                                |  12|   0|   12|          0|
    |tmp_1_reg_1018                                |   1|   0|    1|          0|
    |tmp_20_reg_992                                |  64|   0|   64|          0|
    |tmp_23_reg_1043                               |   1|   0|    1|          0|
    |tmp_24_reg_1106                               |   1|   0|    1|          0|
    |tmp_27_reg_1117                               |   1|   0|    1|          0|
    |tmp_29_reg_1128                               |   1|   0|    1|          0|
    |tmp_36_reg_952                                |   1|   0|    1|          0|
    |tmp_3_reg_1062                                |   1|   0|    1|          0|
    |tmp_45_reg_1038                               |  52|   0|   52|          0|
    |tmp_46_reg_1122                               |  10|   0|   10|          0|
    |tmp_54_i_reg_957                              |  10|   0|   10|          0|
    |tmp_8_reg_1073                                |   1|   0|    1|          0|
    |tmp_reg_987                                   |  64|   0|   64|          0|
    |tmp_s_reg_1084                                |   1|   0|    1|          0|
    |v_assign_1_reg_1002                           |  64|   0|   64|          0|
    |v_assign_reg_997                              |  64|   0|   64|          0|
    |inMuon_hwEta_V_read_reg_947                   |   0|   9|    9|          0|
    |inTrack_hwEta_V_read_reg_942                  |   0|  14|   14|          0|
    |isneg_1_reg_1032                              |   0|   1|    1|          0|
    |isneg_reg_1007                                |   0|   1|    1|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 776|  25|  801|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+--------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |         match_hw         | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |         match_hw         | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |         match_hw         | return value |
|ap_done                        | out |    1| ap_ctrl_hs |         match_hw         | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |         match_hw         | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |         match_hw         | return value |
|inTrack_hwRinv_V               |  in |   15|   ap_none  |     inTrack_hwRinv_V     |    pointer   |
|inTrack_hwPt_V                 |  in |   14|   ap_none  |      inTrack_hwPt_V      |    pointer   |
|inTrack_hwSinhEta_V            |  in |   14|   ap_none  |    inTrack_hwSinhEta_V   |    pointer   |
|inTrack_hwEta_V                |  in |   14|   ap_none  |      inTrack_hwEta_V     |    pointer   |
|inTrack_hwPhi_V                |  in |   19|   ap_none  |      inTrack_hwPhi_V     |    pointer   |
|inTrack_hwPhiGlobal_V          |  in |   23|   ap_none  |   inTrack_hwPhiGlobal_V  |    pointer   |
|inTrack_hwZ0_V                 |  in |   11|   ap_none  |      inTrack_hwZ0_V      |    pointer   |
|inTrack_hwSector_V             |  in |    5|   ap_none  |    inTrack_hwSector_V    |    pointer   |
|inTrack_hwQ_V                  |  in |    1|   ap_none  |       inTrack_hwQ_V      |    pointer   |
|inTrack_hwX2_V                 |  in |   10|   ap_none  |      inTrack_hwX2_V      |    pointer   |
|inTrack_hwValid_V              |  in |    1|   ap_none  |     inTrack_hwValid_V    |    pointer   |
|inTrack_hwBX_V                 |  in |    3|   ap_none  |      inTrack_hwBX_V      |    pointer   |
|inMuon_hwPt_V                  |  in |    9|   ap_none  |       inMuon_hwPt_V      |    pointer   |
|inMuon_hwEta_V                 |  in |    9|   ap_none  |      inMuon_hwEta_V      |    pointer   |
|inMuon_hwPhi_V                 |  in |   10|   ap_none  |      inMuon_hwPhi_V      |    pointer   |
|inMuon_hwQ_V                   |  in |    1|   ap_none  |       inMuon_hwQ_V       |    pointer   |
|inMuon_hwValid_V               |  in |    1|   ap_none  |     inMuon_hwValid_V     |    pointer   |
|inMuon_hwBX_V                  |  in |    3|   ap_none  |       inMuon_hwBX_V      |    pointer   |
|inMuon_hwQuality_V             |  in |    4|   ap_none  |    inMuon_hwQuality_V    |    pointer   |
|outTrackMuon_hwPt_V            | out |   14|   ap_vld   |    outTrackMuon_hwPt_V   |    pointer   |
|outTrackMuon_hwPt_V_ap_vld     | out |    1|   ap_vld   |    outTrackMuon_hwPt_V   |    pointer   |
|outTrackMuon_hwEta_V           | out |    9|   ap_vld   |   outTrackMuon_hwEta_V   |    pointer   |
|outTrackMuon_hwEta_V_ap_vld    | out |    1|   ap_vld   |   outTrackMuon_hwEta_V   |    pointer   |
|outTrackMuon_hwPhi_V           | out |   10|   ap_vld   |   outTrackMuon_hwPhi_V   |    pointer   |
|outTrackMuon_hwPhi_V_ap_vld    | out |    1|   ap_vld   |   outTrackMuon_hwPhi_V   |    pointer   |
|outTrackMuon_hwQ_V             | out |    1|   ap_vld   |    outTrackMuon_hwQ_V    |    pointer   |
|outTrackMuon_hwQ_V_ap_vld      | out |    1|   ap_vld   |    outTrackMuon_hwQ_V    |    pointer   |
|outTrackMuon_hwValid_V         | out |    1|   ap_vld   |  outTrackMuon_hwValid_V  |    pointer   |
|outTrackMuon_hwValid_V_ap_vld  | out |    1|   ap_vld   |  outTrackMuon_hwValid_V  |    pointer   |
|outTrackMuon_hwBX_V            | out |    3|   ap_vld   |    outTrackMuon_hwBX_V   |    pointer   |
|outTrackMuon_hwBX_V_ap_vld     | out |    1|   ap_vld   |    outTrackMuon_hwBX_V   |    pointer   |
|outTrackMuon_hwQuality_V       |  in |    4|   ap_none  | outTrackMuon_hwQuality_V |    pointer   |
+-------------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 26
* Pipeline: 1
  Pipeline-0: II = 1, D = 26, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
* FSM state operations: 

 <State 1>: 2.04ns
ST_1: inTrack_hwEta_V_read (55)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:272
_ifconv:28  %inTrack_hwEta_V_read = call i14 @_ssdm_op_Read.ap_auto.i14P(i14* %inTrack_hwEta_V)

ST_1: inMuon_hwEta_V_read (105)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:275
_ifconv:78  %inMuon_hwEta_V_read = call i9 @_ssdm_op_Read.ap_auto.i9P(i9* %inMuon_hwEta_V)

ST_1: tmp_36 (106)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:275
_ifconv:79  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %inMuon_hwEta_V_read, i32 8)

ST_1: x_assign_cast (110)  [1/1] 0.00ns  loc: src/dataformats.h:113->src/tk-mu_simple.cpp:275
_ifconv:83  %x_assign_cast = sext i9 %inMuon_hwEta_V_read to i10

ST_1: tmp_42 (111)  [1/1] 0.00ns  loc: src/dataformats.h:114->src/tk-mu_simple.cpp:275
_ifconv:84  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %inMuon_hwEta_V_read, i32 8)

ST_1: tmp_52_i (112)  [1/1] 1.33ns  loc: src/dataformats.h:114->src/tk-mu_simple.cpp:275
_ifconv:85  %tmp_52_i = sub i9 0, %inMuon_hwEta_V_read

ST_1: tmp_53_i_cast (113)  [1/1] 0.00ns  loc: src/dataformats.h:114->src/tk-mu_simple.cpp:275
_ifconv:86  %tmp_53_i_cast = zext i9 %tmp_52_i to i10

ST_1: tmp_54_i (114)  [1/1] 0.71ns  loc: src/dataformats.h:114->src/tk-mu_simple.cpp:275
_ifconv:87  %tmp_54_i = select i1 %tmp_42, i10 %tmp_53_i_cast, i10 %x_assign_cast


 <State 2>: 3.37ns
ST_2: tmp_14 (107)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:275
_ifconv:80  %tmp_14 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %tmp_36, i1 false)

ST_2: tmp_17 (108)  [1/1] 0.43ns  loc: src/tk-mu_simple.cpp:275
_ifconv:81  %tmp_17 = sub i2 1, %tmp_14

ST_2: tmp_21_cast_cast (109)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:275
_ifconv:82  %tmp_21_cast_cast = sext i2 %tmp_17 to i12

ST_2: tmp_54_i_cast_cast (115)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:275
_ifconv:88  %tmp_54_i_cast_cast = sext i10 %tmp_54_i to i12

ST_2: tmp_18 (116)  [3/3] 2.94ns  loc: src/tk-mu_simple.cpp:275
_ifconv:89  %tmp_18 = mul i12 %tmp_54_i_cast_cast, %tmp_21_cast_cast


 <State 3>: 2.94ns
ST_3: tmp_18 (116)  [2/3] 2.94ns  loc: src/tk-mu_simple.cpp:275
_ifconv:89  %tmp_18 = mul i12 %tmp_54_i_cast_cast, %tmp_21_cast_cast


 <State 4>: 2.94ns
ST_4: tmp_18 (116)  [1/3] 2.94ns  loc: src/tk-mu_simple.cpp:275
_ifconv:89  %tmp_18 = mul i12 %tmp_54_i_cast_cast, %tmp_21_cast_cast


 <State 5>: 3.21ns
ST_5: tmp4 (56)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:272
_ifconv:29  %tmp4 = sext i14 %inTrack_hwEta_V_read to i32

ST_5: tmp (57)  [6/6] 3.21ns  loc: src/tk-mu_simple.cpp:272
_ifconv:30  %tmp = sitofp i32 %tmp4 to double

ST_5: tmp_19 (117)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:275
_ifconv:90  %tmp_19 = sext i12 %tmp_18 to i32

ST_5: tmp_20 (118)  [6/6] 3.21ns  loc: src/tk-mu_simple.cpp:275
_ifconv:91  %tmp_20 = sitofp i32 %tmp_19 to double


 <State 6>: 3.21ns
ST_6: tmp (57)  [5/6] 3.21ns  loc: src/tk-mu_simple.cpp:272
_ifconv:30  %tmp = sitofp i32 %tmp4 to double

ST_6: tmp_20 (118)  [5/6] 3.21ns  loc: src/tk-mu_simple.cpp:275
_ifconv:91  %tmp_20 = sitofp i32 %tmp_19 to double


 <State 7>: 3.21ns
ST_7: tmp (57)  [4/6] 3.21ns  loc: src/tk-mu_simple.cpp:272
_ifconv:30  %tmp = sitofp i32 %tmp4 to double

ST_7: tmp_20 (118)  [4/6] 3.21ns  loc: src/tk-mu_simple.cpp:275
_ifconv:91  %tmp_20 = sitofp i32 %tmp_19 to double


 <State 8>: 3.21ns
ST_8: tmp (57)  [3/6] 3.21ns  loc: src/tk-mu_simple.cpp:272
_ifconv:30  %tmp = sitofp i32 %tmp4 to double

ST_8: tmp_20 (118)  [3/6] 3.21ns  loc: src/tk-mu_simple.cpp:275
_ifconv:91  %tmp_20 = sitofp i32 %tmp_19 to double


 <State 9>: 3.21ns
ST_9: tmp (57)  [2/6] 3.21ns  loc: src/tk-mu_simple.cpp:272
_ifconv:30  %tmp = sitofp i32 %tmp4 to double

ST_9: tmp_20 (118)  [2/6] 3.21ns  loc: src/tk-mu_simple.cpp:275
_ifconv:91  %tmp_20 = sitofp i32 %tmp_19 to double


 <State 10>: 3.21ns
ST_10: tmp (57)  [1/6] 3.21ns  loc: src/tk-mu_simple.cpp:272
_ifconv:30  %tmp = sitofp i32 %tmp4 to double

ST_10: tmp_20 (118)  [1/6] 3.21ns  loc: src/tk-mu_simple.cpp:275
_ifconv:91  %tmp_20 = sitofp i32 %tmp_19 to double


 <State 11>: 3.06ns
ST_11: v_assign (58)  [10/10] 3.06ns  loc: src/tk-mu_simple.cpp:272
_ifconv:31  %v_assign = fmul double %tmp, 0x3F600000972ECF2E

ST_11: v_assign_1 (119)  [10/10] 3.06ns  loc: src/tk-mu_simple.cpp:275
_ifconv:92  %v_assign_1 = fmul double %tmp_20, 1.087500e-02


 <State 12>: 3.06ns
ST_12: v_assign (58)  [9/10] 3.06ns  loc: src/tk-mu_simple.cpp:272
_ifconv:31  %v_assign = fmul double %tmp, 0x3F600000972ECF2E

ST_12: v_assign_1 (119)  [9/10] 3.06ns  loc: src/tk-mu_simple.cpp:275
_ifconv:92  %v_assign_1 = fmul double %tmp_20, 1.087500e-02


 <State 13>: 3.06ns
ST_13: v_assign (58)  [8/10] 3.06ns  loc: src/tk-mu_simple.cpp:272
_ifconv:31  %v_assign = fmul double %tmp, 0x3F600000972ECF2E

ST_13: v_assign_1 (119)  [8/10] 3.06ns  loc: src/tk-mu_simple.cpp:275
_ifconv:92  %v_assign_1 = fmul double %tmp_20, 1.087500e-02


 <State 14>: 3.06ns
ST_14: v_assign (58)  [7/10] 3.06ns  loc: src/tk-mu_simple.cpp:272
_ifconv:31  %v_assign = fmul double %tmp, 0x3F600000972ECF2E

ST_14: v_assign_1 (119)  [7/10] 3.06ns  loc: src/tk-mu_simple.cpp:275
_ifconv:92  %v_assign_1 = fmul double %tmp_20, 1.087500e-02


 <State 15>: 3.06ns
ST_15: v_assign (58)  [6/10] 3.06ns  loc: src/tk-mu_simple.cpp:272
_ifconv:31  %v_assign = fmul double %tmp, 0x3F600000972ECF2E

ST_15: v_assign_1 (119)  [6/10] 3.06ns  loc: src/tk-mu_simple.cpp:275
_ifconv:92  %v_assign_1 = fmul double %tmp_20, 1.087500e-02


 <State 16>: 3.06ns
ST_16: v_assign (58)  [5/10] 3.06ns  loc: src/tk-mu_simple.cpp:272
_ifconv:31  %v_assign = fmul double %tmp, 0x3F600000972ECF2E

ST_16: v_assign_1 (119)  [5/10] 3.06ns  loc: src/tk-mu_simple.cpp:275
_ifconv:92  %v_assign_1 = fmul double %tmp_20, 1.087500e-02


 <State 17>: 3.06ns
ST_17: v_assign (58)  [4/10] 3.06ns  loc: src/tk-mu_simple.cpp:272
_ifconv:31  %v_assign = fmul double %tmp, 0x3F600000972ECF2E

ST_17: v_assign_1 (119)  [4/10] 3.06ns  loc: src/tk-mu_simple.cpp:275
_ifconv:92  %v_assign_1 = fmul double %tmp_20, 1.087500e-02


 <State 18>: 3.06ns
ST_18: v_assign (58)  [3/10] 3.06ns  loc: src/tk-mu_simple.cpp:272
_ifconv:31  %v_assign = fmul double %tmp, 0x3F600000972ECF2E

ST_18: v_assign_1 (119)  [3/10] 3.06ns  loc: src/tk-mu_simple.cpp:275
_ifconv:92  %v_assign_1 = fmul double %tmp_20, 1.087500e-02


 <State 19>: 3.06ns
ST_19: v_assign (58)  [2/10] 3.06ns  loc: src/tk-mu_simple.cpp:272
_ifconv:31  %v_assign = fmul double %tmp, 0x3F600000972ECF2E

ST_19: v_assign_1 (119)  [2/10] 3.06ns  loc: src/tk-mu_simple.cpp:275
_ifconv:92  %v_assign_1 = fmul double %tmp_20, 1.087500e-02


 <State 20>: 3.06ns
ST_20: v_assign (58)  [1/10] 3.06ns  loc: src/tk-mu_simple.cpp:272
_ifconv:31  %v_assign = fmul double %tmp, 0x3F600000972ECF2E

ST_20: v_assign_1 (119)  [1/10] 3.06ns  loc: src/tk-mu_simple.cpp:275
_ifconv:92  %v_assign_1 = fmul double %tmp_20, 1.087500e-02


 <State 21>: 1.60ns
ST_21: ireg_V (59)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:272
_ifconv:32  %ireg_V = bitcast double %v_assign to i64

ST_21: tmp_9 (60)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:272
_ifconv:33  %tmp_9 = trunc i64 %ireg_V to i63

ST_21: isneg (61)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:272
_ifconv:34  %isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

ST_21: exp_tmp_V (62)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:272
_ifconv:35  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

ST_21: tmp_6 (63)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:272
_ifconv:36  %tmp_6 = zext i11 %exp_tmp_V to i12

ST_21: tmp_15 (64)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:272
_ifconv:37  %tmp_15 = trunc i64 %ireg_V to i52

ST_21: tmp_1 (69)  [1/1] 1.60ns  loc: src/tk-mu_simple.cpp:272
_ifconv:42  %tmp_1 = icmp eq i63 %tmp_9, 0

ST_21: F2 (70)  [1/1] 1.33ns  loc: src/tk-mu_simple.cpp:272
_ifconv:43  %F2 = sub i12 1075, %tmp_6

ST_21: ireg_V_1 (120)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:275
_ifconv:93  %ireg_V_1 = bitcast double %v_assign_1 to i64

ST_21: tmp_43 (121)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:275
_ifconv:94  %tmp_43 = trunc i64 %ireg_V_1 to i63

ST_21: isneg_1 (122)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:275
_ifconv:95  %isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)

ST_21: exp_tmp_V_1 (123)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:275
_ifconv:96  %exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)

ST_21: tmp_21 (124)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:275
_ifconv:97  %tmp_21 = zext i11 %exp_tmp_V_1 to i12

ST_21: tmp_45 (125)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:275
_ifconv:98  %tmp_45 = trunc i64 %ireg_V_1 to i52

ST_21: tmp_23 (130)  [1/1] 1.60ns  loc: src/tk-mu_simple.cpp:275
_ifconv:103  %tmp_23 = icmp eq i63 %tmp_43, 0

ST_21: F2_1 (131)  [1/1] 1.33ns  loc: src/tk-mu_simple.cpp:275
_ifconv:104  %F2_1 = sub i12 1075, %tmp_21


 <State 22>: 3.29ns
ST_22: tmp_4 (65)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:272
_ifconv:38  %tmp_4 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_15)

ST_22: p_Result_s (66)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:272
_ifconv:39  %p_Result_s = zext i53 %tmp_4 to i54

ST_22: man_V_1 (67)  [1/1] 1.99ns  loc: src/tk-mu_simple.cpp:272
_ifconv:40  %man_V_1 = sub i54 0, %p_Result_s

ST_22: man_V_2 (68)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:272
_ifconv:41  %man_V_2 = select i1 %isneg, i54 %man_V_1, i54 %p_Result_s

ST_22: tmp_3 (71)  [1/1] 1.25ns  loc: src/tk-mu_simple.cpp:272
_ifconv:44  %tmp_3 = icmp sgt i12 %F2, 10

ST_22: tmp_5 (72)  [1/1] 1.33ns  loc: src/tk-mu_simple.cpp:272
_ifconv:45  %tmp_5 = add i12 -10, %F2

ST_22: tmp_7 (73)  [1/1] 1.33ns  loc: src/tk-mu_simple.cpp:272
_ifconv:46  %tmp_7 = sub i12 10, %F2

ST_22: sh_amt (74)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:272
_ifconv:47  %sh_amt = select i1 %tmp_3, i12 %tmp_5, i12 %tmp_7

ST_22: tmp_8 (76)  [1/1] 1.25ns  loc: src/tk-mu_simple.cpp:272
_ifconv:49  %tmp_8 = icmp eq i12 %F2, 10

ST_22: tmp_16 (77)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:272
_ifconv:50  %tmp_16 = trunc i54 %man_V_2 to i14

ST_22: tmp_s (78)  [1/1] 1.25ns  loc: src/tk-mu_simple.cpp:272
_ifconv:51  %tmp_s = icmp ult i12 %sh_amt, 54

ST_22: sel_tmp6_demorgan (89)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:272
_ifconv:62  %sel_tmp6_demorgan = or i1 %tmp_1, %tmp_8

ST_22: sel_tmp6 (90)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:272 (grouped into LUT with out node sel_tmp7)
_ifconv:63  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true

ST_22: sel_tmp7 (91)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:272 (out node of the LUT)
_ifconv:64  %sel_tmp7 = and i1 %tmp_3, %sel_tmp6

ST_22: tmp_22 (126)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:275
_ifconv:99  %tmp_22 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_45)

ST_22: p_Result_1 (127)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:275
_ifconv:100  %p_Result_1 = zext i53 %tmp_22 to i54

ST_22: man_V_4 (128)  [1/1] 1.99ns  loc: src/tk-mu_simple.cpp:275
_ifconv:101  %man_V_4 = sub i54 0, %p_Result_1

ST_22: man_V_5 (129)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:275
_ifconv:102  %man_V_5 = select i1 %isneg_1, i54 %man_V_4, i54 %p_Result_1

ST_22: tmp_24 (132)  [1/1] 1.25ns  loc: src/tk-mu_simple.cpp:275
_ifconv:105  %tmp_24 = icmp sgt i12 %F2_1, 6

ST_22: tmp_25 (133)  [1/1] 1.33ns  loc: src/tk-mu_simple.cpp:275
_ifconv:106  %tmp_25 = add i12 -6, %F2_1

ST_22: tmp_26 (134)  [1/1] 1.33ns  loc: src/tk-mu_simple.cpp:275
_ifconv:107  %tmp_26 = sub i12 6, %F2_1

ST_22: sh_amt_1 (135)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:275
_ifconv:108  %sh_amt_1 = select i1 %tmp_24, i12 %tmp_25, i12 %tmp_26

ST_22: tmp_27 (137)  [1/1] 1.25ns  loc: src/tk-mu_simple.cpp:275
_ifconv:110  %tmp_27 = icmp eq i12 %F2_1, 6

ST_22: tmp_46 (138)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:275
_ifconv:111  %tmp_46 = trunc i54 %man_V_5 to i10

ST_22: tmp_29 (139)  [1/1] 1.25ns  loc: src/tk-mu_simple.cpp:275
_ifconv:112  %tmp_29 = icmp ult i12 %sh_amt_1, 54

ST_22: sel_tmp31_demorgan (150)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:275
_ifconv:123  %sel_tmp31_demorgan = or i1 %tmp_23, %tmp_27

ST_22: sel_tmp11 (151)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:275 (grouped into LUT with out node sel_tmp12)
_ifconv:124  %sel_tmp11 = xor i1 %sel_tmp31_demorgan, true

ST_22: sel_tmp12 (152)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:275 (out node of the LUT)
_ifconv:125  %sel_tmp12 = and i1 %tmp_24, %sel_tmp11


 <State 23>: 3.28ns
ST_23: sh_amt_cast (75)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:272
_ifconv:48  %sh_amt_cast = sext i12 %sh_amt to i32

ST_23: tmp_2 (79)  [1/1] 1.25ns  loc: src/tk-mu_simple.cpp:272
_ifconv:52  %tmp_2 = icmp ult i12 %sh_amt, 14

ST_23: tmp_10 (80)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:272 (grouped into LUT with out node newSel1)
_ifconv:53  %tmp_10 = zext i32 %sh_amt_cast to i54

ST_23: tmp_11 (81)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:272 (grouped into LUT with out node newSel1)
_ifconv:54  %tmp_11 = ashr i54 %man_V_2, %tmp_10

ST_23: tmp_28 (82)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:272 (grouped into LUT with out node newSel1)
_ifconv:55  %tmp_28 = trunc i54 %tmp_11 to i14

ST_23: sel_tmp1 (87)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:272 (grouped into LUT with out node or_cond2)
_ifconv:60  %sel_tmp1 = xor i1 %tmp_1, true

ST_23: sel_tmp2 (88)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:272 (grouped into LUT with out node or_cond2)
_ifconv:61  %sel_tmp2 = and i1 %tmp_8, %sel_tmp1

ST_23: sel_tmp8 (92)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:272
_ifconv:65  %sel_tmp8 = and i1 %sel_tmp7, %tmp_s

ST_23: sel_tmp14_demorgan (93)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:272 (grouped into LUT with out node or_cond)
_ifconv:66  %sel_tmp14_demorgan = or i1 %sel_tmp6_demorgan, %tmp_3

ST_23: sel_tmp (94)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:272 (grouped into LUT with out node or_cond)
_ifconv:67  %sel_tmp = xor i1 %sel_tmp14_demorgan, true

ST_23: sel_tmp3 (95)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:272 (grouped into LUT with out node or_cond)
_ifconv:68  %sel_tmp3 = and i1 %tmp_2, %sel_tmp

ST_23: sel_tmp4 (96)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:272 (grouped into LUT with out node sel_tmp5)
_ifconv:69  %sel_tmp4 = xor i1 %tmp_s, true

ST_23: sel_tmp5 (97)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:272 (out node of the LUT)
_ifconv:70  %sel_tmp5 = and i1 %sel_tmp7, %sel_tmp4

ST_23: or_cond (99)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:279 (out node of the LUT)
_ifconv:72  %or_cond = or i1 %sel_tmp5, %sel_tmp3

ST_23: newSel1 (100)  [1/1] 2.57ns  loc: src/tk-mu_simple.cpp:272 (out node of the LUT)
_ifconv:73  %newSel1 = select i1 %sel_tmp8, i14 %tmp_28, i14 %tmp_16

ST_23: or_cond1 (101)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:279 (grouped into LUT with out node or_cond2)
_ifconv:74  %or_cond1 = or i1 %sel_tmp8, %sel_tmp2

ST_23: or_cond2 (103)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:279 (out node of the LUT)
_ifconv:76  %or_cond2 = or i1 %or_cond, %or_cond1

ST_23: sh_amt_1_cast (136)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:275
_ifconv:109  %sh_amt_1_cast = sext i12 %sh_amt_1 to i32

ST_23: tmp_30 (140)  [1/1] 1.25ns  loc: src/tk-mu_simple.cpp:275
_ifconv:113  %tmp_30 = icmp ult i12 %sh_amt_1, 10

ST_23: tmp_31 (141)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:275 (grouped into LUT with out node newSel5)
_ifconv:114  %tmp_31 = zext i32 %sh_amt_1_cast to i54

ST_23: tmp_32 (142)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:275 (grouped into LUT with out node newSel5)
_ifconv:115  %tmp_32 = ashr i54 %man_V_5, %tmp_31

ST_23: tmp_47 (143)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:275 (grouped into LUT with out node newSel5)
_ifconv:116  %tmp_47 = trunc i54 %tmp_32 to i10

ST_23: sel_tmp9 (148)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:275 (grouped into LUT with out node or_cond5)
_ifconv:121  %sel_tmp9 = xor i1 %tmp_23, true

ST_23: sel_tmp10 (149)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:275 (grouped into LUT with out node or_cond5)
_ifconv:122  %sel_tmp10 = and i1 %tmp_27, %sel_tmp9

ST_23: sel_tmp13 (153)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:275
_ifconv:126  %sel_tmp13 = and i1 %sel_tmp12, %tmp_29

ST_23: sel_tmp39_demorgan (154)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:275 (grouped into LUT with out node or_cond3)
_ifconv:127  %sel_tmp39_demorgan = or i1 %sel_tmp31_demorgan, %tmp_24

ST_23: sel_tmp14 (155)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:275 (grouped into LUT with out node or_cond3)
_ifconv:128  %sel_tmp14 = xor i1 %sel_tmp39_demorgan, true

ST_23: sel_tmp15 (156)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:275 (grouped into LUT with out node or_cond3)
_ifconv:129  %sel_tmp15 = and i1 %tmp_30, %sel_tmp14

ST_23: sel_tmp16 (157)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:275 (grouped into LUT with out node sel_tmp17)
_ifconv:130  %sel_tmp16 = xor i1 %tmp_29, true

ST_23: sel_tmp17 (158)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:275 (out node of the LUT)
_ifconv:131  %sel_tmp17 = and i1 %sel_tmp12, %sel_tmp16

ST_23: or_cond3 (160)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:279 (out node of the LUT)
_ifconv:133  %or_cond3 = or i1 %sel_tmp17, %sel_tmp15

ST_23: newSel5 (161)  [1/1] 2.57ns  loc: src/tk-mu_simple.cpp:275 (out node of the LUT)
_ifconv:134  %newSel5 = select i1 %sel_tmp13, i10 %tmp_47, i10 %tmp_46

ST_23: or_cond4 (162)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:279 (grouped into LUT with out node or_cond5)
_ifconv:135  %or_cond4 = or i1 %sel_tmp13, %sel_tmp10

ST_23: or_cond5 (164)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:279 (out node of the LUT)
_ifconv:137  %or_cond5 = or i1 %or_cond3, %or_cond4


 <State 24>: 1.98ns
ST_24: p_2 (83)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:272 (grouped into LUT with out node newSel2)
_ifconv:56  %p_2 = select i1 %isneg, i14 -1, i14 0

ST_24: tmp_12 (84)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:272 (grouped into LUT with out node newSel2)
_ifconv:57  %tmp_12 = sext i14 %tmp_16 to i32

ST_24: tmp_13 (85)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:272 (grouped into LUT with out node newSel2)
_ifconv:58  %tmp_13 = shl i32 %tmp_12, %sh_amt_cast

ST_24: tmp_33 (86)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:272 (grouped into LUT with out node newSel2)
_ifconv:59  %tmp_33 = trunc i32 %tmp_13 to i14

ST_24: newSel (98)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:272 (grouped into LUT with out node newSel2)
_ifconv:71  %newSel = select i1 %sel_tmp5, i14 %p_2, i14 %tmp_33

ST_24: newSel2 (102)  [1/1] 1.98ns  loc: src/tk-mu_simple.cpp:279 (out node of the LUT)
_ifconv:75  %newSel2 = select i1 %or_cond, i14 %newSel, i14 %newSel1

ST_24: p_3 (144)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:275 (grouped into LUT with out node newSel6)
_ifconv:117  %p_3 = select i1 %isneg_1, i10 -1, i10 0

ST_24: tmp_34 (145)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:275 (grouped into LUT with out node newSel6)
_ifconv:118  %tmp_34 = sext i10 %tmp_46 to i32

ST_24: tmp_35 (146)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:275 (grouped into LUT with out node newSel6)
_ifconv:119  %tmp_35 = shl i32 %tmp_34, %sh_amt_1_cast

ST_24: tmp_48 (147)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:275 (grouped into LUT with out node newSel6)
_ifconv:120  %tmp_48 = trunc i32 %tmp_35 to i10

ST_24: newSel4 (159)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:275 (grouped into LUT with out node newSel6)
_ifconv:132  %newSel4 = select i1 %sel_tmp17, i10 %p_3, i10 %tmp_48

ST_24: newSel6 (163)  [1/1] 1.97ns  loc: src/tk-mu_simple.cpp:279 (out node of the LUT)
_ifconv:136  %newSel6 = select i1 %or_cond3, i10 %newSel4, i10 %newSel5


 <State 25>: 3.26ns
ST_25: p_Val2_2 (104)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:279 (grouped into LUT with out node p_Val2_3)
_ifconv:77  %p_Val2_2 = select i1 %or_cond2, i14 %newSel2, i14 0

ST_25: tmp_37 (165)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:279 (grouped into LUT with out node p_Val2_3)
_ifconv:138  %tmp_37 = zext i14 %p_Val2_2 to i15

ST_25: tmp_38 (166)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:279 (grouped into LUT with out node p_Val2_3)
_ifconv:139  %tmp_38 = select i1 %or_cond5, i10 %newSel6, i10 0

ST_25: tmp_39 (167)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:279 (grouped into LUT with out node p_Val2_3)
_ifconv:140  %tmp_39 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_38, i4 0)

ST_25: tmp_46_cast (168)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:279 (grouped into LUT with out node p_Val2_3)
_ifconv:141  %tmp_46_cast = sext i14 %tmp_39 to i15

ST_25: p_Val2_3 (169)  [1/1] 1.39ns  loc: src/tk-mu_simple.cpp:279 (out node of the LUT)
_ifconv:142  %p_Val2_3 = sub i15 %tmp_37, %tmp_46_cast

ST_25: ret_V (170)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:293
_ifconv:143  %ret_V = call i4 @_ssdm_op_PartSelect.i4.i15.i32.i32(i15 %p_Val2_3, i32 10, i32 13)

ST_25: tmp_49 (171)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:293 (grouped into LUT with out node p_1)
_ifconv:144  %tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_3, i32 13)

ST_25: p_Result_s_6 (172)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:293
_ifconv:145  %p_Result_s_6 = call i6 @_ssdm_op_PartSelect.i6.i15.i32.i32(i15 %p_Val2_3, i32 4, i32 9)

ST_25: tmp_40 (173)  [1/1] 1.16ns  loc: src/tk-mu_simple.cpp:293
_ifconv:146  %tmp_40 = icmp eq i6 %p_Result_s_6, 0

ST_25: ret_V_1 (174)  [1/1] 0.43ns  loc: src/tk-mu_simple.cpp:293
_ifconv:147  %ret_V_1 = add i4 1, %ret_V

ST_25: p_s (175)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:293 (grouped into LUT with out node p_1)
_ifconv:148  %p_s = select i1 %tmp_40, i4 %ret_V, i4 %ret_V_1

ST_25: p_1 (176)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:293 (out node of the LUT)
_ifconv:149  %p_1 = select i1 %tmp_49, i4 %p_s, i4 %ret_V


 <State 26>: 2.22ns
ST_26: StgValue_179 (27)  [1/1] 0.00ns
_ifconv:0  call void (...)* @_ssdm_op_SpecBitsMap(i15* %inTrack_hwRinv_V), !map !383

ST_26: StgValue_180 (28)  [1/1] 0.00ns
_ifconv:1  call void (...)* @_ssdm_op_SpecBitsMap(i14* %inTrack_hwPt_V), !map !387

ST_26: StgValue_181 (29)  [1/1] 0.00ns
_ifconv:2  call void (...)* @_ssdm_op_SpecBitsMap(i14* %inTrack_hwSinhEta_V), !map !391

ST_26: StgValue_182 (30)  [1/1] 0.00ns
_ifconv:3  call void (...)* @_ssdm_op_SpecBitsMap(i14* %inTrack_hwEta_V), !map !395

ST_26: StgValue_183 (31)  [1/1] 0.00ns
_ifconv:4  call void (...)* @_ssdm_op_SpecBitsMap(i19* %inTrack_hwPhi_V), !map !399

ST_26: StgValue_184 (32)  [1/1] 0.00ns
_ifconv:5  call void (...)* @_ssdm_op_SpecBitsMap(i23* %inTrack_hwPhiGlobal_V), !map !403

ST_26: StgValue_185 (33)  [1/1] 0.00ns
_ifconv:6  call void (...)* @_ssdm_op_SpecBitsMap(i11* %inTrack_hwZ0_V), !map !407

ST_26: StgValue_186 (34)  [1/1] 0.00ns
_ifconv:7  call void (...)* @_ssdm_op_SpecBitsMap(i5* %inTrack_hwSector_V), !map !411

ST_26: StgValue_187 (35)  [1/1] 0.00ns
_ifconv:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inTrack_hwQ_V), !map !415

ST_26: StgValue_188 (36)  [1/1] 0.00ns
_ifconv:9  call void (...)* @_ssdm_op_SpecBitsMap(i10* %inTrack_hwX2_V), !map !419

ST_26: StgValue_189 (37)  [1/1] 0.00ns
_ifconv:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inTrack_hwValid_V), !map !423

ST_26: StgValue_190 (38)  [1/1] 0.00ns
_ifconv:11  call void (...)* @_ssdm_op_SpecBitsMap(i3* %inTrack_hwBX_V), !map !427

ST_26: StgValue_191 (39)  [1/1] 0.00ns
_ifconv:12  call void (...)* @_ssdm_op_SpecBitsMap(i9* %inMuon_hwPt_V), !map !431

ST_26: StgValue_192 (40)  [1/1] 0.00ns
_ifconv:13  call void (...)* @_ssdm_op_SpecBitsMap(i9* %inMuon_hwEta_V), !map !435

ST_26: StgValue_193 (41)  [1/1] 0.00ns
_ifconv:14  call void (...)* @_ssdm_op_SpecBitsMap(i10* %inMuon_hwPhi_V), !map !439

ST_26: StgValue_194 (42)  [1/1] 0.00ns
_ifconv:15  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inMuon_hwQ_V), !map !443

ST_26: StgValue_195 (43)  [1/1] 0.00ns
_ifconv:16  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inMuon_hwValid_V), !map !447

ST_26: StgValue_196 (44)  [1/1] 0.00ns
_ifconv:17  call void (...)* @_ssdm_op_SpecBitsMap(i3* %inMuon_hwBX_V), !map !451

ST_26: StgValue_197 (45)  [1/1] 0.00ns
_ifconv:18  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inMuon_hwQuality_V), !map !455

ST_26: StgValue_198 (46)  [1/1] 0.00ns
_ifconv:19  call void (...)* @_ssdm_op_SpecBitsMap(i14* %outTrackMuon_hwPt_V), !map !459

ST_26: StgValue_199 (47)  [1/1] 0.00ns
_ifconv:20  call void (...)* @_ssdm_op_SpecBitsMap(i9* %outTrackMuon_hwEta_V), !map !463

ST_26: StgValue_200 (48)  [1/1] 0.00ns
_ifconv:21  call void (...)* @_ssdm_op_SpecBitsMap(i10* %outTrackMuon_hwPhi_V), !map !467

ST_26: StgValue_201 (49)  [1/1] 0.00ns
_ifconv:22  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outTrackMuon_hwQ_V), !map !471

ST_26: StgValue_202 (50)  [1/1] 0.00ns
_ifconv:23  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outTrackMuon_hwValid_V), !map !475

ST_26: StgValue_203 (51)  [1/1] 0.00ns
_ifconv:24  call void (...)* @_ssdm_op_SpecBitsMap(i3* %outTrackMuon_hwBX_V), !map !479

ST_26: StgValue_204 (52)  [1/1] 0.00ns
_ifconv:25  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outTrackMuon_hwQuality_V), !map !483

ST_26: StgValue_205 (53)  [1/1] 0.00ns
_ifconv:26  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @match_hw_str) nounwind

ST_26: StgValue_206 (54)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:266
_ifconv:27  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_26: neg (177)  [1/1] 0.43ns  loc: src/tk-mu_simple.cpp:293
_ifconv:150  %neg = sub i4 0, %p_1

ST_26: abscond (178)  [1/1] 1.11ns  loc: src/tk-mu_simple.cpp:293
_ifconv:151  %abscond = icmp sgt i4 %p_1, 0

ST_26: abs (179)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:293 (grouped into LUT with out node tmp_41)
_ifconv:152  %abs = select i1 %abscond, i4 %p_1, i4 %neg

ST_26: tmp_41 (180)  [1/1] 1.11ns  loc: src/tk-mu_simple.cpp:293 (out node of the LUT)
_ifconv:153  %tmp_41 = icmp eq i4 %abs, 0

ST_26: StgValue_211 (181)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:293
_ifconv:154  br i1 %tmp_41, label %0, label %1

ST_26: StgValue_212 (183)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:305
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %outTrackMuon_hwValid_V, i1 false)

ST_26: StgValue_213 (184)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:306
:1  call void @_ssdm_op_Write.ap_auto.i14P(i14* %outTrackMuon_hwPt_V, i14 0)

ST_26: StgValue_214 (185)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:307
:2  call void @_ssdm_op_Write.ap_auto.i9P(i9* %outTrackMuon_hwEta_V, i9 0)

ST_26: StgValue_215 (186)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:308
:3  call void @_ssdm_op_Write.ap_auto.i10P(i10* %outTrackMuon_hwPhi_V, i10 0)

ST_26: StgValue_216 (187)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:309
:4  call void @_ssdm_op_Write.ap_auto.i3P(i3* %outTrackMuon_hwBX_V, i3 0)

ST_26: StgValue_217 (188)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:310
:5  call void @_ssdm_op_Write.ap_auto.i1P(i1* %outTrackMuon_hwQ_V, i1 false)

ST_26: StgValue_218 (189)  [1/1] 0.00ns
:6  br label %2

ST_26: inTrack_hwPt_V_read (191)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:298
:0  %inTrack_hwPt_V_read = call i14 @_ssdm_op_Read.ap_auto.i14P(i14* %inTrack_hwPt_V)

ST_26: StgValue_220 (192)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:298
:1  call void @_ssdm_op_Write.ap_auto.i14P(i14* %outTrackMuon_hwPt_V, i14 %inTrack_hwPt_V_read)

ST_26: StgValue_221 (193)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:299
:2  call void @_ssdm_op_Write.ap_auto.i9P(i9* %outTrackMuon_hwEta_V, i9 %inMuon_hwEta_V_read)

ST_26: inMuon_hwPhi_V_read (194)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:300
:3  %inMuon_hwPhi_V_read = call i10 @_ssdm_op_Read.ap_auto.i10P(i10* %inMuon_hwPhi_V)

ST_26: StgValue_223 (195)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:300
:4  call void @_ssdm_op_Write.ap_auto.i10P(i10* %outTrackMuon_hwPhi_V, i10 %inMuon_hwPhi_V_read)

ST_26: inTrack_hwQ_V_read (196)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:301
:5  %inTrack_hwQ_V_read = call i1 @_ssdm_op_Read.ap_auto.i1P(i1* %inTrack_hwQ_V)

ST_26: StgValue_225 (197)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:301
:6  call void @_ssdm_op_Write.ap_auto.i1P(i1* %outTrackMuon_hwQ_V, i1 %inTrack_hwQ_V_read)

ST_26: StgValue_226 (198)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:302
:7  call void @_ssdm_op_Write.ap_auto.i1P(i1* %outTrackMuon_hwValid_V, i1 true)

ST_26: inTrack_hwBX_V_read (199)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:303
:8  %inTrack_hwBX_V_read = call i3 @_ssdm_op_Read.ap_auto.i3P(i3* %inTrack_hwBX_V)

ST_26: StgValue_228 (200)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:303
:9  call void @_ssdm_op_Write.ap_auto.i3P(i3* %outTrackMuon_hwBX_V, i3 %inTrack_hwBX_V_read)

ST_26: StgValue_229 (201)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:304
:10  br label %2

ST_26: StgValue_230 (203)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:312
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inTrack_hwRinv_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inTrack_hwPt_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inTrack_hwSinhEta_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inTrack_hwEta_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inTrack_hwPhi_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inTrack_hwPhiGlobal_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inTrack_hwZ0_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inTrack_hwSector_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inTrack_hwQ_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inTrack_hwX2_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inTrack_hwValid_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inTrack_hwBX_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inMuon_hwPt_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inMuon_hwEta_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inMuon_hwPhi_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inMuon_hwQ_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inMuon_hwValid_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inMuon_hwBX_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inMuon_hwQuality_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outTrackMuon_hwPt_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ outTrackMuon_hwEta_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ outTrackMuon_hwPhi_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ outTrackMuon_hwQ_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ outTrackMuon_hwValid_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ outTrackMuon_hwBX_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ outTrackMuon_hwQuality_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
inTrack_hwEta_V_read (read          ) [ 011111000000000000000000000]
inMuon_hwEta_V_read  (read          ) [ 011111111111111111111111111]
tmp_36               (bitselect     ) [ 011000000000000000000000000]
x_assign_cast        (sext          ) [ 000000000000000000000000000]
tmp_42               (bitselect     ) [ 000000000000000000000000000]
tmp_52_i             (sub           ) [ 000000000000000000000000000]
tmp_53_i_cast        (zext          ) [ 000000000000000000000000000]
tmp_54_i             (select        ) [ 011000000000000000000000000]
tmp_14               (bitconcatenate) [ 000000000000000000000000000]
tmp_17               (sub           ) [ 000000000000000000000000000]
tmp_21_cast_cast     (sext          ) [ 010110000000000000000000000]
tmp_54_i_cast_cast   (sext          ) [ 010110000000000000000000000]
tmp_18               (mul           ) [ 010001000000000000000000000]
tmp4                 (sext          ) [ 010000111110000000000000000]
tmp_19               (sext          ) [ 010000111110000000000000000]
tmp                  (sitodp        ) [ 010000000001111111111000000]
tmp_20               (sitodp        ) [ 010000000001111111111000000]
v_assign             (dmul          ) [ 010000000000000000000100000]
v_assign_1           (dmul          ) [ 010000000000000000000100000]
ireg_V               (bitcast       ) [ 000000000000000000000000000]
tmp_9                (trunc         ) [ 000000000000000000000000000]
isneg                (bitselect     ) [ 010000000000000000000011100]
exp_tmp_V            (partselect    ) [ 000000000000000000000000000]
tmp_6                (zext          ) [ 000000000000000000000000000]
tmp_15               (trunc         ) [ 010000000000000000000010000]
tmp_1                (icmp          ) [ 010000000000000000000011000]
F2                   (sub           ) [ 010000000000000000000010000]
ireg_V_1             (bitcast       ) [ 000000000000000000000000000]
tmp_43               (trunc         ) [ 000000000000000000000000000]
isneg_1              (bitselect     ) [ 010000000000000000000011100]
exp_tmp_V_1          (partselect    ) [ 000000000000000000000000000]
tmp_21               (zext          ) [ 000000000000000000000000000]
tmp_45               (trunc         ) [ 010000000000000000000010000]
tmp_23               (icmp          ) [ 010000000000000000000011000]
F2_1                 (sub           ) [ 010000000000000000000010000]
tmp_4                (bitconcatenate) [ 000000000000000000000000000]
p_Result_s           (zext          ) [ 000000000000000000000000000]
man_V_1              (sub           ) [ 000000000000000000000000000]
man_V_2              (select        ) [ 010000000000000000000001000]
tmp_3                (icmp          ) [ 010000000000000000000001000]
tmp_5                (add           ) [ 000000000000000000000000000]
tmp_7                (sub           ) [ 000000000000000000000000000]
sh_amt               (select        ) [ 010000000000000000000001000]
tmp_8                (icmp          ) [ 010000000000000000000001000]
tmp_16               (trunc         ) [ 010000000000000000000001100]
tmp_s                (icmp          ) [ 010000000000000000000001000]
sel_tmp6_demorgan    (or            ) [ 010000000000000000000001000]
sel_tmp6             (xor           ) [ 000000000000000000000000000]
sel_tmp7             (and           ) [ 010000000000000000000001000]
tmp_22               (bitconcatenate) [ 000000000000000000000000000]
p_Result_1           (zext          ) [ 000000000000000000000000000]
man_V_4              (sub           ) [ 000000000000000000000000000]
man_V_5              (select        ) [ 010000000000000000000001000]
tmp_24               (icmp          ) [ 010000000000000000000001000]
tmp_25               (add           ) [ 000000000000000000000000000]
tmp_26               (sub           ) [ 000000000000000000000000000]
sh_amt_1             (select        ) [ 010000000000000000000001000]
tmp_27               (icmp          ) [ 010000000000000000000001000]
tmp_46               (trunc         ) [ 010000000000000000000001100]
tmp_29               (icmp          ) [ 010000000000000000000001000]
sel_tmp31_demorgan   (or            ) [ 010000000000000000000001000]
sel_tmp11            (xor           ) [ 000000000000000000000000000]
sel_tmp12            (and           ) [ 010000000000000000000001000]
sh_amt_cast          (sext          ) [ 010000000000000000000000100]
tmp_2                (icmp          ) [ 000000000000000000000000000]
tmp_10               (zext          ) [ 000000000000000000000000000]
tmp_11               (ashr          ) [ 000000000000000000000000000]
tmp_28               (trunc         ) [ 000000000000000000000000000]
sel_tmp1             (xor           ) [ 000000000000000000000000000]
sel_tmp2             (and           ) [ 000000000000000000000000000]
sel_tmp8             (and           ) [ 000000000000000000000000000]
sel_tmp14_demorgan   (or            ) [ 000000000000000000000000000]
sel_tmp              (xor           ) [ 000000000000000000000000000]
sel_tmp3             (and           ) [ 000000000000000000000000000]
sel_tmp4             (xor           ) [ 000000000000000000000000000]
sel_tmp5             (and           ) [ 010000000000000000000000100]
or_cond              (or            ) [ 010000000000000000000000100]
newSel1              (select        ) [ 010000000000000000000000100]
or_cond1             (or            ) [ 000000000000000000000000000]
or_cond2             (or            ) [ 010000000000000000000000110]
sh_amt_1_cast        (sext          ) [ 010000000000000000000000100]
tmp_30               (icmp          ) [ 000000000000000000000000000]
tmp_31               (zext          ) [ 000000000000000000000000000]
tmp_32               (ashr          ) [ 000000000000000000000000000]
tmp_47               (trunc         ) [ 000000000000000000000000000]
sel_tmp9             (xor           ) [ 000000000000000000000000000]
sel_tmp10            (and           ) [ 000000000000000000000000000]
sel_tmp13            (and           ) [ 000000000000000000000000000]
sel_tmp39_demorgan   (or            ) [ 000000000000000000000000000]
sel_tmp14            (xor           ) [ 000000000000000000000000000]
sel_tmp15            (and           ) [ 000000000000000000000000000]
sel_tmp16            (xor           ) [ 000000000000000000000000000]
sel_tmp17            (and           ) [ 010000000000000000000000100]
or_cond3             (or            ) [ 010000000000000000000000100]
newSel5              (select        ) [ 010000000000000000000000100]
or_cond4             (or            ) [ 000000000000000000000000000]
or_cond5             (or            ) [ 010000000000000000000000110]
p_2                  (select        ) [ 000000000000000000000000000]
tmp_12               (sext          ) [ 000000000000000000000000000]
tmp_13               (shl           ) [ 000000000000000000000000000]
tmp_33               (trunc         ) [ 000000000000000000000000000]
newSel               (select        ) [ 000000000000000000000000000]
newSel2              (select        ) [ 010000000000000000000000010]
p_3                  (select        ) [ 000000000000000000000000000]
tmp_34               (sext          ) [ 000000000000000000000000000]
tmp_35               (shl           ) [ 000000000000000000000000000]
tmp_48               (trunc         ) [ 000000000000000000000000000]
newSel4              (select        ) [ 000000000000000000000000000]
newSel6              (select        ) [ 010000000000000000000000010]
p_Val2_2             (select        ) [ 000000000000000000000000000]
tmp_37               (zext          ) [ 000000000000000000000000000]
tmp_38               (select        ) [ 000000000000000000000000000]
tmp_39               (bitconcatenate) [ 000000000000000000000000000]
tmp_46_cast          (sext          ) [ 000000000000000000000000000]
p_Val2_3             (sub           ) [ 000000000000000000000000000]
ret_V                (partselect    ) [ 000000000000000000000000000]
tmp_49               (bitselect     ) [ 000000000000000000000000000]
p_Result_s_6         (partselect    ) [ 000000000000000000000000000]
tmp_40               (icmp          ) [ 000000000000000000000000000]
ret_V_1              (add           ) [ 000000000000000000000000000]
p_s                  (select        ) [ 000000000000000000000000000]
p_1                  (select        ) [ 010000000000000000000000001]
StgValue_179         (specbitsmap   ) [ 000000000000000000000000000]
StgValue_180         (specbitsmap   ) [ 000000000000000000000000000]
StgValue_181         (specbitsmap   ) [ 000000000000000000000000000]
StgValue_182         (specbitsmap   ) [ 000000000000000000000000000]
StgValue_183         (specbitsmap   ) [ 000000000000000000000000000]
StgValue_184         (specbitsmap   ) [ 000000000000000000000000000]
StgValue_185         (specbitsmap   ) [ 000000000000000000000000000]
StgValue_186         (specbitsmap   ) [ 000000000000000000000000000]
StgValue_187         (specbitsmap   ) [ 000000000000000000000000000]
StgValue_188         (specbitsmap   ) [ 000000000000000000000000000]
StgValue_189         (specbitsmap   ) [ 000000000000000000000000000]
StgValue_190         (specbitsmap   ) [ 000000000000000000000000000]
StgValue_191         (specbitsmap   ) [ 000000000000000000000000000]
StgValue_192         (specbitsmap   ) [ 000000000000000000000000000]
StgValue_193         (specbitsmap   ) [ 000000000000000000000000000]
StgValue_194         (specbitsmap   ) [ 000000000000000000000000000]
StgValue_195         (specbitsmap   ) [ 000000000000000000000000000]
StgValue_196         (specbitsmap   ) [ 000000000000000000000000000]
StgValue_197         (specbitsmap   ) [ 000000000000000000000000000]
StgValue_198         (specbitsmap   ) [ 000000000000000000000000000]
StgValue_199         (specbitsmap   ) [ 000000000000000000000000000]
StgValue_200         (specbitsmap   ) [ 000000000000000000000000000]
StgValue_201         (specbitsmap   ) [ 000000000000000000000000000]
StgValue_202         (specbitsmap   ) [ 000000000000000000000000000]
StgValue_203         (specbitsmap   ) [ 000000000000000000000000000]
StgValue_204         (specbitsmap   ) [ 000000000000000000000000000]
StgValue_205         (spectopmodule ) [ 000000000000000000000000000]
StgValue_206         (specpipeline  ) [ 000000000000000000000000000]
neg                  (sub           ) [ 000000000000000000000000000]
abscond              (icmp          ) [ 000000000000000000000000000]
abs                  (select        ) [ 000000000000000000000000000]
tmp_41               (icmp          ) [ 010000000000000000000000001]
StgValue_211         (br            ) [ 000000000000000000000000000]
StgValue_212         (write         ) [ 000000000000000000000000000]
StgValue_213         (write         ) [ 000000000000000000000000000]
StgValue_214         (write         ) [ 000000000000000000000000000]
StgValue_215         (write         ) [ 000000000000000000000000000]
StgValue_216         (write         ) [ 000000000000000000000000000]
StgValue_217         (write         ) [ 000000000000000000000000000]
StgValue_218         (br            ) [ 000000000000000000000000000]
inTrack_hwPt_V_read  (read          ) [ 000000000000000000000000000]
StgValue_220         (write         ) [ 000000000000000000000000000]
StgValue_221         (write         ) [ 000000000000000000000000000]
inMuon_hwPhi_V_read  (read          ) [ 000000000000000000000000000]
StgValue_223         (write         ) [ 000000000000000000000000000]
inTrack_hwQ_V_read   (read          ) [ 000000000000000000000000000]
StgValue_225         (write         ) [ 000000000000000000000000000]
StgValue_226         (write         ) [ 000000000000000000000000000]
inTrack_hwBX_V_read  (read          ) [ 000000000000000000000000000]
StgValue_228         (write         ) [ 000000000000000000000000000]
StgValue_229         (br            ) [ 000000000000000000000000000]
StgValue_230         (ret           ) [ 000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inTrack_hwRinv_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inTrack_hwRinv_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inTrack_hwPt_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inTrack_hwPt_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inTrack_hwSinhEta_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inTrack_hwSinhEta_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inTrack_hwEta_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inTrack_hwEta_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inTrack_hwPhi_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inTrack_hwPhi_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inTrack_hwPhiGlobal_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inTrack_hwPhiGlobal_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inTrack_hwZ0_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inTrack_hwZ0_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="inTrack_hwSector_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inTrack_hwSector_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="inTrack_hwQ_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inTrack_hwQ_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="inTrack_hwX2_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inTrack_hwX2_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="inTrack_hwValid_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inTrack_hwValid_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="inTrack_hwBX_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inTrack_hwBX_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="inMuon_hwPt_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inMuon_hwPt_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="inMuon_hwEta_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inMuon_hwEta_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="inMuon_hwPhi_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inMuon_hwPhi_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="inMuon_hwQ_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inMuon_hwQ_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="inMuon_hwValid_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inMuon_hwValid_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="inMuon_hwBX_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inMuon_hwBX_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="inMuon_hwQuality_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inMuon_hwQuality_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="outTrackMuon_hwPt_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outTrackMuon_hwPt_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="outTrackMuon_hwEta_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outTrackMuon_hwEta_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="outTrackMuon_hwPhi_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outTrackMuon_hwPhi_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="outTrackMuon_hwQ_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outTrackMuon_hwQ_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="outTrackMuon_hwValid_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outTrackMuon_hwValid_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="outTrackMuon_hwBX_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outTrackMuon_hwBX_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="outTrackMuon_hwQuality_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outTrackMuon_hwQuality_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="match_hw_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i14P"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i9P"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i10P"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i3P"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10P"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1P"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3P"/></StgValue>
</bind>
</comp>

<comp id="168" class="1004" name="inTrack_hwEta_V_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="14" slack="0"/>
<pin id="170" dir="0" index="1" bw="14" slack="0"/>
<pin id="171" dir="1" index="2" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inTrack_hwEta_V_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="inMuon_hwEta_V_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="9" slack="0"/>
<pin id="176" dir="0" index="1" bw="9" slack="0"/>
<pin id="177" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inMuon_hwEta_V_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_write_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_212/26 StgValue_226/26 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_write_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="14" slack="0"/>
<pin id="191" dir="0" index="2" bw="14" slack="0"/>
<pin id="192" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_213/26 StgValue_220/26 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="9" slack="0"/>
<pin id="199" dir="0" index="2" bw="9" slack="0"/>
<pin id="200" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_214/26 StgValue_221/26 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_write_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="10" slack="0"/>
<pin id="207" dir="0" index="2" bw="10" slack="0"/>
<pin id="208" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_215/26 StgValue_223/26 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_write_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="0" slack="0"/>
<pin id="214" dir="0" index="1" bw="3" slack="0"/>
<pin id="215" dir="0" index="2" bw="3" slack="0"/>
<pin id="216" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_216/26 StgValue_228/26 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_write_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="0" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="1" slack="0"/>
<pin id="224" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_217/26 StgValue_225/26 "/>
</bind>
</comp>

<comp id="228" class="1004" name="inTrack_hwPt_V_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="14" slack="0"/>
<pin id="230" dir="0" index="1" bw="14" slack="0"/>
<pin id="231" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inTrack_hwPt_V_read/26 "/>
</bind>
</comp>

<comp id="235" class="1004" name="inMuon_hwPhi_V_read_read_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="10" slack="0"/>
<pin id="237" dir="0" index="1" bw="10" slack="0"/>
<pin id="238" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inMuon_hwPhi_V_read/26 "/>
</bind>
</comp>

<comp id="242" class="1004" name="inTrack_hwQ_V_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inTrack_hwQ_V_read/26 "/>
</bind>
</comp>

<comp id="250" class="1004" name="inTrack_hwBX_V_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="0"/>
<pin id="252" dir="0" index="1" bw="3" slack="0"/>
<pin id="253" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inTrack_hwBX_V_read/26 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="64" slack="1"/>
<pin id="259" dir="0" index="1" bw="64" slack="0"/>
<pin id="260" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="v_assign/11 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="1"/>
<pin id="264" dir="0" index="1" bw="64" slack="0"/>
<pin id="265" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="v_assign_1/11 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="14" slack="0"/>
<pin id="269" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="12" slack="0"/>
<pin id="272" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_20/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_36_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="9" slack="0"/>
<pin id="276" dir="0" index="2" bw="5" slack="0"/>
<pin id="277" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="x_assign_cast_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="9" slack="0"/>
<pin id="283" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="x_assign_cast/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_42_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="9" slack="0"/>
<pin id="288" dir="0" index="2" bw="5" slack="0"/>
<pin id="289" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_42/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_52_i_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="9" slack="0"/>
<pin id="296" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_52_i/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_53_i_cast_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="9" slack="0"/>
<pin id="301" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_53_i_cast/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_54_i_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="10" slack="0"/>
<pin id="306" dir="0" index="2" bw="10" slack="0"/>
<pin id="307" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_54_i/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_14_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="2" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="1"/>
<pin id="314" dir="0" index="2" bw="1" slack="0"/>
<pin id="315" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_17_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="2" slack="0"/>
<pin id="321" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_21_cast_cast_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="2" slack="0"/>
<pin id="326" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_21_cast_cast/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_54_i_cast_cast_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="10" slack="1"/>
<pin id="330" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_54_i_cast_cast/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="10" slack="0"/>
<pin id="333" dir="0" index="1" bw="2" slack="0"/>
<pin id="334" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp4_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="14" slack="4"/>
<pin id="339" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_19_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="12" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_19/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="ireg_V_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="64" slack="1"/>
<pin id="347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/21 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_9_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="0"/>
<pin id="350" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/21 "/>
</bind>
</comp>

<comp id="352" class="1004" name="isneg_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="64" slack="0"/>
<pin id="355" dir="0" index="2" bw="7" slack="0"/>
<pin id="356" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/21 "/>
</bind>
</comp>

<comp id="360" class="1004" name="exp_tmp_V_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="11" slack="0"/>
<pin id="362" dir="0" index="1" bw="64" slack="0"/>
<pin id="363" dir="0" index="2" bw="7" slack="0"/>
<pin id="364" dir="0" index="3" bw="7" slack="0"/>
<pin id="365" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/21 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_6_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="11" slack="0"/>
<pin id="372" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/21 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_15_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="64" slack="0"/>
<pin id="376" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/21 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="63" slack="0"/>
<pin id="380" dir="0" index="1" bw="63" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/21 "/>
</bind>
</comp>

<comp id="384" class="1004" name="F2_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="12" slack="0"/>
<pin id="386" dir="0" index="1" bw="11" slack="0"/>
<pin id="387" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/21 "/>
</bind>
</comp>

<comp id="390" class="1004" name="ireg_V_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="1"/>
<pin id="392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V_1/21 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_43_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="64" slack="0"/>
<pin id="395" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_43/21 "/>
</bind>
</comp>

<comp id="397" class="1004" name="isneg_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="64" slack="0"/>
<pin id="400" dir="0" index="2" bw="7" slack="0"/>
<pin id="401" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg_1/21 "/>
</bind>
</comp>

<comp id="405" class="1004" name="exp_tmp_V_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="11" slack="0"/>
<pin id="407" dir="0" index="1" bw="64" slack="0"/>
<pin id="408" dir="0" index="2" bw="7" slack="0"/>
<pin id="409" dir="0" index="3" bw="7" slack="0"/>
<pin id="410" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V_1/21 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_21_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="11" slack="0"/>
<pin id="417" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21/21 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_45_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="64" slack="0"/>
<pin id="421" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_45/21 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_23_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="63" slack="0"/>
<pin id="425" dir="0" index="1" bw="63" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23/21 "/>
</bind>
</comp>

<comp id="429" class="1004" name="F2_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="12" slack="0"/>
<pin id="431" dir="0" index="1" bw="11" slack="0"/>
<pin id="432" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2_1/21 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_4_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="53" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="0" index="2" bw="52" slack="1"/>
<pin id="439" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/22 "/>
</bind>
</comp>

<comp id="442" class="1004" name="p_Result_s_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="53" slack="0"/>
<pin id="444" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_s/22 "/>
</bind>
</comp>

<comp id="446" class="1004" name="man_V_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="53" slack="0"/>
<pin id="449" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/22 "/>
</bind>
</comp>

<comp id="452" class="1004" name="man_V_2_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="1"/>
<pin id="454" dir="0" index="1" bw="54" slack="0"/>
<pin id="455" dir="0" index="2" bw="54" slack="0"/>
<pin id="456" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_2/22 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_3_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="12" slack="1"/>
<pin id="461" dir="0" index="1" bw="12" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/22 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_5_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="5" slack="0"/>
<pin id="466" dir="0" index="1" bw="12" slack="1"/>
<pin id="467" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/22 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_7_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="5" slack="0"/>
<pin id="471" dir="0" index="1" bw="12" slack="1"/>
<pin id="472" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_7/22 "/>
</bind>
</comp>

<comp id="474" class="1004" name="sh_amt_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="12" slack="0"/>
<pin id="477" dir="0" index="2" bw="12" slack="0"/>
<pin id="478" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/22 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_8_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="12" slack="1"/>
<pin id="484" dir="0" index="1" bw="12" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/22 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_16_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="54" slack="0"/>
<pin id="489" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/22 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_s_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="12" slack="0"/>
<pin id="493" dir="0" index="1" bw="12" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/22 "/>
</bind>
</comp>

<comp id="497" class="1004" name="sel_tmp6_demorgan_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="1"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp6_demorgan/22 "/>
</bind>
</comp>

<comp id="502" class="1004" name="sel_tmp6_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/22 "/>
</bind>
</comp>

<comp id="508" class="1004" name="sel_tmp7_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/22 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_22_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="53" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="0" index="2" bw="52" slack="1"/>
<pin id="518" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/22 "/>
</bind>
</comp>

<comp id="521" class="1004" name="p_Result_1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="53" slack="0"/>
<pin id="523" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_1/22 "/>
</bind>
</comp>

<comp id="525" class="1004" name="man_V_4_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="53" slack="0"/>
<pin id="528" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_4/22 "/>
</bind>
</comp>

<comp id="531" class="1004" name="man_V_5_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="1"/>
<pin id="533" dir="0" index="1" bw="54" slack="0"/>
<pin id="534" dir="0" index="2" bw="54" slack="0"/>
<pin id="535" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_5/22 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_24_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="12" slack="1"/>
<pin id="540" dir="0" index="1" bw="12" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24/22 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_25_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="4" slack="0"/>
<pin id="545" dir="0" index="1" bw="12" slack="1"/>
<pin id="546" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_25/22 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_26_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="4" slack="0"/>
<pin id="550" dir="0" index="1" bw="12" slack="1"/>
<pin id="551" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_26/22 "/>
</bind>
</comp>

<comp id="553" class="1004" name="sh_amt_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="12" slack="0"/>
<pin id="556" dir="0" index="2" bw="12" slack="0"/>
<pin id="557" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt_1/22 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_27_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="12" slack="1"/>
<pin id="563" dir="0" index="1" bw="12" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_27/22 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_46_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="54" slack="0"/>
<pin id="568" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_46/22 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_29_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="12" slack="0"/>
<pin id="572" dir="0" index="1" bw="12" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29/22 "/>
</bind>
</comp>

<comp id="576" class="1004" name="sel_tmp31_demorgan_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="1"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp31_demorgan/22 "/>
</bind>
</comp>

<comp id="581" class="1004" name="sel_tmp11_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp11/22 "/>
</bind>
</comp>

<comp id="587" class="1004" name="sel_tmp12_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp12/22 "/>
</bind>
</comp>

<comp id="593" class="1004" name="sh_amt_cast_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="12" slack="1"/>
<pin id="595" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_amt_cast/23 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_2_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="12" slack="1"/>
<pin id="598" dir="0" index="1" bw="12" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/23 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_10_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="12" slack="0"/>
<pin id="603" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/23 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_11_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="54" slack="1"/>
<pin id="607" dir="0" index="1" bw="32" slack="0"/>
<pin id="608" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_11/23 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_28_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="54" slack="0"/>
<pin id="612" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_28/23 "/>
</bind>
</comp>

<comp id="614" class="1004" name="sel_tmp1_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="2"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/23 "/>
</bind>
</comp>

<comp id="619" class="1004" name="sel_tmp2_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="1"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/23 "/>
</bind>
</comp>

<comp id="624" class="1004" name="sel_tmp8_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="1"/>
<pin id="626" dir="0" index="1" bw="1" slack="1"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/23 "/>
</bind>
</comp>

<comp id="628" class="1004" name="sel_tmp14_demorgan_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="1"/>
<pin id="630" dir="0" index="1" bw="1" slack="1"/>
<pin id="631" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp14_demorgan/23 "/>
</bind>
</comp>

<comp id="632" class="1004" name="sel_tmp_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="1" slack="0"/>
<pin id="635" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp/23 "/>
</bind>
</comp>

<comp id="638" class="1004" name="sel_tmp3_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/23 "/>
</bind>
</comp>

<comp id="644" class="1004" name="sel_tmp4_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="1"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp4/23 "/>
</bind>
</comp>

<comp id="649" class="1004" name="sel_tmp5_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="1"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp5/23 "/>
</bind>
</comp>

<comp id="654" class="1004" name="or_cond_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/23 "/>
</bind>
</comp>

<comp id="660" class="1004" name="newSel1_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="14" slack="0"/>
<pin id="663" dir="0" index="2" bw="14" slack="1"/>
<pin id="664" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel1/23 "/>
</bind>
</comp>

<comp id="667" class="1004" name="or_cond1_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="1" slack="0"/>
<pin id="670" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond1/23 "/>
</bind>
</comp>

<comp id="673" class="1004" name="or_cond2_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond2/23 "/>
</bind>
</comp>

<comp id="679" class="1004" name="sh_amt_1_cast_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="12" slack="1"/>
<pin id="681" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_amt_1_cast/23 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_30_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="12" slack="1"/>
<pin id="684" dir="0" index="1" bw="12" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_30/23 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_31_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="12" slack="0"/>
<pin id="689" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31/23 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_32_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="54" slack="1"/>
<pin id="693" dir="0" index="1" bw="32" slack="0"/>
<pin id="694" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_32/23 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_47_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="54" slack="0"/>
<pin id="698" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_47/23 "/>
</bind>
</comp>

<comp id="700" class="1004" name="sel_tmp9_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="2"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp9/23 "/>
</bind>
</comp>

<comp id="705" class="1004" name="sel_tmp10_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="1"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp10/23 "/>
</bind>
</comp>

<comp id="710" class="1004" name="sel_tmp13_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="1"/>
<pin id="712" dir="0" index="1" bw="1" slack="1"/>
<pin id="713" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp13/23 "/>
</bind>
</comp>

<comp id="714" class="1004" name="sel_tmp39_demorgan_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="1"/>
<pin id="716" dir="0" index="1" bw="1" slack="1"/>
<pin id="717" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp39_demorgan/23 "/>
</bind>
</comp>

<comp id="718" class="1004" name="sel_tmp14_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="1" slack="0"/>
<pin id="721" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp14/23 "/>
</bind>
</comp>

<comp id="724" class="1004" name="sel_tmp15_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp15/23 "/>
</bind>
</comp>

<comp id="730" class="1004" name="sel_tmp16_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="1"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp16/23 "/>
</bind>
</comp>

<comp id="735" class="1004" name="sel_tmp17_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="1"/>
<pin id="737" dir="0" index="1" bw="1" slack="0"/>
<pin id="738" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp17/23 "/>
</bind>
</comp>

<comp id="740" class="1004" name="or_cond3_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="0"/>
<pin id="743" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond3/23 "/>
</bind>
</comp>

<comp id="746" class="1004" name="newSel5_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="10" slack="0"/>
<pin id="749" dir="0" index="2" bw="10" slack="1"/>
<pin id="750" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel5/23 "/>
</bind>
</comp>

<comp id="753" class="1004" name="or_cond4_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond4/23 "/>
</bind>
</comp>

<comp id="759" class="1004" name="or_cond5_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="1" slack="0"/>
<pin id="762" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond5/23 "/>
</bind>
</comp>

<comp id="765" class="1004" name="p_2_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="3"/>
<pin id="767" dir="0" index="1" bw="14" slack="0"/>
<pin id="768" dir="0" index="2" bw="14" slack="0"/>
<pin id="769" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_2/24 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_12_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="14" slack="2"/>
<pin id="774" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12/24 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_13_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="14" slack="0"/>
<pin id="777" dir="0" index="1" bw="12" slack="1"/>
<pin id="778" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_13/24 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp_33_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="0"/>
<pin id="782" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_33/24 "/>
</bind>
</comp>

<comp id="784" class="1004" name="newSel_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="1"/>
<pin id="786" dir="0" index="1" bw="14" slack="0"/>
<pin id="787" dir="0" index="2" bw="14" slack="0"/>
<pin id="788" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/24 "/>
</bind>
</comp>

<comp id="791" class="1004" name="newSel2_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="1"/>
<pin id="793" dir="0" index="1" bw="14" slack="0"/>
<pin id="794" dir="0" index="2" bw="14" slack="1"/>
<pin id="795" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel2/24 "/>
</bind>
</comp>

<comp id="797" class="1004" name="p_3_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="3"/>
<pin id="799" dir="0" index="1" bw="10" slack="0"/>
<pin id="800" dir="0" index="2" bw="10" slack="0"/>
<pin id="801" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_3/24 "/>
</bind>
</comp>

<comp id="804" class="1004" name="tmp_34_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="10" slack="2"/>
<pin id="806" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_34/24 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_35_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="10" slack="0"/>
<pin id="809" dir="0" index="1" bw="12" slack="1"/>
<pin id="810" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_35/24 "/>
</bind>
</comp>

<comp id="812" class="1004" name="tmp_48_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="0"/>
<pin id="814" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_48/24 "/>
</bind>
</comp>

<comp id="816" class="1004" name="newSel4_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="1"/>
<pin id="818" dir="0" index="1" bw="10" slack="0"/>
<pin id="819" dir="0" index="2" bw="10" slack="0"/>
<pin id="820" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel4/24 "/>
</bind>
</comp>

<comp id="823" class="1004" name="newSel6_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="1"/>
<pin id="825" dir="0" index="1" bw="10" slack="0"/>
<pin id="826" dir="0" index="2" bw="10" slack="1"/>
<pin id="827" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel6/24 "/>
</bind>
</comp>

<comp id="829" class="1004" name="p_Val2_2_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="2"/>
<pin id="831" dir="0" index="1" bw="14" slack="1"/>
<pin id="832" dir="0" index="2" bw="14" slack="0"/>
<pin id="833" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_2/25 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp_37_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="14" slack="0"/>
<pin id="837" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_37/25 "/>
</bind>
</comp>

<comp id="839" class="1004" name="tmp_38_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="2"/>
<pin id="841" dir="0" index="1" bw="10" slack="1"/>
<pin id="842" dir="0" index="2" bw="10" slack="0"/>
<pin id="843" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_38/25 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_39_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="14" slack="0"/>
<pin id="847" dir="0" index="1" bw="10" slack="0"/>
<pin id="848" dir="0" index="2" bw="1" slack="0"/>
<pin id="849" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_39/25 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp_46_cast_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="14" slack="0"/>
<pin id="855" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_46_cast/25 "/>
</bind>
</comp>

<comp id="857" class="1004" name="p_Val2_3_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="14" slack="0"/>
<pin id="859" dir="0" index="1" bw="14" slack="0"/>
<pin id="860" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_3/25 "/>
</bind>
</comp>

<comp id="863" class="1004" name="ret_V_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="4" slack="0"/>
<pin id="865" dir="0" index="1" bw="15" slack="0"/>
<pin id="866" dir="0" index="2" bw="5" slack="0"/>
<pin id="867" dir="0" index="3" bw="5" slack="0"/>
<pin id="868" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V/25 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp_49_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="0"/>
<pin id="875" dir="0" index="1" bw="15" slack="0"/>
<pin id="876" dir="0" index="2" bw="5" slack="0"/>
<pin id="877" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_49/25 "/>
</bind>
</comp>

<comp id="881" class="1004" name="p_Result_s_6_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="6" slack="0"/>
<pin id="883" dir="0" index="1" bw="15" slack="0"/>
<pin id="884" dir="0" index="2" bw="4" slack="0"/>
<pin id="885" dir="0" index="3" bw="5" slack="0"/>
<pin id="886" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s_6/25 "/>
</bind>
</comp>

<comp id="891" class="1004" name="tmp_40_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="6" slack="0"/>
<pin id="893" dir="0" index="1" bw="6" slack="0"/>
<pin id="894" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_40/25 "/>
</bind>
</comp>

<comp id="897" class="1004" name="ret_V_1_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="0"/>
<pin id="899" dir="0" index="1" bw="4" slack="0"/>
<pin id="900" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/25 "/>
</bind>
</comp>

<comp id="903" class="1004" name="p_s_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="0"/>
<pin id="905" dir="0" index="1" bw="4" slack="0"/>
<pin id="906" dir="0" index="2" bw="4" slack="0"/>
<pin id="907" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/25 "/>
</bind>
</comp>

<comp id="911" class="1004" name="p_1_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="0"/>
<pin id="913" dir="0" index="1" bw="4" slack="0"/>
<pin id="914" dir="0" index="2" bw="4" slack="0"/>
<pin id="915" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1/25 "/>
</bind>
</comp>

<comp id="919" class="1004" name="neg_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="0"/>
<pin id="921" dir="0" index="1" bw="4" slack="1"/>
<pin id="922" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg/26 "/>
</bind>
</comp>

<comp id="924" class="1004" name="abscond_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="4" slack="1"/>
<pin id="926" dir="0" index="1" bw="4" slack="0"/>
<pin id="927" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond/26 "/>
</bind>
</comp>

<comp id="929" class="1004" name="abs_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="1" slack="0"/>
<pin id="931" dir="0" index="1" bw="4" slack="1"/>
<pin id="932" dir="0" index="2" bw="4" slack="0"/>
<pin id="933" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs/26 "/>
</bind>
</comp>

<comp id="936" class="1004" name="tmp_41_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="4" slack="0"/>
<pin id="938" dir="0" index="1" bw="4" slack="0"/>
<pin id="939" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_41/26 "/>
</bind>
</comp>

<comp id="942" class="1005" name="inTrack_hwEta_V_read_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="14" slack="4"/>
<pin id="944" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="inTrack_hwEta_V_read "/>
</bind>
</comp>

<comp id="947" class="1005" name="inMuon_hwEta_V_read_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="9" slack="25"/>
<pin id="949" dir="1" index="1" bw="9" slack="25"/>
</pin_list>
<bind>
<opset="inMuon_hwEta_V_read "/>
</bind>
</comp>

<comp id="952" class="1005" name="tmp_36_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="1"/>
<pin id="954" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="957" class="1005" name="tmp_54_i_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="10" slack="1"/>
<pin id="959" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_54_i "/>
</bind>
</comp>

<comp id="962" class="1005" name="tmp_21_cast_cast_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="12" slack="1"/>
<pin id="964" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21_cast_cast "/>
</bind>
</comp>

<comp id="967" class="1005" name="tmp_54_i_cast_cast_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="12" slack="1"/>
<pin id="969" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_54_i_cast_cast "/>
</bind>
</comp>

<comp id="972" class="1005" name="tmp_18_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="12" slack="1"/>
<pin id="974" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="977" class="1005" name="tmp4_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="32" slack="1"/>
<pin id="979" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="982" class="1005" name="tmp_19_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="1"/>
<pin id="984" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="987" class="1005" name="tmp_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="64" slack="1"/>
<pin id="989" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="992" class="1005" name="tmp_20_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="64" slack="1"/>
<pin id="994" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="997" class="1005" name="v_assign_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="64" slack="1"/>
<pin id="999" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_assign "/>
</bind>
</comp>

<comp id="1002" class="1005" name="v_assign_1_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="64" slack="1"/>
<pin id="1004" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_assign_1 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="isneg_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="1" slack="1"/>
<pin id="1009" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="1013" class="1005" name="tmp_15_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="52" slack="1"/>
<pin id="1015" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="tmp_1_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="1"/>
<pin id="1020" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="F2_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="12" slack="1"/>
<pin id="1026" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="F2 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="isneg_1_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="1" slack="1"/>
<pin id="1034" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg_1 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="tmp_45_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="52" slack="1"/>
<pin id="1040" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="tmp_23_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="1" slack="1"/>
<pin id="1045" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="F2_1_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="12" slack="1"/>
<pin id="1051" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="F2_1 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="man_V_2_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="54" slack="1"/>
<pin id="1059" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_2 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="tmp_3_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="1"/>
<pin id="1064" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="sh_amt_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="12" slack="1"/>
<pin id="1069" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt "/>
</bind>
</comp>

<comp id="1073" class="1005" name="tmp_8_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="1" slack="1"/>
<pin id="1075" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="tmp_16_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="14" slack="1"/>
<pin id="1080" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="tmp_s_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="1" slack="1"/>
<pin id="1086" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1090" class="1005" name="sel_tmp6_demorgan_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="1" slack="1"/>
<pin id="1092" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp6_demorgan "/>
</bind>
</comp>

<comp id="1095" class="1005" name="sel_tmp7_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="1" slack="1"/>
<pin id="1097" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp7 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="man_V_5_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="54" slack="1"/>
<pin id="1103" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_5 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="tmp_24_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="1" slack="1"/>
<pin id="1108" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="sh_amt_1_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="12" slack="1"/>
<pin id="1113" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt_1 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="tmp_27_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="1" slack="1"/>
<pin id="1119" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="tmp_46_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="10" slack="1"/>
<pin id="1124" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="tmp_29_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="1" slack="1"/>
<pin id="1130" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="sel_tmp31_demorgan_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="1"/>
<pin id="1136" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp31_demorgan "/>
</bind>
</comp>

<comp id="1139" class="1005" name="sel_tmp12_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="1" slack="1"/>
<pin id="1141" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp12 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="sh_amt_cast_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="32" slack="1"/>
<pin id="1147" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt_cast "/>
</bind>
</comp>

<comp id="1150" class="1005" name="sel_tmp5_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="1" slack="1"/>
<pin id="1152" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp5 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="or_cond_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="1" slack="1"/>
<pin id="1157" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="1160" class="1005" name="newSel1_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="14" slack="1"/>
<pin id="1162" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="newSel1 "/>
</bind>
</comp>

<comp id="1165" class="1005" name="or_cond2_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="1" slack="1"/>
<pin id="1167" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_cond2 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="sh_amt_1_cast_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="32" slack="1"/>
<pin id="1172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt_1_cast "/>
</bind>
</comp>

<comp id="1175" class="1005" name="sel_tmp17_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="1" slack="1"/>
<pin id="1177" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp17 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="or_cond3_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="1" slack="1"/>
<pin id="1182" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond3 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="newSel5_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="10" slack="1"/>
<pin id="1187" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="newSel5 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="or_cond5_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="1" slack="1"/>
<pin id="1192" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_cond5 "/>
</bind>
</comp>

<comp id="1195" class="1005" name="newSel2_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="14" slack="1"/>
<pin id="1197" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="newSel2 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="newSel6_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="10" slack="1"/>
<pin id="1202" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="newSel6 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="p_1_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="4" slack="1"/>
<pin id="1207" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="172"><net_src comp="52" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="54" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="150" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="46" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="64" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="193"><net_src comp="152" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="38" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="106" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="201"><net_src comp="154" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="40" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="60" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="209"><net_src comp="156" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="42" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="110" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="217"><net_src comp="158" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="48" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="160" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="225"><net_src comp="150" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="44" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="64" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="232"><net_src comp="52" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="2" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="234"><net_src comp="228" pin="2"/><net_sink comp="188" pin=2"/></net>

<net id="239"><net_src comp="162" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="28" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="241"><net_src comp="235" pin="2"/><net_sink comp="204" pin=2"/></net>

<net id="246"><net_src comp="164" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="16" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="248"><net_src comp="242" pin="2"/><net_sink comp="220" pin=2"/></net>

<net id="249"><net_src comp="88" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="254"><net_src comp="166" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="22" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="256"><net_src comp="250" pin="2"/><net_sink comp="212" pin=2"/></net>

<net id="261"><net_src comp="68" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="70" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="278"><net_src comp="56" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="174" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="58" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="174" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="56" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="174" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="58" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="297"><net_src comp="60" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="174" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="293" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="285" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="299" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="281" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="316"><net_src comp="62" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="64" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="322"><net_src comp="66" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="311" pin="3"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="318" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="335"><net_src comp="328" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="324" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="337" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="344"><net_src comp="341" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="351"><net_src comp="345" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="72" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="345" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="74" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="366"><net_src comp="76" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="345" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="78" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="369"><net_src comp="80" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="373"><net_src comp="360" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="345" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="348" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="82" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="84" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="370" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="396"><net_src comp="390" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="402"><net_src comp="72" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="390" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="74" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="411"><net_src comp="76" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="390" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="413"><net_src comp="78" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="414"><net_src comp="80" pin="0"/><net_sink comp="405" pin=3"/></net>

<net id="418"><net_src comp="405" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="390" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="393" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="82" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="84" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="415" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="440"><net_src comp="86" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="88" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="435" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="90" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="442" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="457"><net_src comp="446" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="458"><net_src comp="442" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="463"><net_src comp="92" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="94" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="473"><net_src comp="92" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="479"><net_src comp="459" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="464" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="469" pin="2"/><net_sink comp="474" pin=2"/></net>

<net id="486"><net_src comp="92" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="490"><net_src comp="452" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="474" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="96" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="482" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="497" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="88" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="459" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="502" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="519"><net_src comp="86" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="88" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="514" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="90" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="521" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="536"><net_src comp="525" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="537"><net_src comp="521" pin="1"/><net_sink comp="531" pin=2"/></net>

<net id="542"><net_src comp="98" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="547"><net_src comp="100" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="552"><net_src comp="98" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="558"><net_src comp="538" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="543" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="548" pin="2"/><net_sink comp="553" pin=2"/></net>

<net id="565"><net_src comp="98" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="569"><net_src comp="531" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="574"><net_src comp="553" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="96" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="561" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="585"><net_src comp="576" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="88" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="538" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="581" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="600"><net_src comp="102" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="604"><net_src comp="593" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="609"><net_src comp="601" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="613"><net_src comp="605" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="618"><net_src comp="88" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="614" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="636"><net_src comp="628" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="88" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="596" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="632" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="88" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="653"><net_src comp="644" pin="2"/><net_sink comp="649" pin=1"/></net>

<net id="658"><net_src comp="649" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="638" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="665"><net_src comp="624" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="610" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="671"><net_src comp="624" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="619" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="654" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="667" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="686"><net_src comp="92" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="690"><net_src comp="679" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="687" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="699"><net_src comp="691" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="704"><net_src comp="88" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="709"><net_src comp="700" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="722"><net_src comp="714" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="88" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="728"><net_src comp="682" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="718" pin="2"/><net_sink comp="724" pin=1"/></net>

<net id="734"><net_src comp="88" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="739"><net_src comp="730" pin="2"/><net_sink comp="735" pin=1"/></net>

<net id="744"><net_src comp="735" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="724" pin="2"/><net_sink comp="740" pin=1"/></net>

<net id="751"><net_src comp="710" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="752"><net_src comp="696" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="757"><net_src comp="710" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="705" pin="2"/><net_sink comp="753" pin=1"/></net>

<net id="763"><net_src comp="740" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="753" pin="2"/><net_sink comp="759" pin=1"/></net>

<net id="770"><net_src comp="104" pin="0"/><net_sink comp="765" pin=1"/></net>

<net id="771"><net_src comp="106" pin="0"/><net_sink comp="765" pin=2"/></net>

<net id="779"><net_src comp="772" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="783"><net_src comp="775" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="789"><net_src comp="765" pin="3"/><net_sink comp="784" pin=1"/></net>

<net id="790"><net_src comp="780" pin="1"/><net_sink comp="784" pin=2"/></net>

<net id="796"><net_src comp="784" pin="3"/><net_sink comp="791" pin=1"/></net>

<net id="802"><net_src comp="108" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="803"><net_src comp="110" pin="0"/><net_sink comp="797" pin=2"/></net>

<net id="811"><net_src comp="804" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="815"><net_src comp="807" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="821"><net_src comp="797" pin="3"/><net_sink comp="816" pin=1"/></net>

<net id="822"><net_src comp="812" pin="1"/><net_sink comp="816" pin=2"/></net>

<net id="828"><net_src comp="816" pin="3"/><net_sink comp="823" pin=1"/></net>

<net id="834"><net_src comp="106" pin="0"/><net_sink comp="829" pin=2"/></net>

<net id="838"><net_src comp="829" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="844"><net_src comp="110" pin="0"/><net_sink comp="839" pin=2"/></net>

<net id="850"><net_src comp="112" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="851"><net_src comp="839" pin="3"/><net_sink comp="845" pin=1"/></net>

<net id="852"><net_src comp="114" pin="0"/><net_sink comp="845" pin=2"/></net>

<net id="856"><net_src comp="845" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="861"><net_src comp="835" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="853" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="869"><net_src comp="116" pin="0"/><net_sink comp="863" pin=0"/></net>

<net id="870"><net_src comp="857" pin="2"/><net_sink comp="863" pin=1"/></net>

<net id="871"><net_src comp="118" pin="0"/><net_sink comp="863" pin=2"/></net>

<net id="872"><net_src comp="120" pin="0"/><net_sink comp="863" pin=3"/></net>

<net id="878"><net_src comp="122" pin="0"/><net_sink comp="873" pin=0"/></net>

<net id="879"><net_src comp="857" pin="2"/><net_sink comp="873" pin=1"/></net>

<net id="880"><net_src comp="120" pin="0"/><net_sink comp="873" pin=2"/></net>

<net id="887"><net_src comp="124" pin="0"/><net_sink comp="881" pin=0"/></net>

<net id="888"><net_src comp="857" pin="2"/><net_sink comp="881" pin=1"/></net>

<net id="889"><net_src comp="126" pin="0"/><net_sink comp="881" pin=2"/></net>

<net id="890"><net_src comp="128" pin="0"/><net_sink comp="881" pin=3"/></net>

<net id="895"><net_src comp="881" pin="4"/><net_sink comp="891" pin=0"/></net>

<net id="896"><net_src comp="130" pin="0"/><net_sink comp="891" pin=1"/></net>

<net id="901"><net_src comp="132" pin="0"/><net_sink comp="897" pin=0"/></net>

<net id="902"><net_src comp="863" pin="4"/><net_sink comp="897" pin=1"/></net>

<net id="908"><net_src comp="891" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="909"><net_src comp="863" pin="4"/><net_sink comp="903" pin=1"/></net>

<net id="910"><net_src comp="897" pin="2"/><net_sink comp="903" pin=2"/></net>

<net id="916"><net_src comp="873" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="917"><net_src comp="903" pin="3"/><net_sink comp="911" pin=1"/></net>

<net id="918"><net_src comp="863" pin="4"/><net_sink comp="911" pin=2"/></net>

<net id="923"><net_src comp="114" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="928"><net_src comp="114" pin="0"/><net_sink comp="924" pin=1"/></net>

<net id="934"><net_src comp="924" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="935"><net_src comp="919" pin="2"/><net_sink comp="929" pin=2"/></net>

<net id="940"><net_src comp="929" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="114" pin="0"/><net_sink comp="936" pin=1"/></net>

<net id="945"><net_src comp="168" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="950"><net_src comp="174" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="955"><net_src comp="273" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="960"><net_src comp="303" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="965"><net_src comp="324" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="970"><net_src comp="328" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="975"><net_src comp="331" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="980"><net_src comp="337" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="985"><net_src comp="341" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="990"><net_src comp="267" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="995"><net_src comp="270" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1000"><net_src comp="257" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="1005"><net_src comp="262" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1010"><net_src comp="352" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="1012"><net_src comp="1007" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="1016"><net_src comp="374" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="1021"><net_src comp="378" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="1023"><net_src comp="1018" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="1027"><net_src comp="384" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="1029"><net_src comp="1024" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="1030"><net_src comp="1024" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="1031"><net_src comp="1024" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="1035"><net_src comp="397" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="1037"><net_src comp="1032" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1041"><net_src comp="419" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="1046"><net_src comp="423" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="1048"><net_src comp="1043" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="1052"><net_src comp="429" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="1054"><net_src comp="1049" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="1055"><net_src comp="1049" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="1056"><net_src comp="1049" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="1060"><net_src comp="452" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="1065"><net_src comp="459" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="1070"><net_src comp="474" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="1072"><net_src comp="1067" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="1076"><net_src comp="482" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="1081"><net_src comp="487" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="660" pin=2"/></net>

<net id="1083"><net_src comp="1078" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1087"><net_src comp="491" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="1089"><net_src comp="1084" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="1093"><net_src comp="497" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="1098"><net_src comp="508" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="1100"><net_src comp="1095" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="1104"><net_src comp="531" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="1109"><net_src comp="538" pin="2"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="1114"><net_src comp="553" pin="3"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="1116"><net_src comp="1111" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="1120"><net_src comp="561" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="1125"><net_src comp="566" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="746" pin=2"/></net>

<net id="1127"><net_src comp="1122" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="1131"><net_src comp="570" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="1133"><net_src comp="1128" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1137"><net_src comp="576" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="1142"><net_src comp="587" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="1144"><net_src comp="1139" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1148"><net_src comp="593" pin="1"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="1153"><net_src comp="649" pin="2"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1158"><net_src comp="654" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1163"><net_src comp="660" pin="3"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="791" pin=2"/></net>

<net id="1168"><net_src comp="673" pin="2"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1173"><net_src comp="679" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="1178"><net_src comp="735" pin="2"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="1183"><net_src comp="740" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="1188"><net_src comp="746" pin="3"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="823" pin=2"/></net>

<net id="1193"><net_src comp="759" pin="2"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1198"><net_src comp="791" pin="3"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="1203"><net_src comp="823" pin="3"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="1208"><net_src comp="911" pin="3"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="1210"><net_src comp="1205" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="1211"><net_src comp="1205" pin="1"/><net_sink comp="929" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outTrackMuon_hwPt_V | {26 }
	Port: outTrackMuon_hwEta_V | {26 }
	Port: outTrackMuon_hwPhi_V | {26 }
	Port: outTrackMuon_hwQ_V | {26 }
	Port: outTrackMuon_hwValid_V | {26 }
	Port: outTrackMuon_hwBX_V | {26 }
 - Input state : 
	Port: match_hw : inTrack_hwPt_V | {26 }
	Port: match_hw : inTrack_hwEta_V | {1 }
	Port: match_hw : inTrack_hwQ_V | {26 }
	Port: match_hw : inTrack_hwBX_V | {26 }
	Port: match_hw : inMuon_hwEta_V | {1 }
	Port: match_hw : inMuon_hwPhi_V | {26 }
  - Chain level:
	State 1
		tmp_53_i_cast : 1
		tmp_54_i : 2
	State 2
		tmp_17 : 1
		tmp_21_cast_cast : 2
		tmp_18 : 3
	State 3
	State 4
	State 5
		tmp : 1
		tmp_20 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		tmp_9 : 1
		isneg : 1
		exp_tmp_V : 1
		tmp_6 : 2
		tmp_15 : 1
		tmp_1 : 2
		F2 : 3
		tmp_43 : 1
		isneg_1 : 1
		exp_tmp_V_1 : 1
		tmp_21 : 2
		tmp_45 : 1
		tmp_23 : 2
		F2_1 : 3
	State 22
		p_Result_s : 1
		man_V_1 : 2
		man_V_2 : 3
		sh_amt : 1
		tmp_16 : 4
		tmp_s : 2
		sel_tmp6_demorgan : 1
		sel_tmp6 : 1
		sel_tmp7 : 1
		p_Result_1 : 1
		man_V_4 : 2
		man_V_5 : 3
		sh_amt_1 : 1
		tmp_46 : 4
		tmp_29 : 2
		sel_tmp31_demorgan : 1
		sel_tmp11 : 1
		sel_tmp12 : 1
	State 23
		tmp_10 : 1
		tmp_11 : 2
		tmp_28 : 3
		newSel1 : 4
		tmp_31 : 1
		tmp_32 : 2
		tmp_47 : 3
		newSel5 : 4
	State 24
		tmp_13 : 1
		tmp_33 : 2
		newSel : 3
		newSel2 : 4
		tmp_35 : 1
		tmp_48 : 2
		newSel4 : 3
		newSel6 : 4
	State 25
		tmp_37 : 1
		tmp_39 : 1
		tmp_46_cast : 2
		p_Val2_3 : 3
		ret_V : 4
		tmp_49 : 4
		p_Result_s_6 : 4
		tmp_40 : 5
		ret_V_1 : 5
		p_s : 6
		p_1 : 7
	State 26
		abs : 1
		tmp_41 : 2
		StgValue_211 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|  sitodp  |            grp_fu_267            |    0    |   412   |   461   |
|          |            grp_fu_270            |    0    |   412   |   461   |
|----------|----------------------------------|---------|---------|---------|
|   dmul   |            grp_fu_257            |    11   |   456   |   238   |
|          |            grp_fu_262            |    11   |   456   |   238   |
|----------|----------------------------------|---------|---------|---------|
|   ashr   |           tmp_11_fu_605          |    0    |    0    |   178   |
|          |           tmp_32_fu_691          |    0    |    0    |   178   |
|----------|----------------------------------|---------|---------|---------|
|          |          tmp_54_i_fu_303         |    0    |    0    |    10   |
|          |          man_V_2_fu_452          |    0    |    0    |    54   |
|          |           sh_amt_fu_474          |    0    |    0    |    12   |
|          |          man_V_5_fu_531          |    0    |    0    |    54   |
|          |          sh_amt_1_fu_553         |    0    |    0    |    12   |
|          |          newSel1_fu_660          |    0    |    0    |    14   |
|          |          newSel5_fu_746          |    0    |    0    |    10   |
|          |            p_2_fu_765            |    0    |    0    |    14   |
|  select  |           newSel_fu_784          |    0    |    0    |    14   |
|          |          newSel2_fu_791          |    0    |    0    |    14   |
|          |            p_3_fu_797            |    0    |    0    |    10   |
|          |          newSel4_fu_816          |    0    |    0    |    10   |
|          |          newSel6_fu_823          |    0    |    0    |    10   |
|          |          p_Val2_2_fu_829         |    0    |    0    |    14   |
|          |           tmp_38_fu_839          |    0    |    0    |    10   |
|          |            p_s_fu_903            |    0    |    0    |    4    |
|          |            p_1_fu_911            |    0    |    0    |    4    |
|          |            abs_fu_929            |    0    |    0    |    4    |
|----------|----------------------------------|---------|---------|---------|
|          |          tmp_52_i_fu_293         |    0    |    0    |    9    |
|          |           tmp_17_fu_318          |    0    |    0    |    2    |
|          |             F2_fu_384            |    0    |    0    |    12   |
|          |            F2_1_fu_429           |    0    |    0    |    12   |
|    sub   |          man_V_1_fu_446          |    0    |    0    |    53   |
|          |           tmp_7_fu_469           |    0    |    0    |    12   |
|          |          man_V_4_fu_525          |    0    |    0    |    53   |
|          |           tmp_26_fu_548          |    0    |    0    |    12   |
|          |          p_Val2_3_fu_857         |    0    |    0    |    14   |
|          |            neg_fu_919            |    0    |    0    |    4    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_1_fu_378           |    0    |    0    |    22   |
|          |           tmp_23_fu_423          |    0    |    0    |    22   |
|          |           tmp_3_fu_459           |    0    |    0    |    5    |
|          |           tmp_8_fu_482           |    0    |    0    |    5    |
|          |           tmp_s_fu_491           |    0    |    0    |    5    |
|          |           tmp_24_fu_538          |    0    |    0    |    5    |
|   icmp   |           tmp_27_fu_561          |    0    |    0    |    5    |
|          |           tmp_29_fu_570          |    0    |    0    |    5    |
|          |           tmp_2_fu_596           |    0    |    0    |    5    |
|          |           tmp_30_fu_682          |    0    |    0    |    5    |
|          |           tmp_40_fu_891          |    0    |    0    |    3    |
|          |          abscond_fu_924          |    0    |    0    |    2    |
|          |           tmp_41_fu_936          |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|    shl   |           tmp_13_fu_775          |    0    |    0    |    31   |
|          |           tmp_35_fu_807          |    0    |    0    |    25   |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_5_fu_464           |    0    |    0    |    12   |
|    add   |           tmp_25_fu_543          |    0    |    0    |    12   |
|          |          ret_V_1_fu_897          |    0    |    0    |    4    |
|----------|----------------------------------|---------|---------|---------|
|          |     sel_tmp6_demorgan_fu_497     |    0    |    0    |    1    |
|          |     sel_tmp31_demorgan_fu_576    |    0    |    0    |    1    |
|          |     sel_tmp14_demorgan_fu_628    |    0    |    0    |    1    |
|          |          or_cond_fu_654          |    0    |    0    |    1    |
|    or    |          or_cond1_fu_667         |    0    |    0    |    1    |
|          |          or_cond2_fu_673         |    0    |    0    |    1    |
|          |     sel_tmp39_demorgan_fu_714    |    0    |    0    |    1    |
|          |          or_cond3_fu_740         |    0    |    0    |    1    |
|          |          or_cond4_fu_753         |    0    |    0    |    1    |
|          |          or_cond5_fu_759         |    0    |    0    |    1    |
|----------|----------------------------------|---------|---------|---------|
|          |          sel_tmp7_fu_508         |    0    |    0    |    1    |
|          |         sel_tmp12_fu_587         |    0    |    0    |    1    |
|          |          sel_tmp2_fu_619         |    0    |    0    |    1    |
|          |          sel_tmp8_fu_624         |    0    |    0    |    1    |
|    and   |          sel_tmp3_fu_638         |    0    |    0    |    1    |
|          |          sel_tmp5_fu_649         |    0    |    0    |    1    |
|          |         sel_tmp10_fu_705         |    0    |    0    |    1    |
|          |         sel_tmp13_fu_710         |    0    |    0    |    1    |
|          |         sel_tmp15_fu_724         |    0    |    0    |    1    |
|          |         sel_tmp17_fu_735         |    0    |    0    |    1    |
|----------|----------------------------------|---------|---------|---------|
|          |          sel_tmp6_fu_502         |    0    |    0    |    1    |
|          |         sel_tmp11_fu_581         |    0    |    0    |    1    |
|          |          sel_tmp1_fu_614         |    0    |    0    |    1    |
|    xor   |          sel_tmp_fu_632          |    0    |    0    |    1    |
|          |          sel_tmp4_fu_644         |    0    |    0    |    1    |
|          |          sel_tmp9_fu_700         |    0    |    0    |    1    |
|          |         sel_tmp14_fu_718         |    0    |    0    |    1    |
|          |         sel_tmp16_fu_730         |    0    |    0    |    1    |
|----------|----------------------------------|---------|---------|---------|
|    mul   |            grp_fu_331            |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          | inTrack_hwEta_V_read_read_fu_168 |    0    |    0    |    0    |
|          |  inMuon_hwEta_V_read_read_fu_174 |    0    |    0    |    0    |
|   read   |  inTrack_hwPt_V_read_read_fu_228 |    0    |    0    |    0    |
|          |  inMuon_hwPhi_V_read_read_fu_235 |    0    |    0    |    0    |
|          |  inTrack_hwQ_V_read_read_fu_242  |    0    |    0    |    0    |
|          |  inTrack_hwBX_V_read_read_fu_250 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         grp_write_fu_180         |    0    |    0    |    0    |
|          |         grp_write_fu_188         |    0    |    0    |    0    |
|   write  |         grp_write_fu_196         |    0    |    0    |    0    |
|          |         grp_write_fu_204         |    0    |    0    |    0    |
|          |         grp_write_fu_212         |    0    |    0    |    0    |
|          |         grp_write_fu_220         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_36_fu_273          |    0    |    0    |    0    |
|          |           tmp_42_fu_285          |    0    |    0    |    0    |
| bitselect|           isneg_fu_352           |    0    |    0    |    0    |
|          |          isneg_1_fu_397          |    0    |    0    |    0    |
|          |           tmp_49_fu_873          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |       x_assign_cast_fu_281       |    0    |    0    |    0    |
|          |      tmp_21_cast_cast_fu_324     |    0    |    0    |    0    |
|          |     tmp_54_i_cast_cast_fu_328    |    0    |    0    |    0    |
|          |            tmp4_fu_337           |    0    |    0    |    0    |
|   sext   |           tmp_19_fu_341          |    0    |    0    |    0    |
|          |        sh_amt_cast_fu_593        |    0    |    0    |    0    |
|          |       sh_amt_1_cast_fu_679       |    0    |    0    |    0    |
|          |           tmp_12_fu_772          |    0    |    0    |    0    |
|          |           tmp_34_fu_804          |    0    |    0    |    0    |
|          |        tmp_46_cast_fu_853        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |       tmp_53_i_cast_fu_299       |    0    |    0    |    0    |
|          |           tmp_6_fu_370           |    0    |    0    |    0    |
|          |           tmp_21_fu_415          |    0    |    0    |    0    |
|   zext   |         p_Result_s_fu_442        |    0    |    0    |    0    |
|          |         p_Result_1_fu_521        |    0    |    0    |    0    |
|          |           tmp_10_fu_601          |    0    |    0    |    0    |
|          |           tmp_31_fu_687          |    0    |    0    |    0    |
|          |           tmp_37_fu_835          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_14_fu_311          |    0    |    0    |    0    |
|bitconcatenate|           tmp_4_fu_435           |    0    |    0    |    0    |
|          |           tmp_22_fu_514          |    0    |    0    |    0    |
|          |           tmp_39_fu_845          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_9_fu_348           |    0    |    0    |    0    |
|          |           tmp_15_fu_374          |    0    |    0    |    0    |
|          |           tmp_43_fu_393          |    0    |    0    |    0    |
|          |           tmp_45_fu_419          |    0    |    0    |    0    |
|   trunc  |           tmp_16_fu_487          |    0    |    0    |    0    |
|          |           tmp_46_fu_566          |    0    |    0    |    0    |
|          |           tmp_28_fu_610          |    0    |    0    |    0    |
|          |           tmp_47_fu_696          |    0    |    0    |    0    |
|          |           tmp_33_fu_780          |    0    |    0    |    0    |
|          |           tmp_48_fu_812          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         exp_tmp_V_fu_360         |    0    |    0    |    0    |
|partselect|        exp_tmp_V_1_fu_405        |    0    |    0    |    0    |
|          |           ret_V_fu_863           |    0    |    0    |    0    |
|          |        p_Result_s_6_fu_881       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    23   |   1736  |   2414  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        F2_1_reg_1049       |   12   |
|         F2_reg_1024        |   12   |
| inMuon_hwEta_V_read_reg_947|    9   |
|inTrack_hwEta_V_read_reg_942|   14   |
|      isneg_1_reg_1032      |    1   |
|       isneg_reg_1007       |    1   |
|      man_V_2_reg_1057      |   54   |
|      man_V_5_reg_1101      |   54   |
|      newSel1_reg_1160      |   14   |
|      newSel2_reg_1195      |   14   |
|      newSel5_reg_1185      |   10   |
|      newSel6_reg_1200      |   10   |
|      or_cond2_reg_1165     |    1   |
|      or_cond3_reg_1180     |    1   |
|      or_cond5_reg_1190     |    1   |
|      or_cond_reg_1155      |    1   |
|        p_1_reg_1205        |    4   |
|     sel_tmp12_reg_1139     |    1   |
|     sel_tmp17_reg_1175     |    1   |
| sel_tmp31_demorgan_reg_1134|    1   |
|      sel_tmp5_reg_1150     |    1   |
| sel_tmp6_demorgan_reg_1090 |    1   |
|      sel_tmp7_reg_1095     |    1   |
|   sh_amt_1_cast_reg_1170   |   32   |
|      sh_amt_1_reg_1111     |   12   |
|    sh_amt_cast_reg_1145    |   32   |
|       sh_amt_reg_1067      |   12   |
|        tmp4_reg_977        |   32   |
|       tmp_15_reg_1013      |   52   |
|       tmp_16_reg_1078      |   14   |
|       tmp_18_reg_972       |   12   |
|       tmp_19_reg_982       |   32   |
|       tmp_1_reg_1018       |    1   |
|       tmp_20_reg_992       |   64   |
|  tmp_21_cast_cast_reg_962  |   12   |
|       tmp_23_reg_1043      |    1   |
|       tmp_24_reg_1106      |    1   |
|       tmp_27_reg_1117      |    1   |
|       tmp_29_reg_1128      |    1   |
|       tmp_36_reg_952       |    1   |
|       tmp_3_reg_1062       |    1   |
|       tmp_45_reg_1038      |   52   |
|       tmp_46_reg_1122      |   10   |
| tmp_54_i_cast_cast_reg_967 |   12   |
|      tmp_54_i_reg_957      |   10   |
|       tmp_8_reg_1073       |    1   |
|         tmp_reg_987        |   64   |
|       tmp_s_reg_1084       |    1   |
|     v_assign_1_reg_1002    |   64   |
|      v_assign_reg_997      |   64   |
+----------------------------+--------+
|            Total           |   810  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_180 |  p2  |   2  |   1  |    2   |
| grp_write_fu_188 |  p2  |   2  |  14  |   28   ||    14   |
| grp_write_fu_196 |  p2  |   2  |   9  |   18   ||    9    |
| grp_write_fu_204 |  p2  |   2  |  10  |   20   ||    10   |
| grp_write_fu_212 |  p2  |   2  |   3  |    6   ||    3    |
| grp_write_fu_220 |  p2  |   2  |   1  |    2   ||    1    |
|    grp_fu_267    |  p0  |   2  |  14  |   28   ||    14   |
|    grp_fu_270    |  p0  |   2  |  12  |   24   ||    12   |
|    grp_fu_331    |  p0  |   2  |  10  |   20   ||    10   |
|    grp_fu_331    |  p1  |   2  |   2  |    4   ||    2    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   152  ||   8.92  ||    75   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   23   |    -   |  1736  |  2414  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   75   |
|  Register |    -   |    -   |   810  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   23   |    8   |  2546  |  2489  |
+-----------+--------+--------+--------+--------+
