Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jun  4 12:28:51 2025
| Host         : SNPOR161 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mic_to_led_pc_timing_summary_routed.rpt -pb mic_to_led_pc_timing_summary_routed.pb -rpx mic_to_led_pc_timing_summary_routed.rpx -warn_on_violation
| Design       : mic_to_led_pc
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  576         
TIMING-18  Warning   Missing input or output delay                              2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     65.552        0.000                      0                23861        0.058        0.000                      0                23861       40.410        0.000                       0                  2765  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        65.552        0.000                      0                23861        0.058        0.000                      0                23861       40.410        0.000                       0                  2765  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       65.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             65.552ns  (required time - arrival time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3584_3839_20_20/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.802ns  (logic 6.551ns (38.989%)  route 10.251ns (61.011%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 88.117 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        1.534     5.078    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      1.214     6.292 r  xadc/inst/DO[13]
                         net (fo=69, routed)          4.581    10.872    adc_dig_uart/adc_to_fifo/adc_to_processing/do_out[9]
    SLICE_X9Y38          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.379 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.379    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.713 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2/O[1]
                         net (fo=34, routed)          0.783    12.496    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2_n_6
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[22]_P[19])
                                                      4.020    16.516 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff/P[19]
                         net (fo=2, routed)           1.316    17.833    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_n_86
    SLICE_X13Y35         LUT2 (Prop_lut2_I0_O)        0.124    17.957 r  adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_2/O
                         net (fo=1, routed)           0.000    17.957    adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_2_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    18.309 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_inferred__0/i__carry/O[3]
                         net (fo=66, routed)          3.571    21.880    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3584_3839_20_20/D
    SLICE_X12Y74         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3584_3839_20_20/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        1.423    88.117    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3584_3839_20_20/WCLK
    SLICE_X12Y74         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3584_3839_20_20/RAMS64E_A/CLK
                         clock pessimism              0.257    88.375    
                         clock uncertainty           -0.035    88.339    
    SLICE_X12Y74         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.907    87.432    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3584_3839_20_20/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         87.432    
                         arrival time                         -21.880    
  -------------------------------------------------------------------
                         slack                                 65.552    

Slack (MET) :             65.727ns  (required time - arrival time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3328_3583_20_20/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.629ns  (logic 6.551ns (39.394%)  route 10.078ns (60.606%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 88.119 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        1.534     5.078    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      1.214     6.292 r  xadc/inst/DO[13]
                         net (fo=69, routed)          4.581    10.872    adc_dig_uart/adc_to_fifo/adc_to_processing/do_out[9]
    SLICE_X9Y38          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.379 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.379    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.713 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2/O[1]
                         net (fo=34, routed)          0.783    12.496    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2_n_6
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[22]_P[19])
                                                      4.020    16.516 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff/P[19]
                         net (fo=2, routed)           1.316    17.833    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_n_86
    SLICE_X13Y35         LUT2 (Prop_lut2_I0_O)        0.124    17.957 r  adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_2/O
                         net (fo=1, routed)           0.000    17.957    adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_2_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    18.309 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_inferred__0/i__carry/O[3]
                         net (fo=66, routed)          3.398    21.707    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3328_3583_20_20/D
    SLICE_X14Y73         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3328_3583_20_20/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        1.425    88.119    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3328_3583_20_20/WCLK
    SLICE_X14Y73         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3328_3583_20_20/RAMS64E_A/CLK
                         clock pessimism              0.257    88.377    
                         clock uncertainty           -0.035    88.341    
    SLICE_X14Y73         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.907    87.434    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3328_3583_20_20/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         87.434    
                         arrival time                         -21.707    
  -------------------------------------------------------------------
                         slack                                 65.727    

Slack (MET) :             65.776ns  (required time - arrival time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_1280_1535_17_17/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.594ns  (logic 6.446ns (38.846%)  route 10.148ns (61.154%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 88.125 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        1.534     5.078    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      1.214     6.292 r  xadc/inst/DO[13]
                         net (fo=69, routed)          4.581    10.872    adc_dig_uart/adc_to_fifo/adc_to_processing/do_out[9]
    SLICE_X9Y38          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.379 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.379    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.713 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2/O[1]
                         net (fo=34, routed)          0.783    12.496    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2_n_6
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[22]_P[17])
                                                      4.020    16.516 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff/P[17]
                         net (fo=2, routed)           0.983    17.499    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_n_88
    SLICE_X13Y35         LUT2 (Prop_lut2_I0_O)        0.124    17.623 r  adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_4/O
                         net (fo=1, routed)           0.000    17.623    adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_4_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.870 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_inferred__0/i__carry/O[0]
                         net (fo=66, routed)          3.801    21.671    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_1280_1535_17_17/D
    SLICE_X10Y81         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_1280_1535_17_17/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        1.431    88.125    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_1280_1535_17_17/WCLK
    SLICE_X10Y81         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_1280_1535_17_17/RAMS64E_A/CLK
                         clock pessimism              0.257    88.383    
                         clock uncertainty           -0.035    88.347    
    SLICE_X10Y81         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.900    87.447    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_1280_1535_17_17/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         87.447    
                         arrival time                         -21.671    
  -------------------------------------------------------------------
                         slack                                 65.776    

Slack (MET) :             65.803ns  (required time - arrival time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_768_1023_17_17/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.569ns  (logic 6.446ns (38.904%)  route 10.123ns (61.096%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 88.127 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        1.534     5.078    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      1.214     6.292 r  xadc/inst/DO[13]
                         net (fo=69, routed)          4.581    10.872    adc_dig_uart/adc_to_fifo/adc_to_processing/do_out[9]
    SLICE_X9Y38          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.379 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.379    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.713 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2/O[1]
                         net (fo=34, routed)          0.783    12.496    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2_n_6
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[22]_P[17])
                                                      4.020    16.516 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff/P[17]
                         net (fo=2, routed)           0.983    17.499    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_n_88
    SLICE_X13Y35         LUT2 (Prop_lut2_I0_O)        0.124    17.623 r  adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_4/O
                         net (fo=1, routed)           0.000    17.623    adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_4_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.870 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_inferred__0/i__carry/O[0]
                         net (fo=66, routed)          3.777    21.647    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_768_1023_17_17/D
    SLICE_X8Y83          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_768_1023_17_17/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        1.433    88.127    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_768_1023_17_17/WCLK
    SLICE_X8Y83          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_768_1023_17_17/RAMS64E_A/CLK
                         clock pessimism              0.257    88.385    
                         clock uncertainty           -0.035    88.349    
    SLICE_X8Y83          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.900    87.449    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_768_1023_17_17/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         87.449    
                         arrival time                         -21.647    
  -------------------------------------------------------------------
                         slack                                 65.803    

Slack (MET) :             65.839ns  (required time - arrival time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3584_3839_20_20/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.802ns  (logic 6.551ns (38.989%)  route 10.251ns (61.011%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 88.117 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        1.534     5.078    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      1.214     6.292 r  xadc/inst/DO[13]
                         net (fo=69, routed)          4.581    10.872    adc_dig_uart/adc_to_fifo/adc_to_processing/do_out[9]
    SLICE_X9Y38          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.379 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.379    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.713 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2/O[1]
                         net (fo=34, routed)          0.783    12.496    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2_n_6
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[22]_P[19])
                                                      4.020    16.516 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff/P[19]
                         net (fo=2, routed)           1.316    17.833    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_n_86
    SLICE_X13Y35         LUT2 (Prop_lut2_I0_O)        0.124    17.957 r  adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_2/O
                         net (fo=1, routed)           0.000    17.957    adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_2_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    18.309 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_inferred__0/i__carry/O[3]
                         net (fo=66, routed)          3.571    21.880    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3584_3839_20_20/D
    SLICE_X12Y74         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3584_3839_20_20/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        1.423    88.117    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3584_3839_20_20/WCLK
    SLICE_X12Y74         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3584_3839_20_20/RAMS64E_C/CLK
                         clock pessimism              0.257    88.375    
                         clock uncertainty           -0.035    88.339    
    SLICE_X12Y74         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.620    87.719    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3584_3839_20_20/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         87.719    
                         arrival time                         -21.880    
  -------------------------------------------------------------------
                         slack                                 65.839    

Slack (MET) :             65.840ns  (required time - arrival time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3584_3839_20_20/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.802ns  (logic 6.551ns (38.989%)  route 10.251ns (61.011%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 88.117 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        1.534     5.078    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      1.214     6.292 r  xadc/inst/DO[13]
                         net (fo=69, routed)          4.581    10.872    adc_dig_uart/adc_to_fifo/adc_to_processing/do_out[9]
    SLICE_X9Y38          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.379 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.379    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.713 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2/O[1]
                         net (fo=34, routed)          0.783    12.496    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2_n_6
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[22]_P[19])
                                                      4.020    16.516 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff/P[19]
                         net (fo=2, routed)           1.316    17.833    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_n_86
    SLICE_X13Y35         LUT2 (Prop_lut2_I0_O)        0.124    17.957 r  adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_2/O
                         net (fo=1, routed)           0.000    17.957    adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_2_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    18.309 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_inferred__0/i__carry/O[3]
                         net (fo=66, routed)          3.571    21.880    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3584_3839_20_20/D
    SLICE_X12Y74         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3584_3839_20_20/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        1.423    88.117    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3584_3839_20_20/WCLK
    SLICE_X12Y74         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3584_3839_20_20/RAMS64E_B/CLK
                         clock pessimism              0.257    88.375    
                         clock uncertainty           -0.035    88.339    
    SLICE_X12Y74         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.619    87.720    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3584_3839_20_20/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         87.720    
                         arrival time                         -21.880    
  -------------------------------------------------------------------
                         slack                                 65.840    

Slack (MET) :             65.902ns  (required time - arrival time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_2816_3071_20_20/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.452ns  (logic 6.551ns (39.818%)  route 9.901ns (60.182%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 88.117 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        1.534     5.078    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      1.214     6.292 r  xadc/inst/DO[13]
                         net (fo=69, routed)          4.581    10.872    adc_dig_uart/adc_to_fifo/adc_to_processing/do_out[9]
    SLICE_X9Y38          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.379 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.379    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.713 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2/O[1]
                         net (fo=34, routed)          0.783    12.496    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2_n_6
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[22]_P[19])
                                                      4.020    16.516 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff/P[19]
                         net (fo=2, routed)           1.316    17.833    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_n_86
    SLICE_X13Y35         LUT2 (Prop_lut2_I0_O)        0.124    17.957 r  adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_2/O
                         net (fo=1, routed)           0.000    17.957    adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_2_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    18.309 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_inferred__0/i__carry/O[3]
                         net (fo=66, routed)          3.221    21.530    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_2816_3071_20_20/D
    SLICE_X14Y74         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_2816_3071_20_20/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        1.423    88.117    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_2816_3071_20_20/WCLK
    SLICE_X14Y74         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_2816_3071_20_20/RAMS64E_A/CLK
                         clock pessimism              0.257    88.375    
                         clock uncertainty           -0.035    88.339    
    SLICE_X14Y74         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.907    87.432    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_2816_3071_20_20/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         87.432    
                         arrival time                         -21.530    
  -------------------------------------------------------------------
                         slack                                 65.902    

Slack (MET) :             65.918ns  (required time - arrival time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_2816_3071_17_17/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.454ns  (logic 6.446ns (39.177%)  route 10.008ns (60.823%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 88.127 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        1.534     5.078    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      1.214     6.292 r  xadc/inst/DO[13]
                         net (fo=69, routed)          4.581    10.872    adc_dig_uart/adc_to_fifo/adc_to_processing/do_out[9]
    SLICE_X9Y38          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.379 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.379    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.713 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2/O[1]
                         net (fo=34, routed)          0.783    12.496    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2_n_6
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[22]_P[17])
                                                      4.020    16.516 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff/P[17]
                         net (fo=2, routed)           0.983    17.499    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_n_88
    SLICE_X13Y35         LUT2 (Prop_lut2_I0_O)        0.124    17.623 r  adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_4/O
                         net (fo=1, routed)           0.000    17.623    adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_4_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.870 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_inferred__0/i__carry/O[0]
                         net (fo=66, routed)          3.661    21.531    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_2816_3071_17_17/D
    SLICE_X10Y82         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_2816_3071_17_17/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        1.433    88.127    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_2816_3071_17_17/WCLK
    SLICE_X10Y82         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_2816_3071_17_17/RAMS64E_A/CLK
                         clock pessimism              0.257    88.385    
                         clock uncertainty           -0.035    88.349    
    SLICE_X10Y82         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.900    87.449    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_2816_3071_17_17/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         87.449    
                         arrival time                         -21.531    
  -------------------------------------------------------------------
                         slack                                 65.918    

Slack (MET) :             65.941ns  (required time - arrival time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_2048_2303_17_17/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.429ns  (logic 6.446ns (39.235%)  route 9.983ns (60.765%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 88.126 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        1.534     5.078    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      1.214     6.292 r  xadc/inst/DO[13]
                         net (fo=69, routed)          4.581    10.872    adc_dig_uart/adc_to_fifo/adc_to_processing/do_out[9]
    SLICE_X9Y38          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.379 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.379    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.713 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2/O[1]
                         net (fo=34, routed)          0.783    12.496    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2_n_6
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[22]_P[17])
                                                      4.020    16.516 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff/P[17]
                         net (fo=2, routed)           0.983    17.499    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_n_88
    SLICE_X13Y35         LUT2 (Prop_lut2_I0_O)        0.124    17.623 r  adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_4/O
                         net (fo=1, routed)           0.000    17.623    adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_4_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.870 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_inferred__0/i__carry/O[0]
                         net (fo=66, routed)          3.637    21.507    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_2048_2303_17_17/D
    SLICE_X8Y82          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_2048_2303_17_17/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        1.432    88.126    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_2048_2303_17_17/WCLK
    SLICE_X8Y82          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_2048_2303_17_17/RAMS64E_A/CLK
                         clock pessimism              0.257    88.384    
                         clock uncertainty           -0.035    88.348    
    SLICE_X8Y82          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.900    87.448    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_2048_2303_17_17/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         87.448    
                         arrival time                         -21.507    
  -------------------------------------------------------------------
                         slack                                 65.941    

Slack (MET) :             65.998ns  (required time - arrival time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3584_3839_19_19/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.367ns  (logic 6.447ns (39.391%)  route 9.920ns (60.609%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        1.534     5.078    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      1.214     6.292 r  xadc/inst/DO[13]
                         net (fo=69, routed)          4.581    10.872    adc_dig_uart/adc_to_fifo/adc_to_processing/do_out[9]
    SLICE_X9Y38          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.379 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.379    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.713 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2/O[1]
                         net (fo=34, routed)          0.783    12.496    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2_n_6
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[22]_P[19])
                                                      4.020    16.516 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff/P[19]
                         net (fo=2, routed)           1.316    17.833    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_n_86
    SLICE_X13Y35         LUT2 (Prop_lut2_I0_O)        0.124    17.957 r  adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_2/O
                         net (fo=1, routed)           0.000    17.957    adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_2_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.205 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_inferred__0/i__carry/O[2]
                         net (fo=66, routed)          3.239    21.444    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3584_3839_19_19/D
    SLICE_X14Y70         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3584_3839_19_19/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        1.429    88.123    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3584_3839_19_19/WCLK
    SLICE_X14Y70         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3584_3839_19_19/RAMS64E_A/CLK
                         clock pessimism              0.257    88.381    
                         clock uncertainty           -0.035    88.345    
    SLICE_X14Y70         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.903    87.442    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3584_3839_19_19/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         87.442    
                         arrival time                         -21.444    
  -------------------------------------------------------------------
                         slack                                 65.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[3]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_512_767_1_1/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.376%)  route 0.170ns (54.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        0.556     1.460    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     1.601 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[3]_rep__2/Q
                         net (fo=164, routed)         0.170     1.770    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_512_767_1_1/A3
    SLICE_X8Y27          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_512_767_1_1/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        0.823     1.972    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_512_767_1_1/WCLK
    SLICE_X8Y27          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_512_767_1_1/RAMS64E_A/CLK
                         clock pessimism             -0.499     1.473    
    SLICE_X8Y27          RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.713    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_512_767_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[3]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_512_767_1_1/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.376%)  route 0.170ns (54.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        0.556     1.460    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     1.601 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[3]_rep__2/Q
                         net (fo=164, routed)         0.170     1.770    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_512_767_1_1/A3
    SLICE_X8Y27          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_512_767_1_1/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        0.823     1.972    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_512_767_1_1/WCLK
    SLICE_X8Y27          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_512_767_1_1/RAMS64E_B/CLK
                         clock pessimism             -0.499     1.473    
    SLICE_X8Y27          RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.713    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_512_767_1_1/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[3]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_512_767_1_1/RAMS64E_C/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.376%)  route 0.170ns (54.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        0.556     1.460    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     1.601 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[3]_rep__2/Q
                         net (fo=164, routed)         0.170     1.770    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_512_767_1_1/A3
    SLICE_X8Y27          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_512_767_1_1/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        0.823     1.972    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_512_767_1_1/WCLK
    SLICE_X8Y27          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_512_767_1_1/RAMS64E_C/CLK
                         clock pessimism             -0.499     1.473    
    SLICE_X8Y27          RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.713    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_512_767_1_1/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[3]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_512_767_1_1/RAMS64E_D/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.376%)  route 0.170ns (54.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        0.556     1.460    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     1.601 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[3]_rep__2/Q
                         net (fo=164, routed)         0.170     1.770    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_512_767_1_1/A3
    SLICE_X8Y27          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_512_767_1_1/RAMS64E_D/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        0.823     1.972    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_512_767_1_1/WCLK
    SLICE_X8Y27          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_512_767_1_1/RAMS64E_D/CLK
                         clock pessimism             -0.499     1.473    
    SLICE_X8Y27          RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.713    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_512_767_1_1/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_1024_1279_10_10/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        0.566     1.470    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X9Y43          FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__9/Q
                         net (fo=192, routed)         0.242     1.852    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_1024_1279_10_10/A0
    SLICE_X8Y43          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_1024_1279_10_10/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        0.836     1.985    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_1024_1279_10_10/WCLK
    SLICE_X8Y43          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_1024_1279_10_10/RAMS64E_A/CLK
                         clock pessimism             -0.502     1.483    
    SLICE_X8Y43          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.793    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_1024_1279_10_10/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_1024_1279_10_10/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        0.566     1.470    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X9Y43          FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__9/Q
                         net (fo=192, routed)         0.242     1.852    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_1024_1279_10_10/A0
    SLICE_X8Y43          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_1024_1279_10_10/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        0.836     1.985    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_1024_1279_10_10/WCLK
    SLICE_X8Y43          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_1024_1279_10_10/RAMS64E_B/CLK
                         clock pessimism             -0.502     1.483    
    SLICE_X8Y43          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.793    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_1024_1279_10_10/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_1024_1279_10_10/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        0.566     1.470    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X9Y43          FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__9/Q
                         net (fo=192, routed)         0.242     1.852    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_1024_1279_10_10/A0
    SLICE_X8Y43          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_1024_1279_10_10/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        0.836     1.985    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_1024_1279_10_10/WCLK
    SLICE_X8Y43          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_1024_1279_10_10/RAMS64E_C/CLK
                         clock pessimism             -0.502     1.483    
    SLICE_X8Y43          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.793    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_1024_1279_10_10/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_1024_1279_10_10/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        0.566     1.470    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X9Y43          FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__9/Q
                         net (fo=192, routed)         0.242     1.852    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_1024_1279_10_10/A0
    SLICE_X8Y43          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_1024_1279_10_10/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        0.836     1.985    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_1024_1279_10_10/WCLK
    SLICE_X8Y43          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_1024_1279_10_10/RAMS64E_D/CLK
                         clock pessimism             -0.502     1.483    
    SLICE_X8Y43          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.793    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_1024_1279_10_10/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3584_3839_9_9/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        0.554     1.458    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141     1.599 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__1/Q
                         net (fo=192, routed)         0.242     1.840    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3584_3839_9_9/A0
    SLICE_X8Y23          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3584_3839_9_9/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        0.821     1.970    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3584_3839_9_9/WCLK
    SLICE_X8Y23          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3584_3839_9_9/RAMS64E_A/CLK
                         clock pessimism             -0.499     1.471    
    SLICE_X8Y23          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.781    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3584_3839_9_9/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3584_3839_9_9/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        0.554     1.458    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141     1.599 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__1/Q
                         net (fo=192, routed)         0.242     1.840    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3584_3839_9_9/A0
    SLICE_X8Y23          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3584_3839_9_9/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        0.821     1.970    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3584_3839_9_9/WCLK
    SLICE_X8Y23          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3584_3839_9_9/RAMS64E_B/CLK
                         clock pessimism             -0.499     1.471    
    SLICE_X8Y23          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.781    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3584_3839_9_9/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         83.330      79.330     XADC_X0Y0      xadc/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.330      80.386     RAMB18_X0Y2    <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         83.330      80.386     RAMB18_X0Y2    <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X5Y58    adc_dig_uart/adc_to_fifo/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X5Y58    adc_dig_uart/adc_to_fifo/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X5Y58    adc_dig_uart/adc_to_fifo/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X5Y58    adc_dig_uart/adc_to_fifo/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X9Y58    adc_dig_uart/adc_to_fifo/adc_sample_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X7Y60    adc_dig_uart/adc_to_fifo/adc_sample_reg[10]/C
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X8Y33    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X8Y33    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X8Y33    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X8Y33    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X8Y33    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X8Y33    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X8Y33    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X8Y33    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X10Y43   adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X10Y43   adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X8Y33    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X8Y33    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X8Y33    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X8Y33    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X8Y33    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X8Y33    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X8Y33    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X8Y33    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X10Y43   adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X10Y43   adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_10_10/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.390ns  (logic 5.106ns (49.144%)  route 5.284ns (50.856%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 f  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  pmod1_IBUF_inst/O
                         net (fo=3, routed)           3.583     5.058    led1_OBUF
    SLICE_X0Y123         LUT1 (Prop_lut1_I0_O)        0.124     5.182 r  led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.701     6.882    led0_OBUF
    A17                  OBUF (Prop_obuf_I_O)         3.508    10.390 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    10.390    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.537ns  (logic 4.967ns (52.076%)  route 4.571ns (47.925%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  pmod1_IBUF_inst/O
                         net (fo=3, routed)           4.571     6.045    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         3.492     9.537 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     9.537    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.970ns  (logic 1.436ns (48.334%)  route 1.535ns (51.666%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  pmod1_IBUF_inst/O
                         net (fo=3, routed)           1.535     1.777    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         1.193     2.970 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     2.970    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.305ns  (logic 1.496ns (45.268%)  route 1.809ns (54.732%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 f  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 f  pmod1_IBUF_inst/O
                         net (fo=3, routed)           1.437     1.679    led1_OBUF
    SLICE_X0Y123         LUT1 (Prop_lut1_I0_O)        0.045     1.724 r  led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.372     2.096    led0_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.209     3.305 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     3.305    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_dig_uart/fifo_to_uart/uart_inst/tx_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.407ns  (logic 3.981ns (62.132%)  route 2.426ns (37.868%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        1.638     5.182    adc_dig_uart/fifo_to_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X0Y6           FDSE                                         r  adc_dig_uart/fifo_to_uart/uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDSE (Prop_fdse_C_Q)         0.456     5.638 r  adc_dig_uart/fifo_to_uart/uart_inst/tx_reg/Q
                         net (fo=1, routed)           2.426     8.064    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.589 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000    11.589    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_dig_uart/fifo_to_uart/uart_inst/tx_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.001ns  (logic 1.367ns (68.304%)  route 0.634ns (31.696%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        0.595     1.499    adc_dig_uart/fifo_to_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X0Y6           FDSE                                         r  adc_dig_uart/fifo_to_uart/uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDSE (Prop_fdse_C_Q)         0.141     1.640 r  adc_dig_uart/fifo_to_uart/uart_inst/tx_reg/Q
                         net (fo=1, routed)           0.634     2.274    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.499 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.499    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            adc_dig_uart/adc_to_fifo/i_dig_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.025ns  (logic 1.474ns (48.738%)  route 1.551ns (51.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  pmod1_IBUF_inst/O
                         net (fo=3, routed)           1.551     3.025    adc_dig_uart/adc_to_fifo/led1_OBUF
    SLICE_X1Y60          FDRE                                         r  adc_dig_uart/adc_to_fifo/i_dig_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        1.507     4.871    adc_dig_uart/adc_to_fifo/clk_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  adc_dig_uart/adc_to_fifo/i_dig_sync_0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            adc_dig_uart/adc_to_fifo/i_dig_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.882ns  (logic 0.242ns (27.466%)  route 0.640ns (72.534%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  pmod1_IBUF_inst/O
                         net (fo=3, routed)           0.640     0.882    adc_dig_uart/adc_to_fifo/led1_OBUF
    SLICE_X1Y60          FDRE                                         r  adc_dig_uart/adc_to_fifo/i_dig_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=2764, routed)        0.861     2.011    adc_dig_uart/adc_to_fifo/clk_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  adc_dig_uart/adc_to_fifo/i_dig_sync_0_reg/C





