

RP/0/RP0/CPU0:KSN-1-DR#?
  admin           Switch to administrator/owner plane
  aps             Set APS user requests
  asic-errors     ASIC error(cisco-support)
  asic-scan       Generic ASIC Scan
  bert            Bit Error Rate Testing
  bundle-hash     Compute L2 load balancing data
  call-home       Call-Home commands
  cd              Change directory
  cfs             Configuration File System commands
  changepriority  change priority of a process/thread on the system(cisco-support)
  cihut           CIH Test functions
  clear           Reset functions
  clock           Manage the system clock
  configure       Enter configuration mode
  copy            Copy configuration or image data
  cpt-filter      CRS Packet Tracing Tool
  crypto          Crypto commands
  debug           Debugging functions (see also 'undebug')
  delete          Delete a file
  describe        Describe a command without taking real actions
  dir             Print directory
  disconnect      Disconnect an existing network connection
  dumpcore        Perform a core dump for the specified process
  edit            edit a route-policy
  erase           Erase files from media
  ethernet        Ethernet commands
  event           Event commands
  exit            Exit from the EXEC
  fim             fault insertion framework commands
  follow          Follow the given process
  format          Format a flash device
  fsck            File system check for flash devices
  gaspp           Generic ASIC Register Peek & Poke.(cisco-support)
  getpriority     show priority at which commands are run(cisco-support)
  gsp             GSP commands
  hw-module       Execute h/w module operations
  hw-module       Hardware module commands
  install         Install commands
  iparm2          test iparm2(cisco-support)
  l2vpn           L2VPN exec commands
  lacp            Link Aggregation Control Protocol commands
  license         license command
  logmsg          make the following message into a syslog message
  ltrace          lightweight trace data(cisco-support)
  man             Onbox manual
  mirror          Disk mirroring command
  mkdir           Make directory
  mlacp           Multi-chassis Link Aggregation Control Protocol commands
  monitor         Show full screen auto-updating statistics
  more            Display the contents of a file
  mpls            MPLS exec commands
  mrinfo          Display multicast router peering information
  mtrace          Trace reverse multicast path from destination to source
  netconf         Enter NETCONF mode
  netio-debug     Enable netio packet-level debugging(cisco-support)
Press RETURN for next line, SPACE for next page, b for previous page, q to quit
RP/0/RP0/CPU0:KSN-1-DR#?
  admin           Switch to administrator/owner plane
  aps             Set APS user requests
  asic-errors     ASIC error(cisco-support)
  asic-scan       Generic ASIC Scan
  bert            Bit Error Rate Testing
  bundle-hash     Compute L2 load balancing data
  call-home       Call-Home commands
  cd              Change directory
  cfs             Configuration File System commands
  changepriority  change priority of a process/thread on the system(cisco-support)
  cihut           CIH Test functions
  clear           Reset functions
  clock           Manage the system clock
  configure       Enter configuration mode
  copy            Copy configuration or image data
  cpt-filter      CRS Packet Tracing Tool
  crypto          Crypto commands
  debug           Debugging functions (see also 'undebug')
  delete          Delete a file
  describe        Describe a command without taking real actions
  dir             Print directory
  disconnect      Disconnect an existing network connection
  dumpcore        Perform a core dump for the specified process
  edit            edit a route-policy
  erase           Erase files from media
  ethernet        Ethernet commands
  event           Event commands
  exit            Exit from the EXEC
  fim             fault insertion framework commands
  follow          Follow the given process
  format          Format a flash device
  fsck            File system check for flash devices
  gaspp           Generic ASIC Register Peek & Poke.(cisco-support)
  getpriority     show priority at which commands are run(cisco-support)
  gsp             GSP commands
  hw-module       Execute h/w module operations
  hw-module       Hardware module commands
  install         Install commands
  iparm2          test iparm2(cisco-support)
  l2vpn           L2VPN exec commands
  lacp            Link Aggregation Control Protocol commands
  license         license command
  logmsg          make the following message into a syslog message
  ltrace          lightweight trace data(cisco-support)
  man             Onbox manual
  mirror          Disk mirroring command
  mkdir           Make directory
  mlacp           Multi-chassis Link Aggregation Control Protocol commands
  monitor         Show full screen auto-updating statistics
  more            Display the contents of a file
  mpls            MPLS exec commands
  mrinfo          Display multicast router peering information
  mtrace          Trace reverse multicast path from destination to source
  netconf         Enter NETCONF mode
  netio-debug     Enable netio packet-level debugging(cisco-support)
Press RETURN for next line, SPACE for next page, b for previous page, q to quit
Press RETURN for next line, SPACE for next page, b for previous page, q to quit
RP/0/RP0/CPU0:KSN-1-DR#terminal length 0
Mon Mar 27 13:15:57.821 BKK
RP/0/RP0/CPU0:KSN-1-DR#show controllers gigabitEthernet * phy 
Mon Mar 27 13:16:06.023 BKK

int Gige/0/0/0: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920094      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 30 39 34 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 83 
        0x60:   00 00 08 CF F7 8C 04 1E 75 73 48 B1 A7 7B C7 A0 
        0x70:   19 7A E9 00 00 00 00 00 00 00 00 00 A0 97 A1 3F 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 63.198 C
                Supply voltage: 31980 in units of 100uVolt
                Tx bias: 14600 in units of 2uAmp
                Tx power: 1 dBm (13101 in units of 0.1 uW)
                Rx power: -29 dBm (10 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: None
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0000
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   25 C3 7D 88 2E 31 33 9F 00 0D 00 00 00 00 00 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d6204    Value : 0x0 
 1.2 FPGA Address : 0x607d6204    Value : 0x0 
 2.1 FPGA Address : 0x607d6200    Value : 0x0 
 2.2 FPGA Address : 0x607d6200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d6204    Value : 0x0 
 1.2 FPGA Address : 0x607d6204    Value : 0x0 
 2.1 FPGA Address : 0x607d6200    Value : 0x0 
 2.2 FPGA Address : 0x607d6200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d6204    Value : 0x0 
 1.2 FPGA Address : 0x607d6204    Value : 0x0 
 2.1 FPGA Address : 0x607d6200    Value : 0x0 
 2.2 FPGA Address : 0x607d6200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/0/1: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 76 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/15
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-Z        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d6204    Value : 0x0 
 1.2 FPGA Address : 0x607d6204    Value : 0x0 
 2.1 FPGA Address : 0x607d6200    Value : 0x0 
 2.2 FPGA Address : 0x607d6200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d6204    Value : 0x0 
 1.2 FPGA Address : 0x607d6204    Value : 0x0 
 2.1 FPGA Address : 0x607d6200    Value : 0x0 
 2.2 FPGA Address : 0x607d6200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d6204    Value : 0x0 
 1.2 FPGA Address : 0x607d6204    Value : 0x0 
 2.1 FPGA Address : 0x607d6200    Value : 0x0 
 2.2 FPGA Address : 0x607d6200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/0/2: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920095      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 30 39 35 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 84 
        0x60:   00 00 08 B7 23 36 8D 39 C2 C7 C2 A9 AF C2 C5 0B 
        0x70:   A6 09 E6 00 00 00 00 00 00 00 00 00 89 85 EF BE 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 55.205 C
                Supply voltage: 32214 in units of 100uVolt
                Tx bias: 418 in units of 2uAmp
                Tx power: -40 dBm (0 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Disabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
                TX Power Low
                Low Bias
        List of active warning(s):
        RX Power Low
        TX Power Low
        Low Bias
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 8200
        Alarm Status: 0540
        Warning Status: 0540

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   25 59 7E 24 01 A2 00 00 00 00 00 00 00 00 82 00 
        0x70:   05 40 00 00 05 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d6204    Value : 0x0 
 1.2 FPGA Address : 0x607d6204    Value : 0x0 
 2.1 FPGA Address : 0x607d6200    Value : 0x0 
 2.2 FPGA Address : 0x607d6200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d6204    Value : 0x0 
 1.2 FPGA Address : 0x607d6204    Value : 0x0 
 2.1 FPGA Address : 0x607d6200    Value : 0x0 
 2.2 FPGA Address : 0x607d6200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d6204    Value : 0x0 
 1.2 FPGA Address : 0x607d6204    Value : 0x0 
 2.1 FPGA Address : 0x607d6200    Value : 0x0 
 2.2 FPGA Address : 0x607d6200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/0/3: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920096      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 30 39 36 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 85 
        0x60:   00 00 08 65 4D 41 78 91 FF B2 DB 5C 4E 17 F4 8B 
        0x70:   41 39 D2 00 00 00 00 00 00 00 00 00 3D 97 14 E8 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 55.205 C
                Supply voltage: 32292 in units of 100uVolt
                Tx bias: 414 in units of 2uAmp
                Tx power: -40 dBm (0 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Disabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
                TX Power Low
                Low Bias
        List of active warning(s):
        RX Power Low
        TX Power Low
        Low Bias
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 8200
        Alarm Status: 0540
        Warning Status: 0540

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   25 59 7E 72 01 9E 00 00 00 00 00 00 00 00 82 00 
        0x70:   05 40 00 00 05 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d6204    Value : 0x0 
 1.2 FPGA Address : 0x607d6204    Value : 0x0 
 2.1 FPGA Address : 0x607d6200    Value : 0x0 
 2.2 FPGA Address : 0x607d6200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d6204    Value : 0x0 
 1.2 FPGA Address : 0x607d6204    Value : 0x0 
 2.1 FPGA Address : 0x607d6200    Value : 0x0 
 2.2 FPGA Address : 0x607d6200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d6204    Value : 0x0 
 1.2 FPGA Address : 0x607d6204    Value : 0x0 
 2.1 FPGA Address : 0x607d6200    Value : 0x0 
 2.2 FPGA Address : 0x607d6200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/0/4: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 76 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/14
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-Z        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d6204    Value : 0x0 
 1.2 FPGA Address : 0x607d6204    Value : 0x0 
 2.1 FPGA Address : 0x607d6200    Value : 0x0 
 2.2 FPGA Address : 0x607d6200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d6204    Value : 0x0 
 1.2 FPGA Address : 0x607d6204    Value : 0x0 
 2.1 FPGA Address : 0x607d6200    Value : 0x0 
 2.2 FPGA Address : 0x607d6200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d6204    Value : 0x0 
 1.2 FPGA Address : 0x607d6204    Value : 0x0 
 2.1 FPGA Address : 0x607d6200    Value : 0x0 
 2.2 FPGA Address : 0x607d6200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/0/5: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 76 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/14
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-Z        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d6204    Value : 0x0 
 1.2 FPGA Address : 0x607d6204    Value : 0x0 
 2.1 FPGA Address : 0x607d6200    Value : 0x0 
 2.2 FPGA Address : 0x607d6200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d6204    Value : 0x0 
 1.2 FPGA Address : 0x607d6204    Value : 0x0 
 2.1 FPGA Address : 0x607d6200    Value : 0x0 
 2.2 FPGA Address : 0x607d6200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d6204    Value : 0x0 
 1.2 FPGA Address : 0x607d6204    Value : 0x0 
 2.1 FPGA Address : 0x607d6200    Value : 0x0 
 2.2 FPGA Address : 0x607d6200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/0/6: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 76 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/14
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-Z        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d6204    Value : 0x0 
 1.2 FPGA Address : 0x607d6204    Value : 0x0 
 2.1 FPGA Address : 0x607d6200    Value : 0x0 
 2.2 FPGA Address : 0x607d6200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d6204    Value : 0x0 
 1.2 FPGA Address : 0x607d6204    Value : 0x0 
 2.1 FPGA Address : 0x607d6200    Value : 0x0 
 2.2 FPGA Address : 0x607d6200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d6204    Value : 0x0 
 1.2 FPGA Address : 0x607d6204    Value : 0x0 
 2.1 FPGA Address : 0x607d6200    Value : 0x0 
 2.2 FPGA Address : 0x607d6200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/0/7: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 76 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/14
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-Z        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d6204    Value : 0x0 
 1.2 FPGA Address : 0x607d6204    Value : 0x0 
 2.1 FPGA Address : 0x607d6200    Value : 0x0 
 2.2 FPGA Address : 0x607d6200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d6204    Value : 0x0 
 1.2 FPGA Address : 0x607d6204    Value : 0x0 
 2.1 FPGA Address : 0x607d6200    Value : 0x0 
 2.2 FPGA Address : 0x607d6200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d6204    Value : 0x0 
 1.2 FPGA Address : 0x607d6204    Value : 0x0 
 2.1 FPGA Address : 0x607d6200    Value : 0x0 
 2.2 FPGA Address : 0x607d6200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/1/0: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 76 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/14
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-Z        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/1/1: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 76 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/14
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-Z        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/1/2: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920097      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 30 39 37 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 86 
        0x60:   00 00 08 16 8F E1 D3 B9 E8 09 CF EC 64 3C 9F E2 
        0x70:   A4 C7 D9 00 00 00 00 00 00 00 00 00 6C 4C 3B 6E 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 56.223 C
                Supply voltage: 31746 in units of 100uVolt
                Tx bias: 10000 in units of 2uAmp
                Tx power: 1 dBm (13612 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   21 AC 7C EC 01 9C 00 00 00 00 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/1/3: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920098      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 30 39 38 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 87 
        0x60:   00 00 08 6B F3 3C 94 7B 05 22 94 71 40 B3 2B 5F 
        0x70:   6B 6C AA 00 00 00 00 00 00 00 00 00 B7 7E AB 07 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 61.246 C
                Supply voltage: 31590 in units of 100uVolt
                Tx bias: 14200 in units of 2uAmp
                Tx power: 1 dBm (13394 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   23 4B 7D 3A 01 9F 00 00 00 00 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/1/4: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920099      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 30 39 39 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 88 
        0x60:   00 00 08 CC 52 74 BF B0 18 C2 F0 47 D6 13 4E FB 
        0x70:   C4 39 5F 00 00 00 00 00 00 00 00 00 61 EB 47 A7 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 59.20 C
                Supply voltage: 31512 in units of 100uVolt
                Tx bias: 12175 in units of 2uAmp
                Tx power: 1 dBm (13211 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   22 7B 7C 9E 01 96 00 00 00 00 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/2/0: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920100      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 31 30 30 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 77 
        0x60:   00 00 08 CD 5A A8 98 CD CA 36 CA 21 3B F0 17 2F 
        0x70:   67 86 10 00 00 00 00 00 00 00 00 00 7D D9 C9 45 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 59.164 C
                Supply voltage: 32136 in units of 100uVolt
                Tx bias: 12450 in units of 2uAmp
                Tx power: 1 dBm (12941 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   23 4B 7E 72 01 A4 00 00 00 00 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/2/1: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920102      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 31 30 32 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 79 
        0x60:   00 00 08 C7 CD D5 8B 24 C6 C7 D3 9C 12 28 95 F7 
        0x70:   EB 3F 36 00 00 00 00 00 00 00 00 00 15 C7 96 EA 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 59.164 C
                Supply voltage: 32136 in units of 100uVolt
                Tx bias: 11319 in units of 2uAmp
                Tx power: 2 dBm (15095 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   22 E3 7E 72 01 90 00 00 00 00 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/2/2: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920101      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 31 30 31 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 78 
        0x60:   00 00 08 41 6A B1 E8 81 8A D6 D5 BF 0C E2 37 4A 
        0x70:   26 52 2B 00 00 00 00 00 00 00 00 00 BF 0F 32 46 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 56.86 C
                Supply voltage: 32136 in units of 100uVolt
                Tx bias: 9300 in units of 2uAmp
                Tx power: 1 dBm (14177 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   21 AC 7E 24 01 9F 00 00 00 00 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/2/3: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920103      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 31 30 33 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 7A 
        0x60:   00 00 08 C4 5B 83 4E B8 F7 BF D0 EB 9C 6B 36 A0 
        0x70:   0A FA 05 00 00 00 00 00 00 00 00 00 91 3F 7E 15 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 59.20 C
                Supply voltage: 32058 in units of 100uVolt
                Tx bias: 12069 in units of 2uAmp
                Tx power: 1 dBm (13989 in units of 0.1 uW)
                Rx power: -32 dBm (5 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   22 E3 7E 72 01 93 00 00 00 06 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/2/4: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920104      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 31 30 34 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 7B 
        0x60:   00 00 08 15 D1 58 C0 7A A0 E6 29 2C CC 11 D8 8F 
        0x70:   05 DC 1B 00 00 00 00 00 00 00 00 00 C0 EC 13 57 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 47.99 C
                Supply voltage: 32370 in units of 100uVolt
                Tx bias: 421 in units of 2uAmp
                Tx power: -40 dBm (0 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Disabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
                TX Power Low
                Low Bias
        List of active warning(s):
        RX Power Low
        TX Power Low
        Low Bias
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 8200
        Alarm Status: 0540
        Warning Status: 0540

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   20 79 7E 72 01 A7 00 00 00 00 00 00 00 00 82 00 
        0x70:   05 40 00 00 05 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/2/5: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 76 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/14
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-Z        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/2/6: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 76 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/14
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-Z        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/2/7: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 76 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/14
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-Z        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/3/0: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920105      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 31 30 35 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 7C 
        0x60:   00 00 08 60 60 E0 69 B3 5C 76 D4 CA AC 3D FA C3 
        0x70:   21 81 8C 00 00 00 00 00 00 00 00 00 15 DB 4C 7A 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 63.198 C
                Supply voltage: 32214 in units of 100uVolt
                Tx bias: 13000 in units of 2uAmp
                Tx power: 1 dBm (13696 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   24 EF 7E C0 01 B8 00 00 00 00 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/3/1: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920106      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 31 30 36 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 7D 
        0x60:   00 00 08 0D 62 AB DE 50 CC A7 F6 A5 D4 CB 26 95 
        0x70:   DC DB 3B 00 00 00 00 00 00 00 00 00 2E 9E D3 30 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 66.75 C
                Supply voltage: 32214 in units of 100uVolt
                Tx bias: 11619 in units of 2uAmp
                Tx power: 1 dBm (13361 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   26 98 7E C0 01 9A 00 00 00 00 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/3/2: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920107      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 31 30 37 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 7E 
        0x60:   00 00 08 34 FA AC 8B 0A 28 5B 6D B1 79 F5 4A 92 
        0x70:   FB 8C 37 00 00 00 00 00 00 00 00 00 68 39 50 1F 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 72.123 C
                Supply voltage: 32214 in units of 100uVolt
                Tx bias: 14000 in units of 2uAmp
                Tx power: 2 dBm (14236 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   29 92 7E C0 01 A7 00 00 00 00 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/3/3: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 76 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/14
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-Z        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/3/4: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920108      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 31 30 38 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 7F 
        0x60:   00 00 08 DC B9 06 98 BA 9A 0B 7F 20 8A 56 4F CA 
        0x70:   8E 5E 5F 00 00 00 00 00 00 00 00 00 BC 6D 11 F6 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 64.100 C
                Supply voltage: 32136 in units of 100uVolt
                Tx bias: 15200 in units of 2uAmp
                Tx power: 1 dBm (12385 in units of 0.1 uW)
                Rx power: -17 dBm (161 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: None
        No active alarms
        No active warnings
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0000
        Alarm Status: 0000
        Warning Status: 0000

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   24 85 7E C0 01 97 00 00 00 A9 00 00 00 00 00 00 
        0x70:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/3/5: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920109      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 31 30 39 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 80 
        0x60:   00 00 08 27 A1 FC 7D F2 16 53 3E 0E CF 8E 4B B8 
        0x70:   9F 72 E6 00 00 00 00 00 00 00 00 00 2F A8 F7 EF 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 62.143 C
                Supply voltage: 32214 in units of 100uVolt
                Tx bias: 13244 in units of 2uAmp
                Tx power: 1 dBm (13752 in units of 0.1 uW)
                Rx power: -16 dBm (181 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: None
        No active alarms
        No active warnings
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0000
        Alarm Status: 0000
        Warning Status: 0000

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   24 EF 7E C0 01 9C 00 00 00 BC 00 00 00 00 00 00 
        0x70:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/3/6: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 76 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/14
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-Z        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/3/7: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 76 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/14
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-Z        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/4/0: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 76 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/14
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-Z        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Optics Not Present

int Gige/0/4/2: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE LX (14)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 10 km
        Single mode fiber supported length: 100 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/13
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-L        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/4/3: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE LX (14)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 10 km
        Single mode fiber supported length: 100 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/13
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-L        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/4/4: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE LX (14)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 10 km
        Single mode fiber supported length: 100 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/13
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-L        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/5/0: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE T (1a)
        Connector: unknown
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Copper supported length: 100 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 09/10/13
        Vendor name: CISCO-METHODE   
        Vendor OUI: 0
        Vendor Part Number (PN): SP7041-E        
        Vendor Rev: E   
        Vendor SN (SN): MTC1341019H     
        Options implemented:
                TX Disable Signal
        Enhanced options implemented: none
        Diagnostic monitoring implemented: none
        Idprom contents (hex):
        0x00:   03 04 00 00 00 00 08 00 00 00 00 01 0D 00 00 00 
        0x10:   00 00 64 00 43 49 53 43 4F 2D 4D 45 54 48 4F 44 
        0x20:   45 20 20 20 01 00 00 00 53 50 37 30 34 31 2D 45 
        0x30:   20 20 20 20 20 20 20 20 45 20 20 20 41 0C C1 1A 
        0x40:   00 10 00 00 4D 54 43 31 33 34 31 30 31 39 48 20 
        0x50:   20 20 20 20 30 39 31 30 31 33 30 31 00 00 00 CE 
        0x60:   00 00 0E 30 C6 DB 13 CC FA 85 60 B7 96 95 85 E4 
        0x70:   31 10 D4 00 00 00 00 00 00 00 00 00 C6 8A 83 1C 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 0

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        SFP PHY Registers
         Register 0x0 : 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60772204    Value : 0x0 
 1.2 FPGA Address : 0x60772204    Value : 0x0 
 2.1 FPGA Address : 0x60772200    Value : 0x0 
 2.2 FPGA Address : 0x60772200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60772204    Value : 0x0 
 1.2 FPGA Address : 0x60772204    Value : 0x0 
 2.1 FPGA Address : 0x60772200    Value : 0x0 
 2.2 FPGA Address : 0x60772200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60772204    Value : 0x0 
 1.2 FPGA Address : 0x60772204    Value : 0x0 
 2.1 FPGA Address : 0x60772200    Value : 0x0 
 2.2 FPGA Address : 0x60772200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/5/1: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE LX (14)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 10 km
        Single mode fiber supported length: 100 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/13
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-L        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60772204    Value : 0x0 
 1.2 FPGA Address : 0x60772204    Value : 0x0 
 2.1 FPGA Address : 0x60772200    Value : 0x0 
 2.2 FPGA Address : 0x60772200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60772204    Value : 0x0 
 1.2 FPGA Address : 0x60772204    Value : 0x0 
 2.1 FPGA Address : 0x60772200    Value : 0x0 
 2.2 FPGA Address : 0x60772200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60772204    Value : 0x0 
 1.2 FPGA Address : 0x60772204    Value : 0x0 
 2.1 FPGA Address : 0x60772200    Value : 0x0 
 2.2 FPGA Address : 0x60772200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/5/2: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE LX (14)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 10 km
        Single mode fiber supported length: 100 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/13
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-L        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60772204    Value : 0x0 
 1.2 FPGA Address : 0x60772204    Value : 0x0 
 2.1 FPGA Address : 0x60772200    Value : 0x0 
 2.2 FPGA Address : 0x60772200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60772204    Value : 0x0 
 1.2 FPGA Address : 0x60772204    Value : 0x0 
 2.1 FPGA Address : 0x60772200    Value : 0x0 
 2.2 FPGA Address : 0x60772200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60772204    Value : 0x0 
 1.2 FPGA Address : 0x60772204    Value : 0x0 
 2.1 FPGA Address : 0x60772200    Value : 0x0 
 2.2 FPGA Address : 0x60772200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/5/3: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE LX (14)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 10 km
        Single mode fiber supported length: 100 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/13
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-L        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60772204    Value : 0x0 
 1.2 FPGA Address : 0x60772204    Value : 0x0 
 2.1 FPGA Address : 0x60772200    Value : 0x0 
 2.2 FPGA Address : 0x60772200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60772204    Value : 0x0 
 1.2 FPGA Address : 0x60772204    Value : 0x0 
 2.1 FPGA Address : 0x60772200    Value : 0x0 
 2.2 FPGA Address : 0x60772200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60772204    Value : 0x0 
 1.2 FPGA Address : 0x60772204    Value : 0x0 
 2.1 FPGA Address : 0x60772200    Value : 0x0 
 2.2 FPGA Address : 0x60772200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/5/4: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE LX (14)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 10 km
        Single mode fiber supported length: 100 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/13
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-L        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60772204    Value : 0x0 
 1.2 FPGA Address : 0x60772204    Value : 0x0 
 2.1 FPGA Address : 0x60772200    Value : 0x0 
 2.2 FPGA Address : 0x60772200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60772204    Value : 0x0 
 1.2 FPGA Address : 0x60772204    Value : 0x0 
 2.1 FPGA Address : 0x60772200    Value : 0x0 
 2.2 FPGA Address : 0x60772200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60772204    Value : 0x0 
 1.2 FPGA Address : 0x60772204    Value : 0x0 
 2.1 FPGA Address : 0x60772200    Value : 0x0 
 2.2 FPGA Address : 0x60772200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/5/5: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE LX (14)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 10 km
        Single mode fiber supported length: 100 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/13
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-L        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60772204    Value : 0x0 
 1.2 FPGA Address : 0x60772204    Value : 0x0 
 2.1 FPGA Address : 0x60772200    Value : 0x0 
 2.2 FPGA Address : 0x60772200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60772204    Value : 0x0 
 1.2 FPGA Address : 0x60772204    Value : 0x0 
 2.1 FPGA Address : 0x60772200    Value : 0x0 
 2.2 FPGA Address : 0x60772200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60772204    Value : 0x0 
 1.2 FPGA Address : 0x60772204    Value : 0x0 
 2.1 FPGA Address : 0x60772200    Value : 0x0 
 2.2 FPGA Address : 0x60772200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/5/6: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE LX (14)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 10 km
        Single mode fiber supported length: 100 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/13
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-L        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60772204    Value : 0x0 
 1.2 FPGA Address : 0x60772204    Value : 0x0 
 2.1 FPGA Address : 0x60772200    Value : 0x0 
 2.2 FPGA Address : 0x60772200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60772204    Value : 0x0 
 1.2 FPGA Address : 0x60772204    Value : 0x0 
 2.1 FPGA Address : 0x60772200    Value : 0x0 
 2.2 FPGA Address : 0x60772200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60772204    Value : 0x0 
 1.2 FPGA Address : 0x60772204    Value : 0x0 
 2.1 FPGA Address : 0x60772200    Value : 0x0 
 2.2 FPGA Address : 0x60772200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/5/7: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE LX (14)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 10 km
        Single mode fiber supported length: 100 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/13
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-L        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60772204    Value : 0x0 
 1.2 FPGA Address : 0x60772204    Value : 0x0 
 2.1 FPGA Address : 0x60772200    Value : 0x0 
 2.2 FPGA Address : 0x60772200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60772204    Value : 0x0 
 1.2 FPGA Address : 0x60772204    Value : 0x0 
 2.1 FPGA Address : 0x60772200    Value : 0x0 
 2.2 FPGA Address : 0x60772200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x60772204    Value : 0x0 
 1.2 FPGA Address : 0x60772204    Value : 0x0 
 2.1 FPGA Address : 0x60772200    Value : 0x0 
 2.2 FPGA Address : 0x60772200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0
RP/0/RP0/CPU0:KSN-1-DR#exit
