Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Mar 17 21:16:41 2019
| Host         : DESKTOP-OV10JV3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pipelining_control_sets_placed.rpt
| Design       : pipelining
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    20 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            2 |
|      4 |            2 |
|    16+ |           16 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              63 |           16 |
| Yes          | No                    | No                     |              42 |           23 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             500 |          187 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+----------------------------+---------------------------+------------------+----------------+
|            Clock Signal           |        Enable Signal       |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+-----------------------------------+----------------------------+---------------------------+------------------+----------------+
|  _display/clk_down                |                            |                           |                1 |              3 |
|  ck_IBUF_BUFG                     |                            |                           |                3 |              3 |
|  _display/num_show_reg[3]_i_2_n_0 |                            |                           |                2 |              4 |
|  CLK_BUFG                         |                            |                           |                2 |              4 |
|  CLK_BUFG                         | _idex/E[0]                 | rst_IBUF                  |                4 |             16 |
|  CLK_BUFG                         | _idex/JMP_out_reg_1[0]     | rst_IBUF                  |                5 |             16 |
|  CLK_BUFG                         | _memwb/E[0]                | rst_IBUF                  |                5 |             16 |
|  ck_IBUF_BUFG                     |                            | _divider/clk_N            |                8 |             31 |
|  CLK_BUFG                         | _ifid/instru_out_reg[22]_0 | rst_IBUF                  |               14 |             32 |
|  CLK_BUFG                         | _memwb/instru_out_reg[0]   | rst_IBUF                  |                8 |             32 |
|  ck_IBUF_BUFG                     |                            | _display/clear            |                8 |             32 |
|  CLK_BUFG                         | _memwb/Enable              |                           |               23 |             42 |
|  CLK_BUFG                         | _ifid/PC_En                | _ifid/pc4_out[31]_i_1_n_0 |               33 |             63 |
| ~CLK_BUFG                         | _regfile/p_0_in__0         |                           |               12 |             96 |
|  CLK_BUFG                         | _exmem/MemWrite_out_reg_0  |                           |               32 |            128 |
|  CLK_BUFG                         | _exmem/MemWrite_out_reg_1  |                           |               32 |            128 |
|  CLK_BUFG                         | _exmem/AluR_out_reg[10]_0  |                           |               32 |            128 |
|  CLK_BUFG                         | _exmem/AluR_out_reg[11]_0  |                           |               32 |            128 |
|  CLK_BUFG                         | _memwb/Enable              | _ifid/SR[0]               |               50 |            150 |
|  CLK_BUFG                         | _memwb/Enable              | _memwb/SR[0]              |               68 |            175 |
+-----------------------------------+----------------------------+---------------------------+------------------+----------------+


