{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1770865938395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770865938399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 11 19:12:18 2026 " "Processing started: Wed Feb 11 19:12:18 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770865938399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865938399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mpeg2fpga -c mpeg2fpga " "Command: quartus_sta mpeg2fpga -c mpeg2fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865938399 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1770865938455 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 12 " "Ignored 12 assignments for entity \"pll\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865940271 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_0002 317 " "Ignored 317 assignments for entity \"pll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865940271 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865940385 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865940385 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865940415 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865940415 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1770865942195 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1770865942195 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865942195 ""}
{ "Info" "ISTA_SDC_FOUND" "sys/sys_top.sdc " "Reading SDC File: 'sys/sys_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865942297 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1770865942459 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 512 -multiply_by 4563 -duty_cycle 50.00 -name \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 512 -multiply_by 4563 -duty_cycle 50.00 -name \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1770865942459 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 512 -multiply_by 4279 -duty_cycle 50.00 -name \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 512 -multiply_by 4279 -duty_cycle 50.00 -name \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1770865942459 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 17 -duty_cycle 50.00 -name \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 17 -duty_cycle 50.00 -name \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1770865942459 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 108 -duty_cycle 50.00 -name \{emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 108 -duty_cycle 50.00 -name \{emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1770865942459 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1770865942459 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 43 -duty_cycle 50.00 -name \{emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 43 -duty_cycle 50.00 -name \{emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1770865942459 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1770865942459 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865942459 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865942460 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sys_top.sdc 14 *\|pll\|pll_inst\|altera_pll_i\|*\[*\].*\|divclk clock " "Ignored filter at sys_top.sdc(14): *\|pll\|pll_inst\|altera_pll_i\|*\[*\].*\|divclk could not be matched with a clock" {  } { { "C:/code/mpeg2fpga-master/sys/sys_top.sdc" "" { Text "C:/code/mpeg2fpga-master/sys/sys_top.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865942460 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups sys_top.sdc 13 Argument -group with value \[get_clocks \{ *\|pll\|pll_inst\|altera_pll_i\|*\[*\].*\|divclk\}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at sys_top.sdc(13): Argument -group with value \[get_clocks \{ *\|pll\|pll_inst\|altera_pll_i\|*\[*\].*\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive \\\n   -group \[get_clocks \{ *\|pll\|pll_inst\|altera_pll_i\|*\[*\].*\|divclk\}\] \\\n   -group \[get_clocks \{ pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|*\[0\].*\|divclk\}\] \\\n   -group \[get_clocks \{ pll_audio\|pll_audio_inst\|altera_pll_i\|*\[0\].*\|divclk\}\] \\\n   -group \[get_clocks \{ spi_sck\}\] \\\n   -group \[get_clocks \{ hdmi_sck\}\] \\\n   -group \[get_clocks \{ *\|h2f_user0_clk\}\] \\\n   -group \[get_clocks \{ FPGA_CLK1_50 \}\] \\\n   -group \[get_clocks \{ FPGA_CLK2_50 \}\] \\\n   -group \[get_clocks \{ FPGA_CLK3_50 \}\] " "set_clock_groups -exclusive \\\n   -group \[get_clocks \{ *\|pll\|pll_inst\|altera_pll_i\|*\[*\].*\|divclk\}\] \\\n   -group \[get_clocks \{ pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|*\[0\].*\|divclk\}\] \\\n   -group \[get_clocks \{ pll_audio\|pll_audio_inst\|altera_pll_i\|*\[0\].*\|divclk\}\] \\\n   -group \[get_clocks \{ spi_sck\}\] \\\n   -group \[get_clocks \{ hdmi_sck\}\] \\\n   -group \[get_clocks \{ *\|h2f_user0_clk\}\] \\\n   -group \[get_clocks \{ FPGA_CLK1_50 \}\] \\\n   -group \[get_clocks \{ FPGA_CLK2_50 \}\] \\\n   -group \[get_clocks \{ FPGA_CLK3_50 \}\]" {  } { { "C:/code/mpeg2fpga-master/sys/sys_top.sdc" "" { Text "C:/code/mpeg2fpga-master/sys/sys_top.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1770865942460 ""}  } { { "C:/code/mpeg2fpga-master/sys/sys_top.sdc" "" { Text "C:/code/mpeg2fpga-master/sys/sys_top.sdc" 13 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865942460 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sys_top.sdc 60 arc* clock or keeper " "Ignored filter at sys_top.sdc(60): arc* could not be matched with a clock or keeper" {  } { { "C:/code/mpeg2fpga-master/sys/sys_top.sdc" "" { Text "C:/code/mpeg2fpga-master/sys/sys_top.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865942472 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sys_top.sdc 61 arx* clock or keeper or register or port or pin or cell or partition " "Ignored filter at sys_top.sdc(61): arx* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/code/mpeg2fpga-master/sys/sys_top.sdc" "" { Text "C:/code/mpeg2fpga-master/sys/sys_top.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865942474 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sys_top.sdc 61 ary* clock or keeper or register or port or pin or cell or partition " "Ignored filter at sys_top.sdc(61): ary* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/code/mpeg2fpga-master/sys/sys_top.sdc" "" { Text "C:/code/mpeg2fpga-master/sys/sys_top.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865942474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path sys_top.sdc 61 Argument <from> is not an object ID " "Ignored set_false_path at sys_top.sdc(61): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{arx* ary*\} " "set_false_path -from \{arx* ary*\}" {  } { { "C:/code/mpeg2fpga-master/sys/sys_top.sdc" "" { Text "C:/code/mpeg2fpga-master/sys/sys_top.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1770865942475 ""}  } { { "C:/code/mpeg2fpga-master/sys/sys_top.sdc" "" { Text "C:/code/mpeg2fpga-master/sys/sys_top.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865942475 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865942634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865942634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865942634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865942634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865942634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865942634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865942634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865942634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865942634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865942634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865942634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865942634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865942634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865942634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865942634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865942634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865942634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865942634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865942634 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865942634 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865942900 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1770865942909 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1770865942930 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1770865943524 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865943524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -30.878 " "Worst-case setup slack is -30.878" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.878           -5431.620 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "  -30.878           -5431.620 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.776           -1160.691 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -29.776           -1160.691 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.755           -1060.044 FPGA_CLK1_50  " "   -9.755           -1060.044 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.213            -222.713 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -8.213            -222.713 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.153            -354.177 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -8.153            -354.177 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.128            -456.734 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -8.128            -456.734 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.299              -6.299 FPGA_CLK2_50  " "   -6.299              -6.299 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.606            -118.885 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   -5.606            -118.885 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.527               0.000 spi_sck  " "    4.527               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865943527 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865943577 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865943577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.436 " "Worst-case hold slack is -7.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.436            -332.147 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -7.436            -332.147 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.346             -23.914 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -4.346             -23.914 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.186              -8.039 FPGA_CLK1_50  " "   -3.186              -8.039 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.792              -0.792 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   -0.792              -0.792 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.168              -0.221 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.168              -0.221 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.247               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 FPGA_CLK2_50  " "    0.408               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.449               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 spi_sck  " "    0.453               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865943663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.627 " "Worst-case recovery slack is -8.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.627           -2402.154 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -8.627           -2402.154 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.944            -742.837 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.944            -742.837 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.360           -1399.490 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.360           -1399.490 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.071               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    4.071               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.955               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    6.955               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.650               0.000 FPGA_CLK1_50  " "   16.650               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865943711 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865943720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.712 " "Worst-case removal slack is 0.712" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.712               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.712               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.831               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.831               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.838               0.000 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.838               0.000 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.917               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.917               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.991               0.000 FPGA_CLK1_50  " "    0.991               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.005               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    1.005               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865943757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.462 " "Worst-case minimum pulse width slack is 0.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.462               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.122               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.122               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.196               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.196               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.931               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    1.931               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.217               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.217               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.593               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    3.593               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.211               0.000 spi_sck  " "    4.211               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.207               0.000 FPGA_CLK2_50  " "    9.207               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.208               0.000 FPGA_CLK1_50  " "    9.208               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.730               0.000 FPGA_CLK3_50  " "    9.730               0.000 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.078               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   17.078               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.473               0.000 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.473               0.000 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.896               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.896               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865943770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865943770 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 361 synchronizer chains. " "Report Metastability: Found 361 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1770865944028 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865944028 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1770865944036 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865944094 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865952027 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865953299 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865953299 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865953299 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865953299 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865953299 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865953299 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865953299 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865953299 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865953299 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865953299 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865953299 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865953299 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865953299 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865953299 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865953299 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865953299 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865953299 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865953299 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865953299 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865953299 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865953372 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1770865953698 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865953698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -28.835 " "Worst-case setup slack is -28.835" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.835           -4870.361 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "  -28.835           -4870.361 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.917           -1081.495 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -27.917           -1081.495 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.511           -1005.136 FPGA_CLK1_50  " "   -9.511           -1005.136 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.128            -216.055 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -8.128            -216.055 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.033            -348.719 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -8.033            -348.719 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.006            -448.475 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -8.006            -448.475 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.691              -5.691 FPGA_CLK2_50  " "   -5.691              -5.691 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.279            -110.860 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   -5.279            -110.860 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.838               0.000 spi_sck  " "    4.838               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865953701 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865953734 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865953734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.232 " "Worst-case hold slack is -7.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.232            -321.702 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -7.232            -321.702 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.238             -25.224 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -4.238             -25.224 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.275             -10.456 FPGA_CLK1_50  " "   -3.275             -10.456 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.834              -0.834 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   -0.834              -0.834 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.064               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.064               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.233               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.399               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 FPGA_CLK2_50  " "    0.404               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 spi_sck  " "    0.473               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865953820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.462 " "Worst-case recovery slack is -8.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.462           -2355.046 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -8.462           -2355.046 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.810            -737.854 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.810            -737.854 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.231           -1375.080 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.231           -1375.080 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.170               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    4.170               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.126               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    7.126               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.895               0.000 FPGA_CLK1_50  " "   16.895               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865953859 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865953866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.710 " "Worst-case removal slack is 0.710" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.710               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.710               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.805               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.805               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.826               0.000 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.826               0.000 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.903               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.903               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.940               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.940               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.948               0.000 FPGA_CLK1_50  " "    0.948               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865953901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.462 " "Worst-case minimum pulse width slack is 0.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.462               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.122               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.122               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.196               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.196               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.917               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    1.917               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.209               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.209               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.563               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    3.563               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.217               0.000 spi_sck  " "    4.217               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.321               0.000 FPGA_CLK2_50  " "    9.321               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.322               0.000 FPGA_CLK1_50  " "    9.322               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.754               0.000 FPGA_CLK3_50  " "    9.754               0.000 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.067               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   17.067               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.451               0.000 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.451               0.000 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.891               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.891               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865953919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865953919 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 361 synchronizer chains. " "Report Metastability: Found 361 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1770865954122 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865954122 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1770865954128 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865954491 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865960067 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865961223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865961223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865961223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865961223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865961223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865961223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865961223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865961223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865961223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865961223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865961223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865961223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865961223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865961223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865961223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865961223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865961223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865961223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865961223 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865961223 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865961288 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1770865961419 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865961419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.397 " "Worst-case setup slack is -22.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.397           -3929.113 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "  -22.397           -3929.113 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.926            -532.440 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -16.926            -532.440 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.255            -237.219 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -8.255            -237.219 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.862            -547.742 FPGA_CLK1_50  " "   -4.862            -547.742 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.171            -227.753 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.171            -227.753 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.920            -175.571 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.920            -175.571 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.759              -3.759 FPGA_CLK2_50  " "   -3.759              -3.759 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.233             -64.845 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   -3.233             -64.845 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.860               0.000 spi_sck  " "    6.860               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865961421 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865961462 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865961462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -8.741 " "Worst-case hold slack is -8.741" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.741            -405.483 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -8.741            -405.483 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.729              -5.906 FPGA_CLK1_50  " "   -1.729              -5.906 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.415              -4.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -1.415              -4.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.561              -0.561 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   -0.561              -0.561 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.012               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.012               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.132               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 FPGA_CLK2_50  " "    0.179               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.182               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 spi_sck  " "    0.185               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865961559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.407 " "Worst-case recovery slack is -4.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.407           -1258.105 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.407           -1258.105 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.748            -324.524 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.748            -324.524 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.165            -680.711 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.165            -680.711 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.150               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    5.150               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.142               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    8.142               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.110               0.000 FPGA_CLK1_50  " "   18.110               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865961599 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865961607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.246 " "Worst-case removal slack is 0.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.246               0.000 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.268               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.370               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.465               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479               0.000 FPGA_CLK1_50  " "    0.479               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.484               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.484               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865961642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.462 " "Worst-case minimum pulse width slack is 0.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.462               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.122               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.122               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.196               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.196               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.247               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    2.247               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.521               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.521               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.898               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    3.898               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.586               0.000 spi_sck  " "    4.586               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.138               0.000 FPGA_CLK1_50  " "    9.138               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.138               0.000 FPGA_CLK2_50  " "    9.138               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.347               0.000 FPGA_CLK3_50  " "    9.347               0.000 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.397               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   17.397               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.788               0.000 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.788               0.000 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.216               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.216               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865961655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865961655 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 361 synchronizer chains. " "Report Metastability: Found 361 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1770865961852 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865961852 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1770865961857 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865962706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865962706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865962706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865962706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865962706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865962706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865962706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865962706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865962706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865962706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865962706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865962706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865962706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865962706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865962706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865962706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865962706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865962706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1770865962706 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865962706 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865962772 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1770865962900 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865962900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.079 " "Worst-case setup slack is -18.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865962902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865962902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.079           -3175.380 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "  -18.079           -3175.380 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865962902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.446            -399.562 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -12.446            -399.562 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865962902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.204            -235.697 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -8.204            -235.697 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865962902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.998            -435.533 FPGA_CLK1_50  " "   -3.998            -435.533 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865962902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.747            -206.562 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.747            -206.562 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865962902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.570            -155.397 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.570            -155.397 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865962902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.801              -2.801 FPGA_CLK2_50  " "   -2.801              -2.801 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865962902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.659             -54.373 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   -2.659             -54.373 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865962902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.442               0.000 spi_sck  " "    7.442               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865962902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865962902 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865962940 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865962940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -8.828 " "Worst-case hold slack is -8.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.828            -411.314 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -8.828            -411.314 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.727             -10.875 FPGA_CLK1_50  " "   -1.727             -10.875 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.306              -4.161 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -1.306              -4.161 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.640              -0.640 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   -0.640              -0.640 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.029               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.117               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.163               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 FPGA_CLK2_50  " "    0.167               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 spi_sck  " "    0.172               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865963013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.986 " "Worst-case recovery slack is -3.986" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.986           -1128.647 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.986           -1128.647 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.378            -300.714 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.378            -300.714 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.785            -605.888 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.785            -605.888 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.375               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    5.375               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.474               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    8.474               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.418               0.000 FPGA_CLK1_50  " "   18.418               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865963049 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865963056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.173 " "Worst-case removal slack is 0.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.173               0.000 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.181               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.302               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.371               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 FPGA_CLK1_50  " "    0.411               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.411               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865963088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.462 " "Worst-case minimum pulse width slack is 0.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.462               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.122               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.122               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.196               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.196               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.254               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    2.254               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.524               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.524               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.901               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    3.901               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.572               0.000 spi_sck  " "    4.572               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.077               0.000 FPGA_CLK2_50  " "    9.077               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.080               0.000 FPGA_CLK1_50  " "    9.080               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.274               0.000 FPGA_CLK3_50  " "    9.274               0.000 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.401               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   17.401               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.794               0.000 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.794               0.000 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.220               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.220               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770865963107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865963107 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 361 synchronizer chains. " "Report Metastability: Found 361 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1770865963299 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865963299 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865964722 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865964725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 25 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6529 " "Peak virtual memory: 6529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770865964946 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 11 19:12:44 2026 " "Processing ended: Wed Feb 11 19:12:44 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770865964946 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770865964946 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:50 " "Total CPU time (on all processors): 00:01:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770865964946 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1770865964946 ""}
