// Seed: 258891436
module module_0 (
    output supply0 id_0,
    input tri0 id_1,
    input wand id_2,
    output wire id_3
);
  wire id_5;
  assign id_0 = id_2;
  assign id_3 = 1;
  supply0 id_6 = id_2;
endmodule
module module_1 (
    output tri1 id_0,
    input  wor  id_1
);
  wand id_3, id_4;
  wire id_5;
  module_0(
      id_0, id_1, id_1, id_0
  ); id_6(
      .id_0((~id_4)),
      .id_1(id_4),
      .id_2(1),
      .id_3(id_4),
      .id_4(1'b0),
      .id_5(id_3),
      .id_6(1),
      .id_7(1'b0),
      .id_8(id_3),
      .id_9(1),
      .id_10('d0),
      .id_11(id_0),
      .id_12(1)
  );
  wire id_7;
endmodule
