Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 28 22:27:22 2019
| Host         : LAPTOP-MNQMD5TA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Voice_Scope_TOP_control_sets_placed.rpt
| Design       : Voice_Scope_TOP
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    30 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|     14 |            1 |
|    16+ |           29 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             120 |           25 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             136 |           29 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+--------------------------------------------+-----------------------------+------------------+----------------+
|        Clock Signal        |                Enable Signal               |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------------------+--------------------------------------------+-----------------------------+------------------+----------------+
|  JA1_OBUF_BUFG             |                                            | dw/ramp_count[6]_i_1_n_0    |                3 |             14 |
|  CLOCK_IBUF_BUFG           |                                            |                             |                3 |             16 |
| ~vc/JA4_OBUF               |                                            |                             |                3 |             24 |
|  CLOCK_IBUF_BUFG           |                                            | my_clk/clear                |                3 |             24 |
|  CLOCK_IBUF_BUFG           |                                            | JA1_OBUF_BUFG               |                3 |             24 |
|  vga/VGA_CLK_108M/clk_out1 | vga/VGA_CONTROL/eqOp2_in                   | vga/VGA_CONTROL/v_cntr_reg0 |                3 |             24 |
|  JA1_OBUF_BUFG             | dw/Sample_Memory_reg_1088_1151_0_2_i_1_n_0 |                             |                4 |             28 |
|  JA1_OBUF_BUFG             | dw/Sample_Memory_reg_1024_1087_0_2_i_1_n_0 |                             |                4 |             28 |
|  JA1_OBUF_BUFG             | dw/Sample_Memory_reg_0_63_0_2_i_4_n_0      |                             |                4 |             28 |
|  JA1_OBUF_BUFG             | dw/Sample_Memory_reg_1216_1279_0_2_i_1_n_0 |                             |                4 |             28 |
|  JA1_OBUF_BUFG             | dw/Sample_Memory_reg_192_255_0_2_i_1_n_0   |                             |                4 |             28 |
|  JA1_OBUF_BUFG             | dw/Sample_Memory_reg_320_383_0_2_i_1_n_0   |                             |                4 |             28 |
|  JA1_OBUF_BUFG             | dw/Sample_Memory_reg_128_191_0_2_i_1_n_0   |                             |                4 |             28 |
|  JA1_OBUF_BUFG             | dw/Sample_Memory_reg_256_319_0_2_i_1_n_0   |                             |                4 |             28 |
|  JA1_OBUF_BUFG             | dw/Sample_Memory_reg_1152_1215_0_2_i_1_n_0 |                             |                4 |             28 |
|  JA1_OBUF_BUFG             | dw/Sample_Memory_reg_64_127_0_2_i_1_n_0    |                             |                4 |             28 |
|  JA1_OBUF_BUFG             | dw/Sample_Memory_reg_576_639_0_2_i_1_n_0   |                             |                4 |             28 |
|  JA1_OBUF_BUFG             | dw/Sample_Memory_reg_640_703_0_2_i_1_n_0   |                             |                4 |             28 |
|  JA1_OBUF_BUFG             | dw/Sample_Memory_reg_384_447_0_2_i_1_n_0   |                             |                4 |             28 |
|  JA1_OBUF_BUFG             | dw/Sample_Memory_reg_448_511_0_2_i_1_n_0   |                             |                4 |             28 |
|  JA1_OBUF_BUFG             | dw/Sample_Memory_reg_512_575_0_2_i_1_n_0   |                             |                4 |             28 |
|  JA1_OBUF_BUFG             | dw/Sample_Memory_reg_704_767_0_2_i_1_n_0   |                             |                4 |             28 |
|  JA1_OBUF_BUFG             | dw/Sample_Memory_reg_960_1023_0_2_i_1_n_0  |                             |                4 |             28 |
|  JA1_OBUF_BUFG             | dw/Sample_Memory_reg_768_831_0_2_i_1_n_0   |                             |                4 |             28 |
|  JA1_OBUF_BUFG             | dw/Sample_Memory_reg_832_895_0_2_i_1_n_0   |                             |                4 |             28 |
|  JA1_OBUF_BUFG             | dw/Sample_Memory_reg_896_959_0_2_i_1_n_0   |                             |                4 |             28 |
|  vga/VGA_CLK_108M/clk_out1 |                                            |                             |               11 |             32 |
|  vga/VGA_CLK_108M/clk_out1 |                                            | vga/VGA_CONTROL/eqOp2_in    |               14 |             36 |
|  CLOCK_IBUF_BUFG           |                                            | seg/clear                   |                6 |             38 |
|  JA1_OBUF_BUFG             |                                            |                             |                8 |             48 |
+----------------------------+--------------------------------------------+-----------------------------+------------------+----------------+


