// Seed: 3088145163
module module_0 (
    output supply1 id_0,
    input wor id_1,
    input tri id_2,
    input tri0 id_3,
    output tri1 id_4,
    input tri1 id_5,
    input uwire id_6,
    input wand id_7,
    output tri id_8,
    input wire id_9,
    input supply0 id_10,
    input tri id_11,
    output wor id_12,
    input tri0 id_13,
    input uwire id_14,
    input wand id_15,
    input wand id_16,
    input supply1 id_17,
    input wire id_18,
    input wand id_19,
    output tri0 id_20
);
  assign id_0 = -1;
  assign module_1.id_4 = 0;
  assign id_8 = id_2;
endmodule
module module_1 (
    input  uwire id_0,
    input  wor   id_1,
    output tri   id_2,
    input  tri   id_3
    , id_7,
    output tri0  id_4,
    output wire  id_5
);
  assign id_2 = -1;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_0,
      id_0,
      id_5,
      id_0,
      id_1,
      id_1,
      id_2,
      id_1,
      id_3,
      id_1,
      id_4,
      id_0,
      id_1,
      id_1,
      id_1,
      id_3,
      id_3,
      id_3,
      id_5
  );
  wire ["" : -1 'b0] id_8;
  xor primCall (id_5, id_7, id_0);
  logic [-1 'b0 : -1] id_9;
endmodule
