
*** Running vivado
    with args -log pfm_dynamic_krnl_vaddmul_3_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pfm_dynamic_krnl_vaddmul_3_0.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source pfm_dynamic_krnl_vaddmul_3_0.tcl -notrace
INFO: Dispatch client connection id - 36945
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2740.652 ; gain = 0.023 ; free physical = 12230 ; free virtual = 487441
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/int/xo/ip_repo/xilinx_com_hls_krnl_vaddmul_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top pfm_dynamic_krnl_vaddmul_3_0 -part xcu280-fsvh2892-2L-e -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 781966
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3517.941 ; gain = 284.637 ; free physical = 10464 ; free virtual = 485675
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_krnl_vaddmul_3_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_krnl_vaddmul_3_0/synth/pfm_dynamic_krnl_vaddmul_3_0.v:61]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul.v:12]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1.v:10]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_faddfsub_32ns_32ns_32_7_full_dsp_1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_faddfsub_32ns_32ns_32_7_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_faddfsub_32ns_32ns_32_7_full_dsp_1_ip' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/ip/krnl_vaddmul_faddfsub_32ns_32ns_32_7_full_dsp_1_ip.v:60]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62649]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (1#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62649]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_faddfsub_32ns_32ns_32_7_full_dsp_1_ip' (20#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/ip/krnl_vaddmul_faddfsub_32ns_32ns_32_7_full_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_faddfsub_32ns_32ns_32_7_full_dsp_1' (21#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_faddfsub_32ns_32ns_32_7_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_flow_control_loop_pipe_sequential_init' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_flow_control_loop_pipe_sequential_init' (22#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1' (23#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1.v:10]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_control_s_axi' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_control_s_axi.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_control_s_axi.v:250]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_control_s_axi.v:331]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_control_s_axi' (24#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_write' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo' (25#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_reg_slice' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_reg_slice' (26#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized0' (26#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_buffer' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_buffer' (27#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized1' (27#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized2' (27#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:2111]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_write' (28#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_read' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_buffer__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_buffer__parameterized0' (28#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_reg_slice__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_reg_slice__parameterized0' (28#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:318]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:1237]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_read' (29#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_throttle' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:728]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_reg_slice__parameterized1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_reg_slice__parameterized1' (29#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized3' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized3' (29#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized4' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized4' (29#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_throttle' (30#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:728]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi' (31#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_write' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo' (32#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_reg_slice' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_reg_slice' (33#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo__parameterized0' (33#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_buffer' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_buffer' (34#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo__parameterized1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo__parameterized1' (34#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo__parameterized2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo__parameterized2' (34#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:2111]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_write' (35#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_read' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_buffer__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_buffer__parameterized0' (35#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_reg_slice__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_reg_slice__parameterized0' (35#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:318]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:1237]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_read' (36#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_throttle' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:728]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_reg_slice__parameterized1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_reg_slice__parameterized1' (36#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo__parameterized3' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo__parameterized3' (36#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo__parameterized4' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo__parameterized4' (36#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_throttle' (37#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:728]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi' (38#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_write' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo' (39#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_reg_slice' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_reg_slice' (40#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized0' (40#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_buffer' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_buffer' (41#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized1' (41#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized2' (41#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:2111]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_write' (42#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_read' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_buffer__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_buffer__parameterized0' (42#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_reg_slice__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_reg_slice__parameterized0' (42#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:318]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:1237]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_read' (43#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_throttle' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:728]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_reg_slice__parameterized1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_reg_slice__parameterized1' (43#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized3' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized3' (43#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized4' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized4' (43#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_throttle' (44#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:728]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi' (45#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_write' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo' (46#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_reg_slice' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_reg_slice' (47#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized0' (47#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_buffer' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_buffer' (48#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized1' (48#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized2' (48#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:2111]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_write' (49#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_read' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_buffer__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_buffer__parameterized0' (49#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_reg_slice__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_reg_slice__parameterized0' (49#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:318]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:1237]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_read' (50#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_throttle' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:728]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_reg_slice__parameterized1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_reg_slice__parameterized1' (50#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized3' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized3' (50#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized4' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized4' (50#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_throttle' (51#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:728]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi' (52#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_mul_32ns_34ns_65_2_1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_mul_32ns_34ns_65_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_mul_32ns_34ns_65_2_1' (53#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_mul_32ns_34ns_65_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_mul_32ns_29ns_61_2_1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_mul_32ns_29ns_61_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_mul_32ns_29ns_61_2_1' (54#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_mul_32ns_29ns_61_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul' (55#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul.v:12]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_krnl_vaddmul_3_0' (56#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_krnl_vaddmul_3_0/synth/pfm_dynamic_krnl_vaddmul_3_0.v:61]
WARNING: [Synth 8-7129] Port reset in module krnl_vaddmul_mul_32ns_29ns_61_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module krnl_vaddmul_mul_32ns_34ns_65_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[3] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[2] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[1] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[0] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[2] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[1] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[0] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARUSER[0] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[3] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[2] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[1] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[0] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[2] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[1] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[0] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWUSER[0] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_WUSER[0] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWID[0] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[2] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[1] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[0] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[1] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[0] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[1] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[0] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WID[0] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WLAST in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARID[0] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[2] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[1] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[0] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[1] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[0] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[1] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[0] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[3] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[2] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[1] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[0] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[2] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[1] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[0] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARUSER[0] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[3] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[2] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[1] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[0] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[2] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[1] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[0] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWUSER[0] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_WUSER[0] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWID[0] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[2] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[1] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[0] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[1] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[0] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[1] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[0] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WID[0] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WLAST in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARID[0] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[2] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[1] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[0] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[1] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[0] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[1] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[0] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module krnl_vaddmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module krnl_vaddmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[3] in module krnl_vaddmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[2] in module krnl_vaddmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[1] in module krnl_vaddmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[0] in module krnl_vaddmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[2] in module krnl_vaddmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[1] in module krnl_vaddmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[0] in module krnl_vaddmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARUSER[0] in module krnl_vaddmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module krnl_vaddmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module krnl_vaddmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[3] in module krnl_vaddmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[2] in module krnl_vaddmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[1] in module krnl_vaddmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[0] in module krnl_vaddmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[2] in module krnl_vaddmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[1] in module krnl_vaddmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[0] in module krnl_vaddmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWUSER[0] in module krnl_vaddmul_gmem1_m_axi_write is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 3784.863 ; gain = 551.559 ; free physical = 10332 ; free virtual = 485547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 3802.676 ; gain = 569.371 ; free physical = 10370 ; free virtual = 485586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 3802.676 ; gain = 569.371 ; free physical = 10370 ; free virtual = 485586
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3808.613 ; gain = 0.000 ; free physical = 9965 ; free virtual = 485180
INFO: [Netlist 29-17] Analyzing 747 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_krnl_vaddmul_3_0/constraints/krnl_vaddmul_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4199.137 ; gain = 21.812 ; free physical = 9711 ; free virtual = 484927
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_krnl_vaddmul_3_0/constraints/krnl_vaddmul_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_krnl_vaddmul_3_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_krnl_vaddmul_3_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4199.137 ; gain = 0.000 ; free physical = 9698 ; free virtual = 484914
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 45 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 18 instances
  FDE => FDRE: 27 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4257.043 ; gain = 57.906 ; free physical = 9680 ; free virtual = 484896
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 4257.043 ; gain = 1023.738 ; free physical = 10127 ; free virtual = 485343
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'krnl_vaddmul_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'krnl_vaddmul_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem0_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem0_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem0_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem3_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem3_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem3_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'krnl_vaddmul_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'krnl_vaddmul_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem0_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem3_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem3_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem3_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:11 ; elapsed = 00:01:21 . Memory (MB): peak = 4268.965 ; gain = 1035.660 ; free physical = 8964 ; free virtual = 484186
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'krnl_vaddmul_faddfsub_32ns_32ns_32_7_full_dsp_1:/krnl_vaddmul_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'krnl_vaddmul_faddfsub_32ns_32ns_32_7_full_dsp_1:/krnl_vaddmul_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'krnl_vaddmul_faddfsub_32ns_32ns_32_7_full_dsp_1:/krnl_vaddmul_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'krnl_vaddmul_faddfsub_32ns_32ns_32_7_full_dsp_1:/krnl_vaddmul_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[272]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[144]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[208]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[240]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[176]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[256]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[128]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[192]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[224]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[160]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[264]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[136]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[200]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[232]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[168]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[248]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[120]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[184]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[216]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[152]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[112]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[48]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[80]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[16]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[96]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[32]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[64]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[0]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[104]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[40]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[72]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[8]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[88]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[24]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[56]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[273]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[145]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[209]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[241]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[177]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[257]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[129]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[193]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[225]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[161]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[265]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[137]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[201]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[233]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[169]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[249]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[121]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[185]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[217]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[153]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[113]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[49]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[81]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[17]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[97]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[33]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[65]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[1]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[105]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[41]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[73]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[9]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[89]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[25]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[57]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[274]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[146]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[210]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[242]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[178]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[258]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[130]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[194]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[226]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[162]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[266]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[138]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[202]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[234]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[170]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[250]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[122]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[186]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[218]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[154]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[114]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[50]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[82]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[18]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[98]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[34]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[66]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[2]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[106]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[42]' (FDE) to 'ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[279]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_empty_35_reg_309_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter3_empty_35_reg_309_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter4_empty_35_reg_309_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter5_empty_35_reg_309_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter6_empty_35_reg_309_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter7_empty_35_reg_309_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter8_empty_35_reg_309_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter9_empty_35_reg_309_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter10_empty_35_reg_309_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter11_empty_35_reg_309_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter12_empty_35_reg_309_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter13_empty_35_reg_309_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter14_empty_35_reg_309_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter15_empty_35_reg_309_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter16_empty_35_reg_309_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter17_empty_35_reg_309_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter18_empty_35_reg_309_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter19_empty_35_reg_309_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter20_empty_35_reg_309_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter21_empty_35_reg_309_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter22_empty_35_reg_309_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter23_empty_35_reg_309_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter24_empty_35_reg_309_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter25_empty_35_reg_309_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter26_empty_35_reg_309_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter27_empty_35_reg_309_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter28_empty_35_reg_309_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter29_empty_35_reg_309_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter30_empty_35_reg_309_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter31_empty_35_reg_309_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter32_empty_35_reg_309_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter33_empty_35_reg_309_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter34_empty_35_reg_309_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter35_empty_35_reg_309_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter36_empty_35_reg_309_reg[63] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__4.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'faddfsub_32ns_32ns_32_7_full_dsp_1_U6/ce_r_reg' into 'faddfsub_32ns_32ns_32_7_full_dsp_1_U8/ce_r_reg' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_faddfsub_32ns_32ns_32_7_full_dsp_1.v:57]
INFO: [Synth 8-4471] merging register 'faddfsub_32ns_32ns_32_7_full_dsp_1_U5/ce_r_reg' into 'faddfsub_32ns_32ns_32_7_full_dsp_1_U8/ce_r_reg' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_faddfsub_32ns_32ns_32_7_full_dsp_1.v:57]
INFO: [Synth 8-4471] merging register 'faddfsub_32ns_32ns_32_7_full_dsp_1_U3/ce_r_reg' into 'faddfsub_32ns_32ns_32_7_full_dsp_1_U8/ce_r_reg' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_faddfsub_32ns_32ns_32_7_full_dsp_1.v:57]
INFO: [Synth 8-4471] merging register 'faddfsub_32ns_32ns_32_7_full_dsp_1_U1/ce_r_reg' into 'faddfsub_32ns_32ns_32_7_full_dsp_1_U8/ce_r_reg' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_faddfsub_32ns_32ns_32_7_full_dsp_1.v:57]
INFO: [Synth 8-4471] merging register 'faddfsub_32ns_32ns_32_7_full_dsp_1_U6/opcode_buf1_reg[1:0]' into 'faddfsub_32ns_32ns_32_7_full_dsp_1_U8/opcode_buf1_reg[1:0]' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_faddfsub_32ns_32ns_32_7_full_dsp_1.v:63]
INFO: [Synth 8-4471] merging register 'faddfsub_32ns_32ns_32_7_full_dsp_1_U3/opcode_buf1_reg[1:0]' into 'faddfsub_32ns_32ns_32_7_full_dsp_1_U5/opcode_buf1_reg[1:0]' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_faddfsub_32ns_32ns_32_7_full_dsp_1.v:63]
INFO: [Synth 8-4471] merging register 'faddfsub_32ns_32ns_32_7_full_dsp_1_U1/opcode_buf1_reg[1:0]' into 'faddfsub_32ns_32ns_32_7_full_dsp_1_U5/opcode_buf1_reg[1:0]' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_faddfsub_32ns_32ns_32_7_full_dsp_1.v:63]
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[88] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module krnl_vaddmul_gmem3_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module krnl_vaddmul_gmem3_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module krnl_vaddmul_gmem2_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module krnl_vaddmul_gmem2_m_axi_read.
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem0_m_axi has port I_BID[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem0_m_axi has port I_BUSER[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem0_m_axi has port I_RID[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem0_m_axi has port I_RLAST driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem0_m_axi has port I_RUSER[0] driven by constant 0
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_mul_32ns_34ns_65_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/669c/hdl/verilog/krnl_vaddmul_mul_32ns_29ns_61_2_1.v:24]
DSP Report: Generating DSP mul_32ns_34ns_65_2_1_U25/tmp_product, operation Mode is: A2*(B:0x71c8).
DSP Report: register add_ln49_reg_213_reg is absorbed into DSP mul_32ns_34ns_65_2_1_U25/tmp_product.
DSP Report: operator mul_32ns_34ns_65_2_1_U25/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U25/tmp_product.
DSP Report: operator mul_32ns_34ns_65_2_1_U25/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U25/tmp_product.
DSP Report: Generating DSP mul_32ns_34ns_65_2_1_U25/dout_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register add_ln49_reg_213_reg is absorbed into DSP mul_32ns_34ns_65_2_1_U25/dout_reg.
DSP Report: register mul_32ns_34ns_65_2_1_U25/dout_reg is absorbed into DSP mul_32ns_34ns_65_2_1_U25/dout_reg.
DSP Report: operator mul_32ns_34ns_65_2_1_U25/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U25/dout_reg.
DSP Report: operator mul_32ns_34ns_65_2_1_U25/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U25/dout_reg.
DSP Report: Generating DSP mul_32ns_34ns_65_2_1_U25/tmp_product, operation Mode is: A2*(B:0x71c8).
DSP Report: register mul_32ns_34ns_65_2_1_U25/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U25/tmp_product.
DSP Report: operator mul_32ns_34ns_65_2_1_U25/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U25/tmp_product.
DSP Report: operator mul_32ns_34ns_65_2_1_U25/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U25/tmp_product.
DSP Report: Generating DSP mul_32ns_34ns_65_2_1_U25/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_34ns_65_2_1_U25/dout_reg is absorbed into DSP mul_32ns_34ns_65_2_1_U25/dout_reg.
DSP Report: register mul_32ns_34ns_65_2_1_U25/dout_reg is absorbed into DSP mul_32ns_34ns_65_2_1_U25/dout_reg.
DSP Report: operator mul_32ns_34ns_65_2_1_U25/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U25/dout_reg.
DSP Report: operator mul_32ns_34ns_65_2_1_U25/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U25/dout_reg.
DSP Report: Generating DSP mul_32ns_29ns_61_2_1_U26/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32ns_29ns_61_2_1_U26/tmp_product is absorbed into DSP mul_32ns_29ns_61_2_1_U26/tmp_product.
DSP Report: operator mul_32ns_29ns_61_2_1_U26/tmp_product is absorbed into DSP mul_32ns_29ns_61_2_1_U26/tmp_product.
DSP Report: operator mul_32ns_29ns_61_2_1_U26/tmp_product is absorbed into DSP mul_32ns_29ns_61_2_1_U26/tmp_product.
DSP Report: Generating DSP mul_32ns_29ns_61_2_1_U26/dout_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register add_ln57_reg_233_reg is absorbed into DSP mul_32ns_29ns_61_2_1_U26/dout_reg.
DSP Report: register mul_32ns_29ns_61_2_1_U26/dout_reg is absorbed into DSP mul_32ns_29ns_61_2_1_U26/dout_reg.
DSP Report: operator mul_32ns_29ns_61_2_1_U26/tmp_product is absorbed into DSP mul_32ns_29ns_61_2_1_U26/dout_reg.
DSP Report: operator mul_32ns_29ns_61_2_1_U26/tmp_product is absorbed into DSP mul_32ns_29ns_61_2_1_U26/dout_reg.
DSP Report: Generating DSP mul_32ns_29ns_61_2_1_U26/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32ns_29ns_61_2_1_U26/tmp_product is absorbed into DSP mul_32ns_29ns_61_2_1_U26/tmp_product.
DSP Report: register mul_32ns_29ns_61_2_1_U26/tmp_product is absorbed into DSP mul_32ns_29ns_61_2_1_U26/tmp_product.
DSP Report: operator mul_32ns_29ns_61_2_1_U26/tmp_product is absorbed into DSP mul_32ns_29ns_61_2_1_U26/tmp_product.
DSP Report: operator mul_32ns_29ns_61_2_1_U26/tmp_product is absorbed into DSP mul_32ns_29ns_61_2_1_U26/tmp_product.
DSP Report: Generating DSP mul_32ns_29ns_61_2_1_U26/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register add_ln57_reg_233_reg is absorbed into DSP mul_32ns_29ns_61_2_1_U26/dout_reg.
DSP Report: register mul_32ns_29ns_61_2_1_U26/dout_reg is absorbed into DSP mul_32ns_29ns_61_2_1_U26/dout_reg.
DSP Report: register mul_32ns_29ns_61_2_1_U26/dout_reg is absorbed into DSP mul_32ns_29ns_61_2_1_U26/dout_reg.
DSP Report: operator mul_32ns_29ns_61_2_1_U26/tmp_product is absorbed into DSP mul_32ns_29ns_61_2_1_U26/dout_reg.
DSP Report: operator mul_32ns_29ns_61_2_1_U26/tmp_product is absorbed into DSP mul_32ns_29ns_61_2_1_U26/dout_reg.
WARNING: [Synth 8-3917] design krnl_vaddmul__GCB2 has port s_axi_control_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul__GCB2 has port s_axi_control_BRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul__GCB2 has port s_axi_control_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul__GCB2 has port s_axi_control_RRESP[0] driven by constant 0
WARNING: [Synth 8-7257] Removed RAM (buff_wdata/mem_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element buff_wdata/mem_reg was removed. 
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module krnl_vaddmul_gmem1_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module krnl_vaddmul_gmem1_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module krnl_vaddmul_gmem1_m_axi_throttle.
WARNING: [Synth 8-3332] Sequential element (rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module krnl_vaddmul_gmem1_m_axi_throttle.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:16 ; elapsed = 00:03:27 . Memory (MB): peak = 4284.977 ; gain = 1051.672 ; free physical = 8037 ; free virtual = 483309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:28 ; elapsed = 00:03:51 . Memory (MB): peak = 4284.977 ; gain = 1051.672 ; free physical = 7520 ; free virtual = 482820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module krnl_vaddmul_gmem0_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module krnl_vaddmul_gmem0_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module krnl_vaddmul_gmem0_m_axi_throttle.
WARNING: [Synth 8-3332] Sequential element (rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module krnl_vaddmul_gmem0_m_axi_throttle.
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
info: optimization accepted worst group hill climbing move (-3633.0/oG. 160.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:57 ; elapsed = 00:04:21 . Memory (MB): peak = 4284.977 ; gain = 1051.672 ; free physical = 7418 ; free virtual = 482719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:13 ; elapsed = 00:04:58 . Memory (MB): peak = 4300.988 ; gain = 1067.684 ; free physical = 6813 ; free virtual = 482118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:26 ; elapsed = 00:05:14 . Memory (MB): peak = 4309.035 ; gain = 1075.730 ; free physical = 6797 ; free virtual = 482130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:26 ; elapsed = 00:05:14 . Memory (MB): peak = 4309.035 ; gain = 1075.730 ; free physical = 6797 ; free virtual = 482130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:30 ; elapsed = 00:05:18 . Memory (MB): peak = 4309.035 ; gain = 1075.730 ; free physical = 6816 ; free virtual = 482149
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:30 ; elapsed = 00:05:18 . Memory (MB): peak = 4309.035 ; gain = 1075.730 ; free physical = 6819 ; free virtual = 482152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:34 ; elapsed = 00:05:22 . Memory (MB): peak = 4309.035 ; gain = 1075.730 ; free physical = 6798 ; free virtual = 482131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:34 ; elapsed = 00:05:22 . Memory (MB): peak = 4309.035 ; gain = 1075.730 ; free physical = 6796 ; free virtual = 482129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   217|
|2     |DSP48E1         |    18|
|3     |DSP_ALU         |     8|
|4     |DSP_A_B_DATA    |     8|
|7     |DSP_C_DATA      |     8|
|8     |DSP_MULTIPLIER  |     8|
|9     |DSP_M_DATA      |     8|
|10    |DSP_OUTPUT      |     8|
|12    |DSP_PREADD      |     8|
|13    |DSP_PREADD_DATA |     8|
|14    |LUT1            |   205|
|15    |LUT2            |   745|
|16    |LUT3            |  5200|
|17    |LUT4            |  3580|
|18    |LUT5            |  2150|
|19    |LUT6            |  4633|
|20    |MUXCY           |   522|
|21    |MUXF7           |   371|
|22    |RAMB18E2        |     2|
|23    |RAMB36E2        |    30|
|24    |SRL16E          |  1859|
|25    |SRLC32E         |  1202|
|26    |XORCY           |   153|
|27    |FDE             |    27|
|28    |FDRE            | 22492|
|29    |FDSE            |    22|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:34 ; elapsed = 00:05:23 . Memory (MB): peak = 4309.035 ; gain = 1075.730 ; free physical = 6796 ; free virtual = 482129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2439 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:06 ; elapsed = 00:04:51 . Memory (MB): peak = 4312.945 ; gain = 625.273 ; free physical = 9578 ; free virtual = 484911
Synthesis Optimization Complete : Time (s): cpu = 00:03:40 ; elapsed = 00:05:27 . Memory (MB): peak = 4312.945 ; gain = 1079.641 ; free physical = 9592 ; free virtual = 484916
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.59 . Memory (MB): peak = 4312.945 ; gain = 0.000 ; free physical = 9558 ; free virtual = 484882
INFO: [Netlist 29-17] Analyzing 1316 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4391.520 ; gain = 0.000 ; free physical = 9435 ; free virtual = 484759
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 143 instances were transformed.
  (CARRY4) => CARRY8: 90 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 18 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 8 instances
  FDE => FDRE: 27 instances

Synth Design complete, checksum: a941e906
INFO: [Common 17-83] Releasing license: Synthesis
523 Infos, 240 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:03 ; elapsed = 00:05:56 . Memory (MB): peak = 4391.520 ; gain = 1650.867 ; free physical = 9677 ; free virtual = 485000
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_krnl_vaddmul_3_0_synth_1/pfm_dynamic_krnl_vaddmul_3_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 4391.520 ; gain = 0.000 ; free physical = 9661 ; free virtual = 485012
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP pfm_dynamic_krnl_vaddmul_3_0, cache-ID = 11f179ae03fee886
INFO: [Coretcl 2-1174] Renamed 826 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unfloataddmin_9.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_krnl_vaddmul_3_0_synth_1/pfm_dynamic_krnl_vaddmul_3_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 4391.520 ; gain = 0.000 ; free physical = 9630 ; free virtual = 485012
INFO: [runtcl-4] Executing : report_utilization -file pfm_dynamic_krnl_vaddmul_3_0_utilization_synth.rpt -pb pfm_dynamic_krnl_vaddmul_3_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  6 07:52:24 2024...
