// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _layer2_HH_
#define _layer2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "FSRCNN_mul_mul_12Bew.h"
#include "layer2_weights_lapcA.h"
#include "layer2_biases_layqcK.h"
#include "layer1_correlate_fYi.h"
#include "layer2_img_channesc4.h"
#include "layer2_img_channetde.h"
#include "layer2_img_channeudo.h"
#include "layer2_channel_fryd2.h"
#include "layer2_out_layer_zec.h"
#include "layer2_out_layer_Aem.h"

namespace ap_rtl {

struct layer2 : public sc_module {
    // Port declarations 52
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<1> > corr1_out_V_valid_V_dout;
    sc_in< sc_logic > corr1_out_V_valid_V_empty_n;
    sc_out< sc_logic > corr1_out_V_valid_V_read;
    sc_in< sc_lv<12> > corr1_out_V_data_V_dout;
    sc_in< sc_logic > corr1_out_V_data_V_empty_n;
    sc_out< sc_logic > corr1_out_V_data_V_read;
    sc_in< sc_lv<4> > corr1_out_V_keep_V_dout;
    sc_in< sc_logic > corr1_out_V_keep_V_empty_n;
    sc_out< sc_logic > corr1_out_V_keep_V_read;
    sc_in< sc_lv<1> > corr1_out_V_user_V_dout;
    sc_in< sc_logic > corr1_out_V_user_V_empty_n;
    sc_out< sc_logic > corr1_out_V_user_V_read;
    sc_in< sc_lv<1> > corr1_out_V_last_V_dout;
    sc_in< sc_logic > corr1_out_V_last_V_empty_n;
    sc_out< sc_logic > corr1_out_V_last_V_read;
    sc_in< sc_lv<1> > corr1_out_V_id_V_dout;
    sc_in< sc_logic > corr1_out_V_id_V_empty_n;
    sc_out< sc_logic > corr1_out_V_id_V_read;
    sc_in< sc_lv<1> > corr1_out_V_dest_V_dout;
    sc_in< sc_logic > corr1_out_V_dest_V_empty_n;
    sc_out< sc_logic > corr1_out_V_dest_V_read;
    sc_out< sc_lv<1> > corr2_out_V_valid_V_din;
    sc_in< sc_logic > corr2_out_V_valid_V_full_n;
    sc_out< sc_logic > corr2_out_V_valid_V_write;
    sc_out< sc_lv<12> > corr2_out_V_data_V_din;
    sc_in< sc_logic > corr2_out_V_data_V_full_n;
    sc_out< sc_logic > corr2_out_V_data_V_write;
    sc_out< sc_lv<4> > corr2_out_V_keep_V_din;
    sc_in< sc_logic > corr2_out_V_keep_V_full_n;
    sc_out< sc_logic > corr2_out_V_keep_V_write;
    sc_out< sc_lv<1> > corr2_out_V_user_V_din;
    sc_in< sc_logic > corr2_out_V_user_V_full_n;
    sc_out< sc_logic > corr2_out_V_user_V_write;
    sc_out< sc_lv<1> > corr2_out_V_last_V_din;
    sc_in< sc_logic > corr2_out_V_last_V_full_n;
    sc_out< sc_logic > corr2_out_V_last_V_write;
    sc_out< sc_lv<1> > corr2_out_V_id_V_din;
    sc_in< sc_logic > corr2_out_V_id_V_full_n;
    sc_out< sc_logic > corr2_out_V_id_V_write;
    sc_out< sc_lv<1> > corr2_out_V_dest_V_din;
    sc_in< sc_logic > corr2_out_V_dest_V_full_n;
    sc_out< sc_logic > corr2_out_V_dest_V_write;


    // Module declarations
    layer2(sc_module_name name);
    SC_HAS_PROCESS(layer2);

    ~layer2();

    sc_trace_file* mVcdFile;

    layer2_weights_lapcA* weights_layer2_V_0_U;
    layer2_biases_layqcK* biases_layer2_V_U;
    layer1_correlate_fYi* correlate_img_V_assi_U;
    layer2_img_channesc4* img_channel_0_data_s_U;
    layer2_img_channetde* img_channel_0_keep_s_U;
    layer2_img_channeudo* img_channel_0_user_s_U;
    layer2_img_channeudo* img_channel_0_last_s_U;
    layer2_img_channeudo* img_channel_0_id_V_U;
    layer2_img_channeudo* img_channel_0_dest_s_U;
    layer2_channel_fryd2* channel_from_prev_ou_U;
    layer2_out_layer_zec* out_layer_valid_V_U;
    layer2_out_layer_Aem* out_layer_data_V_U;
    FSRCNN_mul_mul_12Bew<1,1,12,6,16>* FSRCNN_mul_mul_12Bew_U32;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<23> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<10> > weights_layer2_V_0_address0;
    sc_signal< sc_logic > weights_layer2_V_0_ce0;
    sc_signal< sc_lv<6> > weights_layer2_V_0_q0;
    sc_signal< sc_lv<4> > biases_layer2_V_address0;
    sc_signal< sc_logic > biases_layer2_V_ce0;
    sc_signal< sc_lv<4> > biases_layer2_V_q0;
    sc_signal< sc_logic > corr1_out_V_valid_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > icmp_ln326_reg_1361;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln348_reg_1347;
    sc_signal< sc_logic > corr1_out_V_data_V_blk_n;
    sc_signal< sc_logic > corr1_out_V_keep_V_blk_n;
    sc_signal< sc_logic > corr1_out_V_user_V_blk_n;
    sc_signal< sc_logic > corr1_out_V_last_V_blk_n;
    sc_signal< sc_logic > corr1_out_V_id_V_blk_n;
    sc_signal< sc_logic > corr1_out_V_dest_V_blk_n;
    sc_signal< sc_logic > corr2_out_V_valid_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_logic > corr2_out_V_data_V_blk_n;
    sc_signal< sc_logic > corr2_out_V_keep_V_blk_n;
    sc_signal< sc_logic > corr2_out_V_user_V_blk_n;
    sc_signal< sc_logic > corr2_out_V_last_V_blk_n;
    sc_signal< sc_logic > corr2_out_V_id_V_blk_n;
    sc_signal< sc_logic > corr2_out_V_dest_V_blk_n;
    sc_signal< sc_lv<7> > index_input_element2_reg_683;
    sc_signal< sc_lv<7> > index_input_element1_reg_694;
    sc_signal< sc_lv<7> > index_input_element2_24_reg_728;
    sc_signal< sc_lv<7> > row_idx_fu_810_p2;
    sc_signal< sc_lv<7> > row_idx_reg_1302;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<4> > i_fu_822_p2;
    sc_signal< sc_lv<4> > i_reg_1310;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<11> > zext_ln304_fu_836_p1;
    sc_signal< sc_lv<11> > zext_ln304_reg_1315;
    sc_signal< sc_lv<1> > icmp_ln303_fu_816_p2;
    sc_signal< sc_lv<1> > icmp_ln323_fu_840_p2;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1320;
    sc_signal< sc_lv<7> > j_fu_852_p2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > icmp_ln308_fu_872_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<6> > current_input_channe_12_fu_878_p2;
    sc_signal< sc_lv<6> > current_input_channe_12_reg_1336;
    sc_signal< sc_lv<13> > zext_ln323_fu_892_p1;
    sc_signal< sc_lv<13> > zext_ln323_reg_1341;
    sc_signal< sc_lv<1> > icmp_ln348_fu_896_p2;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter0;
    sc_signal< sc_logic > io_acc_block_signal_op108;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<7> > index_input_element_35_fu_902_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<13> > add_ln203_52_fu_912_p2;
    sc_signal< sc_lv<13> > add_ln203_52_reg_1356;
    sc_signal< sc_lv<1> > icmp_ln326_fu_926_p2;
    sc_signal< bool > ap_block_state9_pp1_stage0_iter0;
    sc_signal< sc_logic > io_acc_block_signal_op142;
    sc_signal< bool > ap_block_state10_pp1_stage0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<7> > index_input_element_fu_932_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<13> > add_ln203_51_fu_942_p2;
    sc_signal< sc_lv<13> > add_ln203_51_reg_1370;
    sc_signal< sc_lv<4> > current_filter_fu_962_p2;
    sc_signal< sc_lv<4> > current_filter_reg_1378;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<64> > zext_ln393_fu_968_p1;
    sc_signal< sc_lv<64> > zext_ln393_reg_1383;
    sc_signal< sc_lv<1> > icmp_ln387_fu_956_p2;
    sc_signal< sc_lv<11> > zext_ln162_fu_972_p1;
    sc_signal< sc_lv<11> > zext_ln162_reg_1388;
    sc_signal< sc_lv<11> > zext_ln389_fu_984_p1;
    sc_signal< sc_lv<11> > zext_ln389_reg_1393;
    sc_signal< sc_lv<6> > current_input_channe_13_fu_994_p2;
    sc_signal< sc_lv<6> > current_input_channe_13_reg_1402;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<1> > icmp_ln389_fu_988_p2;
    sc_signal< sc_lv<13> > zext_ln203_89_fu_1048_p1;
    sc_signal< sc_lv<13> > zext_ln203_89_reg_1417;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<6> > subfilter_layer_0_V_reg_1422;
    sc_signal< sc_lv<1> > icmp_ln397_fu_1052_p2;
    sc_signal< sc_lv<1> > icmp_ln397_reg_1427;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state14_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state15_pp2_stage0_iter1;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<7> > add_ln397_fu_1058_p2;
    sc_signal< sc_lv<7> > add_ln397_reg_1431;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<16> > sext_ln46_fu_1083_p1;
    sc_signal< sc_lv<16> > sext_ln46_reg_1441;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<7> > index_fu_1092_p2;
    sc_signal< sc_lv<7> > index_reg_1449;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<64> > zext_ln62_fu_1098_p1;
    sc_signal< sc_lv<64> > zext_ln62_reg_1454;
    sc_signal< sc_lv<1> > icmp_ln46_fu_1086_p2;
    sc_signal< sc_lv<12> > channel_from_prev_ou_q0;
    sc_signal< sc_lv<12> > channel_from_prev_ou_10_reg_1464;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<12> > sum_V_reg_1469;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<7> > index_input_element_37_fu_1121_p2;
    sc_signal< sc_lv<7> > index_input_element_37_reg_1477;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<10> > out_layer_data_V_add_9_reg_1482;
    sc_signal< sc_lv<1> > icmp_ln404_fu_1115_p2;
    sc_signal< sc_lv<12> > sext_ln1265_fu_1153_p1;
    sc_signal< sc_lv<12> > sext_ln1265_reg_1492;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<11> > sext_ln703_fu_1157_p1;
    sc_signal< sc_lv<11> > sext_ln703_reg_1497;
    sc_signal< sc_lv<7> > index_input_element_36_fu_1167_p2;
    sc_signal< sc_lv<7> > index_input_element_36_reg_1505;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<1> > icmp_ln409_fu_1161_p2;
    sc_signal< sc_lv<10> > out_layer_data_V_add_10_reg_1515;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<12> > aux_sum_V_fu_1201_p2;
    sc_signal< sc_lv<12> > aux_sum_V_reg_1545;
    sc_signal< sc_lv<11> > add_ln203_fu_1206_p2;
    sc_signal< sc_lv<11> > add_ln203_reg_1551;
    sc_signal< sc_lv<1> > tmp_63_reg_1556;
    sc_signal< sc_lv<1> > out_layer_valid_V_q0;
    sc_signal< sc_lv<1> > tmp_valid_V_reg_1561;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state6;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state9;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state14;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_lv<6> > correlate_img_V_assi_address0;
    sc_signal< sc_logic > correlate_img_V_assi_ce0;
    sc_signal< sc_logic > correlate_img_V_assi_we0;
    sc_signal< sc_lv<12> > correlate_img_V_assi_q0;
    sc_signal< sc_lv<12> > img_channel_0_data_s_address0;
    sc_signal< sc_logic > img_channel_0_data_s_ce0;
    sc_signal< sc_logic > img_channel_0_data_s_we0;
    sc_signal< sc_lv<12> > img_channel_0_data_s_q0;
    sc_signal< sc_lv<12> > img_channel_0_keep_s_address0;
    sc_signal< sc_logic > img_channel_0_keep_s_ce0;
    sc_signal< sc_logic > img_channel_0_keep_s_we0;
    sc_signal< sc_lv<4> > img_channel_0_keep_s_q0;
    sc_signal< sc_lv<12> > img_channel_0_user_s_address0;
    sc_signal< sc_logic > img_channel_0_user_s_ce0;
    sc_signal< sc_logic > img_channel_0_user_s_we0;
    sc_signal< sc_lv<1> > img_channel_0_user_s_q0;
    sc_signal< sc_lv<12> > img_channel_0_last_s_address0;
    sc_signal< sc_logic > img_channel_0_last_s_ce0;
    sc_signal< sc_logic > img_channel_0_last_s_we0;
    sc_signal< sc_lv<1> > img_channel_0_last_s_q0;
    sc_signal< sc_lv<12> > img_channel_0_id_V_address0;
    sc_signal< sc_logic > img_channel_0_id_V_ce0;
    sc_signal< sc_logic > img_channel_0_id_V_we0;
    sc_signal< sc_lv<1> > img_channel_0_id_V_q0;
    sc_signal< sc_lv<12> > img_channel_0_dest_s_address0;
    sc_signal< sc_logic > img_channel_0_dest_s_ce0;
    sc_signal< sc_logic > img_channel_0_dest_s_we0;
    sc_signal< sc_lv<1> > img_channel_0_dest_s_q0;
    sc_signal< sc_lv<13> > channel_from_prev_ou_address0;
    sc_signal< sc_logic > channel_from_prev_ou_ce0;
    sc_signal< sc_logic > channel_from_prev_ou_we0;
    sc_signal< sc_lv<10> > out_layer_valid_V_address0;
    sc_signal< sc_logic > out_layer_valid_V_ce0;
    sc_signal< sc_lv<10> > out_layer_data_V_address0;
    sc_signal< sc_logic > out_layer_data_V_ce0;
    sc_signal< sc_logic > out_layer_data_V_we0;
    sc_signal< sc_lv<12> > out_layer_data_V_d0;
    sc_signal< sc_lv<12> > out_layer_data_V_q0;
    sc_signal< sc_lv<7> > row_idx_0_reg_638;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<4> > i_0_reg_650;
    sc_signal< sc_lv<1> > icmp_ln304_fu_846_p2;
    sc_signal< sc_lv<1> > icmp_ln300_fu_804_p2;
    sc_signal< sc_lv<7> > j_0_reg_661;
    sc_signal< sc_lv<6> > current_input_channe_reg_672;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<4> > current_filter_0_reg_705;
    sc_signal< sc_lv<6> > current_input_channe_19_reg_716;
    sc_signal< sc_lv<7> > ap_phi_mux_index_input_element2_24_phi_fu_732_p4;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<7> > index_0_i_reg_740;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<7> > index_input_element2_25_reg_751;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<7> > index_input_element2_26_reg_762;
    sc_signal< sc_logic > io_acc_block_signal_op295;
    sc_signal< sc_lv<64> > zext_ln203_82_fu_867_p1;
    sc_signal< sc_lv<64> > zext_ln203_86_fu_917_p1;
    sc_signal< sc_lv<64> > zext_ln203_84_fu_947_p1;
    sc_signal< sc_lv<64> > sext_ln203_fu_1035_p1;
    sc_signal< sc_lv<64> > zext_ln203_91_fu_1073_p1;
    sc_signal< sc_lv<64> > zext_ln400_fu_1078_p1;
    sc_signal< sc_lv<64> > zext_ln1265_8_fu_1141_p1;
    sc_signal< sc_lv<64> > zext_ln406_fu_1127_p1;
    sc_signal< sc_lv<64> > zext_ln162_8_fu_1182_p1;
    sc_signal< sc_lv<64> > zext_ln411_fu_1188_p1;
    sc_signal< sc_lv<12> > add_ln703_fu_1146_p2;
    sc_signal< sc_lv<10> > tmp_112_fu_828_p3;
    sc_signal< sc_lv<11> > zext_ln203_fu_858_p1;
    sc_signal< sc_lv<11> > add_ln203_50_fu_862_p2;
    sc_signal< sc_lv<12> > tmp_113_fu_884_p3;
    sc_signal< sc_lv<13> > zext_ln203_85_fu_908_p1;
    sc_signal< sc_lv<13> > zext_ln203_83_fu_938_p1;
    sc_signal< sc_lv<10> > tmp_114_fu_976_p3;
    sc_signal< sc_lv<10> > tmp_115_fu_1000_p3;
    sc_signal< sc_lv<8> > tmp_116_fu_1012_p3;
    sc_signal< sc_lv<11> > zext_ln203_87_fu_1008_p1;
    sc_signal< sc_lv<11> > zext_ln203_88_fu_1020_p1;
    sc_signal< sc_lv<11> > sub_ln203_fu_1024_p2;
    sc_signal< sc_lv<11> > add_ln203_53_fu_1030_p2;
    sc_signal< sc_lv<12> > tmp_117_fu_1040_p3;
    sc_signal< sc_lv<13> > zext_ln203_90_fu_1064_p1;
    sc_signal< sc_lv<13> > add_ln203_54_fu_1068_p2;
    sc_signal< sc_lv<16> > r_V_fu_1293_p2;
    sc_signal< sc_lv<11> > zext_ln1265_fu_1132_p1;
    sc_signal< sc_lv<11> > add_ln1265_fu_1136_p2;
    sc_signal< sc_lv<4> > sext_ln1265_fu_1153_p0;
    sc_signal< sc_lv<4> > sext_ln703_fu_1157_p0;
    sc_signal< sc_lv<11> > zext_ln321_fu_1173_p1;
    sc_signal< sc_lv<11> > add_ln162_fu_1177_p2;
    sc_signal< sc_lv<11> > trunc_ln703_fu_1197_p1;
    sc_signal< sc_lv<12> > select_ln7_fu_1224_p3;
    sc_signal< sc_lv<14> > shl_ln_fu_1234_p3;
    sc_signal< sc_lv<15> > sext_ln1118_fu_1230_p1;
    sc_signal< sc_lv<15> > sext_ln1118_2_fu_1242_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_fu_1219_p2;
    sc_signal< sc_lv<11> > select_ln14_fu_1252_p3;
    sc_signal< sc_lv<15> > lhs_V_fu_1259_p3;
    sc_signal< sc_lv<15> > r_V_2_fu_1246_p2;
    sc_signal< sc_lv<16> > zext_ln728_fu_1267_p1;
    sc_signal< sc_lv<16> > sext_ln1192_fu_1271_p1;
    sc_signal< sc_lv<16> > ret_V_fu_1275_p2;
    sc_signal< sc_lv<6> > r_V_fu_1293_p1;
    sc_signal< sc_lv<23> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<23> ap_ST_fsm_state1;
    static const sc_lv<23> ap_ST_fsm_state2;
    static const sc_lv<23> ap_ST_fsm_state3;
    static const sc_lv<23> ap_ST_fsm_state4;
    static const sc_lv<23> ap_ST_fsm_state5;
    static const sc_lv<23> ap_ST_fsm_pp0_stage0;
    static const sc_lv<23> ap_ST_fsm_state8;
    static const sc_lv<23> ap_ST_fsm_pp1_stage0;
    static const sc_lv<23> ap_ST_fsm_state11;
    static const sc_lv<23> ap_ST_fsm_state12;
    static const sc_lv<23> ap_ST_fsm_state13;
    static const sc_lv<23> ap_ST_fsm_pp2_stage0;
    static const sc_lv<23> ap_ST_fsm_state16;
    static const sc_lv<23> ap_ST_fsm_state17;
    static const sc_lv<23> ap_ST_fsm_state18;
    static const sc_lv<23> ap_ST_fsm_state19;
    static const sc_lv<23> ap_ST_fsm_state20;
    static const sc_lv<23> ap_ST_fsm_state21;
    static const sc_lv<23> ap_ST_fsm_state22;
    static const sc_lv<23> ap_ST_fsm_state23;
    static const sc_lv<23> ap_ST_fsm_state24;
    static const sc_lv<23> ap_ST_fsm_state25;
    static const sc_lv<23> ap_ST_fsm_state26;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<6> ap_const_lv6_38;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<11> ap_const_lv11_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln1265_fu_1136_p2();
    void thread_add_ln162_fu_1177_p2();
    void thread_add_ln203_50_fu_862_p2();
    void thread_add_ln203_51_fu_942_p2();
    void thread_add_ln203_52_fu_912_p2();
    void thread_add_ln203_53_fu_1030_p2();
    void thread_add_ln203_54_fu_1068_p2();
    void thread_add_ln203_fu_1206_p2();
    void thread_add_ln397_fu_1058_p2();
    void thread_add_ln703_fu_1146_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp1_stage0_iter1();
    void thread_ap_block_state14_pp2_stage0_iter0();
    void thread_ap_block_state15_pp2_stage0_iter1();
    void thread_ap_block_state6_pp0_stage0_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state9_pp1_stage0_iter0();
    void thread_ap_condition_pp0_exit_iter0_state6();
    void thread_ap_condition_pp1_exit_iter0_state9();
    void thread_ap_condition_pp2_exit_iter0_state14();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_phi_mux_index_input_element2_24_phi_fu_732_p4();
    void thread_ap_ready();
    void thread_aux_sum_V_fu_1201_p2();
    void thread_biases_layer2_V_address0();
    void thread_biases_layer2_V_ce0();
    void thread_channel_from_prev_ou_address0();
    void thread_channel_from_prev_ou_ce0();
    void thread_channel_from_prev_ou_we0();
    void thread_corr1_out_V_data_V_blk_n();
    void thread_corr1_out_V_data_V_read();
    void thread_corr1_out_V_dest_V_blk_n();
    void thread_corr1_out_V_dest_V_read();
    void thread_corr1_out_V_id_V_blk_n();
    void thread_corr1_out_V_id_V_read();
    void thread_corr1_out_V_keep_V_blk_n();
    void thread_corr1_out_V_keep_V_read();
    void thread_corr1_out_V_last_V_blk_n();
    void thread_corr1_out_V_last_V_read();
    void thread_corr1_out_V_user_V_blk_n();
    void thread_corr1_out_V_user_V_read();
    void thread_corr1_out_V_valid_V_blk_n();
    void thread_corr1_out_V_valid_V_read();
    void thread_corr2_out_V_data_V_blk_n();
    void thread_corr2_out_V_data_V_din();
    void thread_corr2_out_V_data_V_write();
    void thread_corr2_out_V_dest_V_blk_n();
    void thread_corr2_out_V_dest_V_din();
    void thread_corr2_out_V_dest_V_write();
    void thread_corr2_out_V_id_V_blk_n();
    void thread_corr2_out_V_id_V_din();
    void thread_corr2_out_V_id_V_write();
    void thread_corr2_out_V_keep_V_blk_n();
    void thread_corr2_out_V_keep_V_din();
    void thread_corr2_out_V_keep_V_write();
    void thread_corr2_out_V_last_V_blk_n();
    void thread_corr2_out_V_last_V_din();
    void thread_corr2_out_V_last_V_write();
    void thread_corr2_out_V_user_V_blk_n();
    void thread_corr2_out_V_user_V_din();
    void thread_corr2_out_V_user_V_write();
    void thread_corr2_out_V_valid_V_blk_n();
    void thread_corr2_out_V_valid_V_din();
    void thread_corr2_out_V_valid_V_write();
    void thread_correlate_img_V_assi_address0();
    void thread_correlate_img_V_assi_ce0();
    void thread_correlate_img_V_assi_we0();
    void thread_current_filter_fu_962_p2();
    void thread_current_input_channe_12_fu_878_p2();
    void thread_current_input_channe_13_fu_994_p2();
    void thread_i_fu_822_p2();
    void thread_icmp_ln1494_fu_1219_p2();
    void thread_icmp_ln300_fu_804_p2();
    void thread_icmp_ln303_fu_816_p2();
    void thread_icmp_ln304_fu_846_p2();
    void thread_icmp_ln308_fu_872_p2();
    void thread_icmp_ln323_fu_840_p2();
    void thread_icmp_ln326_fu_926_p2();
    void thread_icmp_ln348_fu_896_p2();
    void thread_icmp_ln387_fu_956_p2();
    void thread_icmp_ln389_fu_988_p2();
    void thread_icmp_ln397_fu_1052_p2();
    void thread_icmp_ln404_fu_1115_p2();
    void thread_icmp_ln409_fu_1161_p2();
    void thread_icmp_ln46_fu_1086_p2();
    void thread_img_channel_0_data_s_address0();
    void thread_img_channel_0_data_s_ce0();
    void thread_img_channel_0_data_s_we0();
    void thread_img_channel_0_dest_s_address0();
    void thread_img_channel_0_dest_s_ce0();
    void thread_img_channel_0_dest_s_we0();
    void thread_img_channel_0_id_V_address0();
    void thread_img_channel_0_id_V_ce0();
    void thread_img_channel_0_id_V_we0();
    void thread_img_channel_0_keep_s_address0();
    void thread_img_channel_0_keep_s_ce0();
    void thread_img_channel_0_keep_s_we0();
    void thread_img_channel_0_last_s_address0();
    void thread_img_channel_0_last_s_ce0();
    void thread_img_channel_0_last_s_we0();
    void thread_img_channel_0_user_s_address0();
    void thread_img_channel_0_user_s_ce0();
    void thread_img_channel_0_user_s_we0();
    void thread_index_fu_1092_p2();
    void thread_index_input_element_35_fu_902_p2();
    void thread_index_input_element_36_fu_1167_p2();
    void thread_index_input_element_37_fu_1121_p2();
    void thread_index_input_element_fu_932_p2();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op108();
    void thread_io_acc_block_signal_op142();
    void thread_io_acc_block_signal_op295();
    void thread_j_fu_852_p2();
    void thread_lhs_V_fu_1259_p3();
    void thread_out_layer_data_V_address0();
    void thread_out_layer_data_V_ce0();
    void thread_out_layer_data_V_d0();
    void thread_out_layer_data_V_we0();
    void thread_out_layer_valid_V_address0();
    void thread_out_layer_valid_V_ce0();
    void thread_r_V_2_fu_1246_p2();
    void thread_r_V_fu_1293_p1();
    void thread_real_start();
    void thread_ret_V_fu_1275_p2();
    void thread_row_idx_fu_810_p2();
    void thread_select_ln14_fu_1252_p3();
    void thread_select_ln7_fu_1224_p3();
    void thread_sext_ln1118_2_fu_1242_p1();
    void thread_sext_ln1118_fu_1230_p1();
    void thread_sext_ln1192_fu_1271_p1();
    void thread_sext_ln1265_fu_1153_p0();
    void thread_sext_ln1265_fu_1153_p1();
    void thread_sext_ln203_fu_1035_p1();
    void thread_sext_ln46_fu_1083_p1();
    void thread_sext_ln703_fu_1157_p0();
    void thread_sext_ln703_fu_1157_p1();
    void thread_shl_ln_fu_1234_p3();
    void thread_start_out();
    void thread_start_write();
    void thread_sub_ln203_fu_1024_p2();
    void thread_tmp_112_fu_828_p3();
    void thread_tmp_113_fu_884_p3();
    void thread_tmp_114_fu_976_p3();
    void thread_tmp_115_fu_1000_p3();
    void thread_tmp_116_fu_1012_p3();
    void thread_tmp_117_fu_1040_p3();
    void thread_trunc_ln703_fu_1197_p1();
    void thread_weights_layer2_V_0_address0();
    void thread_weights_layer2_V_0_ce0();
    void thread_zext_ln1265_8_fu_1141_p1();
    void thread_zext_ln1265_fu_1132_p1();
    void thread_zext_ln162_8_fu_1182_p1();
    void thread_zext_ln162_fu_972_p1();
    void thread_zext_ln203_82_fu_867_p1();
    void thread_zext_ln203_83_fu_938_p1();
    void thread_zext_ln203_84_fu_947_p1();
    void thread_zext_ln203_85_fu_908_p1();
    void thread_zext_ln203_86_fu_917_p1();
    void thread_zext_ln203_87_fu_1008_p1();
    void thread_zext_ln203_88_fu_1020_p1();
    void thread_zext_ln203_89_fu_1048_p1();
    void thread_zext_ln203_90_fu_1064_p1();
    void thread_zext_ln203_91_fu_1073_p1();
    void thread_zext_ln203_fu_858_p1();
    void thread_zext_ln304_fu_836_p1();
    void thread_zext_ln321_fu_1173_p1();
    void thread_zext_ln323_fu_892_p1();
    void thread_zext_ln389_fu_984_p1();
    void thread_zext_ln393_fu_968_p1();
    void thread_zext_ln400_fu_1078_p1();
    void thread_zext_ln406_fu_1127_p1();
    void thread_zext_ln411_fu_1188_p1();
    void thread_zext_ln62_fu_1098_p1();
    void thread_zext_ln728_fu_1267_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
