<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element jtag_master
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element lb_dataplane_0
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element mac_0
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element sys_clk
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="EP4CE115F29C7" />
 <parameter name="deviceFamily" value="Cyclone IV E" />
 <parameter name="deviceSpeedGrade" value="7" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="sys_clk.clk_in" type="clock" dir="end" />
 <interface
   name="mac_0_mdio"
   internal="mac_0.mac_mdio_connection"
   type="conduit"
   dir="end" />
 <interface
   name="mac_0_pcs_rx_clk"
   internal="mac_0.pcs_mac_rx_clock_connection"
   type="clock"
   dir="end" />
 <interface
   name="mac_0_pcs_tx_clk"
   internal="mac_0.pcs_mac_tx_clock_connection"
   type="clock"
   dir="end" />
 <interface
   name="mac_0_rgmii"
   internal="mac_0.mac_rgmii_connection"
   type="conduit"
   dir="end" />
 <interface
   name="mac_0_status"
   internal="mac_0.mac_status_connection"
   type="conduit"
   dir="end" />
 <interface name="reset" internal="sys_clk.clk_in_reset" type="reset" dir="end" />
 <module
   name="jtag_master"
   kind="altera_jtag_avalon_master"
   version="20.1"
   enabled="1">
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FAST_VER" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="USE_PLI" value="0" />
 </module>
 <module name="lb_dataplane_0" kind="lb_dataplane" version="1.0" enabled="1" />
 <module name="mac_0" kind="altera_eth_tse" version="20.1" enabled="1">
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="XCVR_RCFG_JTAG_ENABLE" value="0" />
  <parameter name="XCVR_SET_CAPABILITY_REG_ENABLE" value="0" />
  <parameter name="XCVR_SET_CSR_SOFT_LOGIC_ENABLE" value="0" />
  <parameter name="XCVR_SET_PRBS_SOFT_LOGIC_ENABLE" value="0" />
  <parameter name="XCVR_SET_USER_IDENTIFIER" value="0" />
  <parameter name="core_variation" value="MAC_ONLY" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="eg_addr" value="11" />
  <parameter name="ena_hash" value="false" />
  <parameter name="enable_alt_reconfig" value="false" />
  <parameter name="enable_ecc" value="false" />
  <parameter name="enable_ena" value="32" />
  <parameter name="enable_gmii_loopback" value="false" />
  <parameter name="enable_hd_logic" value="false" />
  <parameter name="enable_mac_flow_ctrl" value="false" />
  <parameter name="enable_mac_vlan" value="false" />
  <parameter name="enable_magic_detect" value="false" />
  <parameter name="enable_ptp_1step" value="false" />
  <parameter name="enable_sgmii" value="false" />
  <parameter name="enable_shift16" value="true" />
  <parameter name="enable_sup_addr" value="false" />
  <parameter name="enable_timestamping" value="false" />
  <parameter name="enable_use_internal_fifo" value="true" />
  <parameter name="export_pwrdn" value="false" />
  <parameter name="ext_stat_cnt_ena" value="false" />
  <parameter name="ifGMII" value="RGMII" />
  <parameter name="ing_addr" value="11" />
  <parameter name="max_channels" value="4" />
  <parameter name="mdio_clk_div" value="40" />
  <parameter name="nf_phyip_rcfg_enable" value="false" />
  <parameter name="phy_identifier" value="0" />
  <parameter name="phyip_en_synce_support" value="false" />
  <parameter name="phyip_pll_base_data_rate" value="1250 Mbps" />
  <parameter name="phyip_pll_type" value="CMU" />
  <parameter name="phyip_pma_bonding_mode" value="x1" />
  <parameter name="starting_channel_number" value="0" />
  <parameter name="stat_cnt_ena" value="false" />
  <parameter name="transceiver_type" value="NONE" />
  <parameter name="tstamp_fp_width" value="4" />
  <parameter name="useMDIO" value="true" />
  <parameter name="use_mac_clken" value="false" />
  <parameter name="use_misc_ports" value="true" />
 </module>
 <module name="sys_clk" kind="clock_source" version="20.1" enabled="1">
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <connection
   kind="avalon"
   version="20.1"
   start="jtag_master.master"
   end="mac_0.control_port">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon_streaming"
   version="20.1"
   start="mac_0.receive"
   end="lb_dataplane_0.rx_avalonst" />
 <connection
   kind="avalon_streaming"
   version="20.1"
   start="lb_dataplane_0.tx_avalonst"
   end="mac_0.transmit" />
 <connection kind="clock" version="20.1" start="sys_clk.clk" end="jtag_master.clk" />
 <connection
   kind="clock"
   version="20.1"
   start="sys_clk.clk"
   end="lb_dataplane_0.clk" />
 <connection
   kind="clock"
   version="20.1"
   start="sys_clk.clk"
   end="mac_0.control_port_clock_connection" />
 <connection
   kind="clock"
   version="20.1"
   start="sys_clk.clk"
   end="mac_0.receive_clock_connection" />
 <connection
   kind="clock"
   version="20.1"
   start="sys_clk.clk"
   end="mac_0.transmit_clock_connection" />
 <connection
   kind="reset"
   version="20.1"
   start="sys_clk.clk_reset"
   end="jtag_master.clk_reset" />
 <connection
   kind="reset"
   version="20.1"
   start="sys_clk.clk_reset"
   end="lb_dataplane_0.reset" />
 <connection
   kind="reset"
   version="20.1"
   start="sys_clk.clk_reset"
   end="mac_0.reset_connection" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
