<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3.1"/>
<title>LPCOpen Platform for LPC18XX/43XX microcontrollers: HSADC interrupt support</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="driver.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">LPCOpen Platform for LPC18XX/43XX microcontrollers
   &#160;<span id="projectnumber">18XX43XX</span>
   </div>
   <div id="projectbrief">LPCOpen Platform for the NXP LPC18XX/43XX family of Microcontrollers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">HSADC interrupt support<div class="ingroups"><a class="el" href="group___h_s_a_d_c__18_x_x__43_x_x___u_s_e.html">LPC18xx/43xx High speed ADC driver use examples</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<p><b>HSADC interrupt handler</b><br/>
 HSADC interrupts, when enabled, are routed via the ADCHS_IRQHandler() function on the M4 core and the SPIFI_ADCHS_IRQHandler() function on the M0 core. The handler is created by defining a global function with the handler name.<br/>
 </p>
<pre class="fragment">/* HSADC interrupt handler for the M4 core */
void ADCHS_IRQHandler(void)
{
 /* HSADC interrupt processing */
}
</pre><p><b>Enabling HSADC interrupts</b><br/>
 Once the handler is defined in an application, the HSADC interrupt can be enabled in the NVIC by calling NVIC_EnableIRQ() with the HSADC interrupt ID. For the M4 core, the HSADC interrupt ID is ADCHS_IRQn. For the M0 core, it is ADCHS_IRQn.<br/>
 </p>
<pre class="fragment">    /* Enable HSADC interrupt for the M4 core */
 NVIC_EnableIRQ(ADCHS_IRQn);
</pre><p><b>HSADC interrupt groups</b><br/>
 The HSADC has 2 interrupt groups that share the same software API, but have different mapped interrupt IDs. Interrupt group 0 handles ADC status interrupts (FIFO empty/full, common overrun, descriptor complete, etc.). Interrupt group 1 handles individual channel overrun status and threshold events. When using the HSADC interrupt functions, only use HSADC_INT0_* definitions with group 0 and only use HSADC_INT1_* functions with group 1. Groups are selected as a parameter in the function call.<br/>
 Examples:<br/>
 </p>
<pre class="fragment">    /* Enable FIFO full interrupt (group 0) */
 Chip_HSADC_EnableInts(LPC_ADCHS, 0, HSADC_INT0_FIFO_FULL);

    /* Disable channel 3 overrun interrupt (group 1) */
 Chip_HSADC_EnableInts(LPC_ADCHS, 1, HSADC_INT1_OVERRUN(3));

    /* NOT LEGAL - USING A group 1 interrupt with a group 0 definition! */
 Chip_HSADC_EnableInts(LPC_ADCHS, 1, HSADC_INT0_DSCR_DONE); /* NOT LEGAL */
</pre><p><b>Enabling and disabling interrupts</b><br/>
 Use the <a class="el" href="group___h_s_a_d_c__18_x_x__43_x_x.html#ga24e4d3b6c692290b746f93933e7d8468" title="Enable an interrupt for HSADC interrupt group 0 or 1.">Chip_HSADC_EnableInts()</a> and <a class="el" href="group___h_s_a_d_c__18_x_x__43_x_x.html#ga025dae344ffc8264013d51df110ddd3b" title="Disables an interrupt for HSADC interrupt group 0 or 1.">Chip_HSADC_DisableInts()</a> functions to enable and disable interrupts for the HSADC. You can OR multiple interrupt definitions together to enable or disable more than 1 interrupt at once. The <a class="el" href="group___h_s_a_d_c__18_x_x__43_x_x.html#ga7147bf5e39b3a6d90e949381b950e632" title="Returns enabled interrupt for HSADC interrupt group 0 or 1.">Chip_HSADC_GetEnabledInts()</a> functions can be used to determine which interrupts are enabled for a specific group.<br/>
 </p>
<pre class="fragment">    /* Enable FIFO full and overflow interrupts */
 Chip_HSADC_EnableInts(LPC_ADCHS, 0, (HSADC_INT0_FIFO_OVERFLOW | HSADC_INT0_FIFO_FULL));

    /* Disable overrun interrupts for channels 1-3 interrupts */
 Chip_HSADC_DisableInts(LPC_ADCHS, 1, (HSADC_INT1_OVERRUN(1) | HSADC_INT1_OVERRUN(2) |
  HSADC_INT1_OVERRUN(3)));

 /* Disable all interrupts for group 1 */
 Chip_HSADC_DisableInts(LPC_ADCHS, 1, Chip_HSADC_GetEnabledInts(LPC_ADCHS, 1));
</pre><p><b>Clearing for forcing interrupt status</b><br/>
 HSADC statuses for a group can be determined with the <a class="el" href="group___h_s_a_d_c__18_x_x__43_x_x.html#gabbda546278f45c736514ca6491a7c3fd" title="Returns status for HSADC interrupt group 0 or 1.">Chip_HSADC_GetIntStatus()</a> function. Statuses are latched in the HSADC peripheral and must be cleared. Use the <a class="el" href="group___h_s_a_d_c__18_x_x__43_x_x.html#gae82a73631a4bfab5393ba6468b4624f0" title="Clear a status for HSADC interrupt group 0 or 1.">Chip_HSADC_ClearIntStatus()</a> function to clear a latched status. A status can be forced by calling the <a class="el" href="group___h_s_a_d_c__18_x_x__43_x_x.html#ga4594b318a86bb5a6532fbba4f8f70b2f" title="Sets a status for HSADC interrupt group 0 or 1.">Chip_HSADC_SetIntStatus()</a> function.<br/>
 </p>
<pre class="fragment">    /* Determine if the FIFO is full (tripped) */
 if (Chip_HSADC_GetIntStatus(LPC_ADCHS, 0) &amp; HSADC_INT0_FIFO_FULL) {
  /* FIFO trip point has been reached, clear FIFO trip status */
  Chip_HSADC_ClearIntStatus(LPC_ADCHS, 0, HSADC_INT0_FIFO_FULL);
 }
</pre> </div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu May 15 2014 09:23:23 for LPCOpen Platform for LPC18XX/43XX microcontrollers by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.3.1
</small></address>
</body>
</html>
