# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../src/vhdl/lab1.vhd" \

# Do not sort compile order
nosort
