Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date             : Fri Nov 29 19:37:22 2019
| Host             : Necryotiks running 64-bit Antergos Linux
| Command          : report_power -file CHAR_ROM_DISPLAY_wrapper_power_routed.rpt -pb CHAR_ROM_DISPLAY_wrapper_power_summary_routed.pb -rpx CHAR_ROM_DISPLAY_wrapper_power_routed.rpx
| Design           : CHAR_ROM_DISPLAY_wrapper
| Device           : xc7z007sclg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.555        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.433        |
| Device Static (W)        | 0.122        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 67.1         |
| Junction Temperature (C) | 42.9         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.016 |        7 |       --- |             --- |
| Slice Logic             |     0.002 |     8845 |       --- |             --- |
|   LUT as Logic          |     0.002 |     3680 |     14400 |           25.56 |
|   Register              |    <0.001 |     4221 |     28800 |           14.66 |
|   CARRY4                |    <0.001 |      236 |      4400 |            5.36 |
|   F7/F8 Muxes           |    <0.001 |      122 |     17600 |            0.69 |
|   LUT as Shift Register |    <0.001 |       63 |      6000 |            1.05 |
|   Others                |     0.000 |      176 |       --- |             --- |
| Signals                 |     0.003 |     7180 |       --- |             --- |
| Block RAM               |    <0.001 |        1 |        50 |            2.00 |
| MMCM                    |     0.105 |        1 |         2 |           50.00 |
| DSPs                    |     0.000 |        3 |        66 |            4.55 |
| I/O                     |     0.132 |        8 |       100 |            8.00 |
| PS7                     |     1.174 |        1 |       --- |             --- |
| Static Power            |     0.122 |          |           |                 |
| Total                   |     1.555 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.031 |       0.024 |      0.007 |
| Vccaux    |       1.800 |     0.066 |       0.058 |      0.008 |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.691 |       0.663 |      0.029 |
| Vccpaux   |       1.800 |     0.037 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.350 |     0.321 |       0.319 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       3.300 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                         | Domain                                                                                          | Constraint (ns) |
+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------------+
| CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 |            13.5 |
| CLK_CORE_DRP_I/clk_inst/clk_out2_CHAR_ROM_DISPLAY_clk_wiz_0_0 | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_CHAR_ROM_DISPLAY_clk_wiz_0_0 |             2.7 |
| CLK_CORE_DRP_I/clk_inst/clkfbout_CHAR_ROM_DISPLAY_clk_wiz_0_0 | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_CHAR_ROM_DISPLAY_clk_wiz_0_0 |            50.0 |
| clk_fpga_0                                                    | CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0                                          |            10.0 |
| clk_fpga_0                                                    | CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                             |            10.0 |
+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| CHAR_ROM_DISPLAY_wrapper        |     1.433 |
|   CHAR_ROM_DISPLAY_i            |     1.433 |
|     CHAR_ROM_CONTROLLER_0       |     0.001 |
|     RESOLUTION_CONTROLLER_0     |     0.002 |
|     VGA_controller_0            |     0.001 |
|     clk_wiz_0                   |     0.110 |
|       inst                      |     0.110 |
|     hdmi_tx_0                   |     0.135 |
|     processing_system7_0        |     1.175 |
|       inst                      |     1.175 |
|     ps7_0_axi_periph            |     0.007 |
|       s00_couplers/auto_pc      |     0.004 |
|       s00_couplers/s00_regslice |     0.001 |
+---------------------------------+-----------+


