// Seed: 916771944
module module_0 (
    output wire id_0,
    input wand id_1,
    input supply1 id_2,
    output wand id_3
);
  wire id_5;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    input wor id_2
    , id_15,
    output supply1 id_3,
    output supply0 id_4,
    input wor id_5,
    output wor id_6,
    input uwire id_7,
    input wand id_8,
    output logic id_9,
    input wor id_10,
    input supply0 id_11,
    input wor id_12,
    input uwire id_13
);
  module_0(
      id_6, id_11, id_11, id_4
  );
  wire id_16;
  always @(posedge (id_10)) begin
    id_9 <= 1 - id_13;
  end
endmodule
