5 e 101 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd unary1.vcd -o unary1.cdd -v unary1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" unary1.v 1 25 1
2 1 5 a000a 1 1 1004 0 0 3 1 a
2 2 5 90009 1 1b 1008 1 0 1 18 0 1 0 1 0 0
2 3 5 50005 0 1 1410 0 0 1 1 b
2 4 5 5000a 2 36 a 2 3
2 5 6 a000a 1 1 1004 0 0 3 1 a
2 6 6 90009 1 1d 1008 5 0 1 18 0 1 0 1 0 0
2 7 6 50005 0 1 1410 0 0 1 1 c
2 8 6 5000a 2 36 a 6 7
2 9 7 a000a 1 1 1004 0 0 3 1 a
2 10 7 90009 1 1c 1004 9 0 1 18 0 1 1 0 0 0
2 11 7 50005 0 1 1410 0 0 1 1 d
2 12 7 5000a 2 36 6 10 11
2 13 8 b000b 1 1 1004 0 0 3 1 a
2 14 8 9000a 1 20 1008 13 0 1 18 0 1 0 1 0 0
2 15 8 50005 0 1 1410 0 0 1 1 e
2 16 8 5000b 2 36 a 14 15
2 17 9 a000a 1 1 1004 0 0 3 1 a
2 18 9 90009 1 1e 1004 17 0 1 18 0 1 1 0 0 0
2 19 9 50005 0 1 1410 0 0 1 1 f
2 20 9 5000a 2 36 6 18 19
2 21 10 b000b 1 1 1004 0 0 3 1 a
2 22 10 9000a 1 21 1008 21 0 1 18 0 1 0 1 0 0
2 23 10 50005 0 1 1410 0 0 1 1 g
2 24 10 5000b 2 36 a 22 23
2 25 11 a000a 1 1 1004 0 0 3 1 a
2 26 11 90009 1 1f 1004 25 0 1 18 0 1 1 0 0 0
2 27 11 50005 0 1 1410 0 0 1 1 h
2 28 11 5000a 2 36 6 26 27
2 29 12 b000b 1 1 1004 0 0 3 1 a
2 30 12 9000a 1 22 1008 29 0 1 18 0 1 0 1 0 0
2 31 12 50005 0 1 1410 0 0 1 1 i
2 32 12 5000b 2 36 a 30 31
2 33 13 c000c 1 1 1004 0 0 3 1 a
2 34 13 b000b 1 1e 1004 33 0 1 18 0 1 1 0 0 0
2 35 13 90009 1 1d 1008 34 0 1 18 0 1 0 1 0 0
2 36 13 50005 0 1 1410 0 0 1 1 j
2 37 13 5000d 2 36 a 35 36
1 a 3 7000a 1 0 2 0 3 17 0 7 0 0 0
1 b 5 60005 1 0 0 0 1 17 1 1 0 0 0
1 c 6 60005 1 0 0 0 1 17 1 1 0 0 0
1 d 7 60005 1 0 0 0 1 17 1 1 0 0 0
1 e 8 60005 1 0 0 0 1 17 1 1 0 0 0
1 f 9 60005 1 0 0 0 1 17 1 1 0 0 0
1 g 10 60005 1 0 0 0 1 17 1 1 0 0 0
1 h 11 60005 1 0 0 0 1 17 1 1 0 0 0
1 i 12 60005 1 0 0 0 1 17 1 1 0 0 0
1 j 13 60005 1 0 0 0 1 17 1 1 0 0 0
4 4 f 4 4
4 8 f 8 8
4 12 f 12 12
4 16 f 16 16
4 20 f 20 20
4 24 f 24 24
4 28 f 28 28
4 32 f 32 32
4 37 f 37 37
3 1 main.$u0 "main.$u0" unary1.v 0 23 1
