Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date             : Tue Mar 12 02:56:35 2024
| Host             : artti-desktop running 64-bit Ubuntu 22.04.4 LTS
| Command          : report_power -file finn_design_wrapper_power_routed.rpt -pb finn_design_wrapper_power_summary_routed.pb -rpx finn_design_wrapper_power_routed.rpx
| Design           : finn_design_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 299.494 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 298.438                           |
| Device Static (W)        | 1.057                             |
| Effective TJA (C/W)      | 11.5                              |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |   141.520 |    42261 |       --- |             --- |
|   LUT as Logic           |   130.432 |    13317 |     53200 |           25.03 |
|   F7/F8 Muxes            |     6.251 |     3524 |     53200 |            6.62 |
|   CARRY4                 |     3.549 |     1775 |     13300 |           13.35 |
|   Register               |     1.260 |    19699 |    106400 |           18.51 |
|   LUT as Distributed RAM |     0.020 |      180 |     17400 |            1.03 |
|   LUT as Shift Register  |     0.008 |      264 |     17400 |            1.52 |
|   Others                 |     0.000 |      136 |       --- |             --- |
| Signals                  |   156.274 |    26301 |       --- |             --- |
| Block RAM                |     0.644 |     10.5 |       140 |            7.50 |
| Static Power             |     1.057 |          |           |                 |
| Total                    |   299.494 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |   298.691 |     298.386 |      0.306 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.100 |       0.000 |      0.100 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.090 |       0.052 |      0.038 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                             |
+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks         | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                                    |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                   |                                                                                                                    |
|                             |            |                                                |                                                                                                                    |
| Overall confidence level    | Low        |                                                |                                                                                                                    |
+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------+-----------+
| Name                                  | Power (W) |
+---------------------------------------+-----------+
| finn_design_wrapper                   |   298.438 |
|   finn_design_i                       |   298.438 |
|     ConvolutionInputGenerator_0       |     6.157 |
|       inst                            |     6.157 |
|     FMPadding_Batch_0                 |     0.374 |
|       inst                            |     0.374 |
|     LabelSelect_Batch_0               |     0.682 |
|       inst                            |     0.682 |
|     MatrixVectorActivation_0          |    58.138 |
|       inst                            |    58.138 |
|     MatrixVectorActivation_1          |    55.264 |
|       inst                            |    55.264 |
|     MatrixVectorActivation_2          |   175.002 |
|       inst                            |   175.002 |
|     StreamingDataWidthConverter_rtl_0 |     0.087 |
|       inst                            |     0.087 |
|     StreamingDataWidthConverter_rtl_1 |     0.048 |
|       inst                            |     0.048 |
|     StreamingFIFO_0                   |     1.216 |
|       inst                            |     1.216 |
|     StreamingFIFO_1                   |     0.541 |
|       fifo                            |     0.541 |
|     StreamingFIFO_2                   |     0.398 |
|       fifo                            |     0.398 |
|     StreamingFIFO_3                   |     0.449 |
|       fifo                            |     0.449 |
|     StreamingFIFO_4                   |     0.021 |
|       inst                            |     0.021 |
|     StreamingFIFO_6                   |     0.062 |
|       inst                            |     0.062 |
+---------------------------------------+-----------+


