Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Wed Dec 25 16:23:31 2024
| Host             : HUNTER running 64-bit major release  (build 9200)
| Command          : report_power -file ARMSOC_TOP_power_routed.rpt -pb ARMSOC_TOP_power_summary_routed.pb -rpx ARMSOC_TOP_power_routed.rpx
| Design           : ARMSOC_TOP
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.365        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.266        |
| Device Static (W)        | 0.099        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.3         |
| Junction Temperature (C) | 26.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.011 |       12 |       --- |             --- |
| Slice Logic              |     0.007 |    23860 |       --- |             --- |
|   LUT as Logic           |     0.007 |    15508 |     63400 |           24.46 |
|   CARRY4                 |    <0.001 |      332 |     15850 |            2.09 |
|   Register               |    <0.001 |     5896 |    126800 |            4.65 |
|   F7/F8 Muxes            |    <0.001 |       24 |     63400 |            0.04 |
|   LUT as Distributed RAM |    <0.001 |       16 |     19000 |            0.08 |
|   Others                 |     0.000 |       52 |       --- |             --- |
| Signals                  |     0.010 |    21262 |       --- |             --- |
| Block RAM                |     0.015 |     25.5 |       135 |           18.89 |
| MMCM                     |     0.221 |        2 |         6 |           33.33 |
| DSPs                     |    <0.001 |        3 |       240 |            1.25 |
| I/O                      |    <0.001 |       34 |       210 |           16.19 |
| Static Power             |     0.099 |          |           |                 |
| Total                    |     0.365 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.060 |       0.043 |      0.016 |
| Vccaux    |       1.800 |     0.141 |       0.123 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+---------------------------------+-----------------+
| Clock              | Domain                          | Constraint (ns) |
+--------------------+---------------------------------+-----------------+
| CLK                | CLK                             |            10.0 |
| clk_out1_clk_25M_1 | u_clk_25M/inst/clk_out1_clk_25M |            40.0 |
| clk_out1_clk_50M   | clk_50                          |            20.0 |
| clk_out1_clk_50M   | u_clk_50M/inst/clk_out1_clk_50M |            20.0 |
| clk_out1_clk_50M_1 | clk_50                          |            20.0 |
| clk_out1_clk_50M_1 | u_clk_50M/inst/clk_out1_clk_50M |            20.0 |
| clkfbout_clk_25M_1 | u_clk_25M/inst/clkfbout_clk_25M |            20.0 |
| clkfbout_clk_50M   | u_clk_50M/inst/clkfbout_clk_50M |            10.0 |
| clkfbout_clk_50M_1 | u_clk_50M/inst/clkfbout_clk_50M |            10.0 |
| dbg_tck_pin        | TCK                             |            40.0 |
| sys_clk_pin        | CLK                             |            10.0 |
+--------------------+---------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| ARMSOC_TOP              |     0.266 |
|   uAHB2RAM              |     0.004 |
|   uAHB2ROM              |     0.004 |
|   uAHBVGA               |     0.009 |
|     uVGAInterface       |     0.001 |
|     uvga_console        |     0.001 |
|     uvga_image          |     0.006 |
|       uimage_ram        |     0.006 |
|   u_CORTEXM3INTEGRATION |     0.026 |
|     u_cortexm3ds_logic  |     0.026 |
|   u_clk_25M             |     0.116 |
|     inst                |     0.116 |
|   u_clk_50M             |     0.106 |
|     inst                |     0.106 |
+-------------------------+-----------+


