
---------- Begin Simulation Statistics ----------
final_tick                               392024360000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 326299                       # Simulator instruction rate (inst/s)
host_mem_usage                                 722816                       # Number of bytes of host memory used
host_op_rate                                   326311                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   306.47                       # Real time elapsed on the host
host_tick_rate                             1279172636                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003637                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.392024                       # Number of seconds simulated
sim_ticks                                392024360000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.569464                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  596904                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               599485                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               867                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            599680                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                163                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             363                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              200                       # Number of indirect misses.
system.cpu.branchPred.lookups                  601668                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     570                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          112                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003637                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.920244                       # CPI: cycles per instruction
system.cpu.discardedOps                          2603                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49410743                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36900761                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094321                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       269989060                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.255086                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        392024360                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50006957     50.01%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               36900878     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095693     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003637                       # Class of committed instruction
system.cpu.tickCycles                       122035300                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2844957                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5821561                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2972003                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          574                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5948675                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            575                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 392024360000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                922                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2844633                       # Transaction distribution
system.membus.trans_dist::CleanEvict              324                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2975682                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2975682                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           922                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8798165                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8798165                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    186279584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               186279584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2976604                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2976604    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2976604                       # Request fanout histogram
system.membus.respLayer1.occupancy         9720343500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11510827000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 392024360000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               990                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5816244                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          240                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1050                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2975683                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2975682                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           814                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          176                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1868                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8923479                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8925347                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        33728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    190319008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              190352736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2845532                       # Total snoops (count)
system.tol2bus.snoopTraffic                  91028256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5822205                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000103                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010176                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5821605     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    599      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5822205                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8920526000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5951719996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1628999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 392024360000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   54                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    9                       # number of demand (read+write) hits
system.l2.demand_hits::total                       63                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  54                       # number of overall hits
system.l2.overall_hits::.cpu.data                   9                       # number of overall hits
system.l2.overall_hits::total                      63                       # number of overall hits
system.l2.demand_misses::.cpu.inst                760                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2975850                       # number of demand (read+write) misses
system.l2.demand_misses::total                2976610                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               760                       # number of overall misses
system.l2.overall_misses::.cpu.data           2975850                       # number of overall misses
system.l2.overall_misses::total               2976610                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     73481000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 288983190000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     289056671000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     73481000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 288983190000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    289056671000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              814                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2975859                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2976673                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             814                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2975859                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2976673                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.933661                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999997                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999979                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.933661                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999997                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999979                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96685.526316                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 97109.461162                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97109.352922                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96685.526316                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 97109.461162                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97109.352922                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2844633                       # number of writebacks
system.l2.writebacks::total                   2844633                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           759                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2975846                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2976605                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          759                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2975846                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2976605                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     58224000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 229465953000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 229524177000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     58224000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 229465953000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 229524177000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.932432                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999996                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999977                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.932432                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999996                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999977                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76711.462451                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77109.485168                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77109.383677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76711.462451                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77109.485168                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77109.383677                       # average overall mshr miss latency
system.l2.replacements                        2845532                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2971611                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2971611                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2971611                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2971611                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          234                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              234                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          234                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          234                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data         2975683                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2975683                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 288965342000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  288965342000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2975683                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2975683                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 97108.913147                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97108.913147                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2975683                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2975683                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 229451702000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 229451702000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77108.919868                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77108.919868                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             54                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 54                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          760                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              760                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     73481000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     73481000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          814                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            814                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.933661                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.933661                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96685.526316                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96685.526316                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          759                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          759                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     58224000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     58224000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.932432                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.932432                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76711.462451                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76711.462451                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             9                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 9                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          167                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             167                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     17848000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     17848000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          176                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           176                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.948864                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.948864                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106874.251497                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106874.251497                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          163                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          163                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     14251000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     14251000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.926136                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.926136                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87429.447853                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87429.447853                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 392024360000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 128233.518166                       # Cycle average of tags in use
system.l2.tags.total_refs                     5948645                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2976604                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.998467                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        31.930307                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     128201.587858                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.978100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978344                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          683                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6828                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        68286                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        55200                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  98155020                       # Number of tag accesses
system.l2.tags.data_accesses                 98155020                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 392024360000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          24288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95227040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95251328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        24288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         24288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     91028256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        91028256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             759                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2975845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2976604                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2844633                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2844633                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             61955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         242911027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             242972983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        61955                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            61955                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      232200509                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            232200509                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      232200509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            61955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        242911027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            475173492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1422333.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       759.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2975845.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001204126500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        88894                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        88894                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8809624                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1333423                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2976604                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2844633                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2976604                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2844633                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1422300                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            186081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            185912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            185964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            185998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            186179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            186139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            186119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            186147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            186258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            186131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           186086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           185894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           185961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           185889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           185896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           185950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             88876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             88857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             88847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             88901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             88961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            88906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            88836                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  21115516500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                14883020000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             76926841500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7093.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25843.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2734052                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1322296                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               2976604                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              2844633                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2976456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  88895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  88895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  88895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  88895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  88894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  88894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  88894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  88894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  88894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  88894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  88894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  88894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  88894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  88894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  88894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  88894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       342567                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    821.824776                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   713.780466                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   305.897641                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        11172      3.26%      3.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14879      4.34%      7.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        18814      5.49%     13.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22236      6.49%     19.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7711      2.25%     21.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        33316      9.73%     31.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9337      2.73%     34.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11125      3.25%     37.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       213977     62.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       342567                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        88894                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.484768                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.006552                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    426.881630                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        88892    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::126976-131071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         88894                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        88894                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000090                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000085                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.013416                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            88890    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         88894                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              190502656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                91027968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95251328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             91028256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       485.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       232.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    242.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    232.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  392024302000                       # Total gap between requests
system.mem_ctrls.avgGap                      67343.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        24288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95227040                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     45513984                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 61955.333592024741                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 242911027.263713896275                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 116099887.262107893825                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          759                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2975845                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2844633                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19289000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  76907552500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9252294829750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25413.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25843.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3252544.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1222596480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            649821645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10624784100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3711367800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30945894720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      90663907020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      74188800960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       212007172725                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        540.801017                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 190627196500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13090480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 188306683500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1223339040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            650220120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         10628168460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3713100840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30945894720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      90684742800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      74171255040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       212016721020                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        540.825374                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 190581088000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13090480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 188352792000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    392024360000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 392024360000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9530383                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9530383                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9530383                       # number of overall hits
system.cpu.icache.overall_hits::total         9530383                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          814                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            814                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          814                       # number of overall misses
system.cpu.icache.overall_misses::total           814                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     78711000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     78711000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     78711000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     78711000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9531197                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9531197                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9531197                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9531197                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000085                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000085                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000085                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000085                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 96696.560197                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 96696.560197                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 96696.560197                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 96696.560197                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          240                       # number of writebacks
system.cpu.icache.writebacks::total               240                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          814                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          814                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          814                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          814                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     77083000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     77083000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     77083000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     77083000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000085                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000085                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000085                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000085                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 94696.560197                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 94696.560197                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 94696.560197                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 94696.560197                       # average overall mshr miss latency
system.cpu.icache.replacements                    240                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9530383                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9530383                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          814                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           814                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     78711000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     78711000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9531197                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9531197                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000085                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000085                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 96696.560197                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 96696.560197                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          814                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          814                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     77083000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     77083000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 94696.560197                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 94696.560197                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 392024360000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           573.929195                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9531197                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               814                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11709.087224                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   573.929195                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.560478                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.560478                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          574                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          574                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.560547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19063208                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19063208                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 392024360000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 392024360000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 392024360000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     42855166                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42855166                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     42855195                       # number of overall hits
system.cpu.dcache.overall_hits::total        42855195                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5951482                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5951482                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5951505                       # number of overall misses
system.cpu.dcache.overall_misses::total       5951505                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 573182739000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 573182739000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 573182739000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 573182739000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48806648                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48806648                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48806700                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48806700                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.121940                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.121940                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.121940                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.121940                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 96309.245159                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 96309.245159                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 96308.872966                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 96308.872966                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2971611                       # number of writebacks
system.cpu.dcache.writebacks::total           2971611                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2975647                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2975647                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2975647                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2975647                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2975835                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2975835                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2975858                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2975858                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 297907944000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 297907944000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 297910884000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 297910884000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.060972                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060972                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.060972                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060972                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 100109.026206                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 100109.026206                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 100109.240427                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 100109.240427                       # average overall mshr miss latency
system.cpu.dcache.replacements                2971762                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35710875                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35710875                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          159                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           159                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16728000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16728000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35711034                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35711034                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 105207.547170                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 105207.547170                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          152                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          152                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     15555000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     15555000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 102335.526316                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 102335.526316                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7144291                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7144291                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5951323                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5951323                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 573166011000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 573166011000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095614                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095614                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.454452                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.454452                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 96309.007426                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 96309.007426                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2975640                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2975640                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2975683                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2975683                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 297892389000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 297892389000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.227227                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.227227                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 100108.912475                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 100108.912475                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           23                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           23                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.442308                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.442308                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           23                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           23                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2940000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2940000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.442308                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.442308                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 127826.086957                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 127826.086957                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 392024360000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4092.396658                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            45831080                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2975858                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.400963                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4092.396658                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999120                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999120                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          684                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3335                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         198202770                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        198202770                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 392024360000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 392024360000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
