Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot motor_driver_tb_behav xil_defaultlib.motor_driver_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SW' [C:/Users/dirkt/Documents/School/Project Lab 1/project-lab-1/code/Vivaldo Projects/BAYSYS3_Program/BAYSYS3_Program.srcs/sim_1/new/motor_driver_tb.v:29]
WARNING: [VRFC 10-5021] port 'current_level' is not connected on this instance [C:/Users/dirkt/Documents/School/Project Lab 1/project-lab-1/code/Vivaldo Projects/BAYSYS3_Program/BAYSYS3_Program.srcs/sim_1/new/motor_driver_tb.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.motor_driver_top
Compiling module xil_defaultlib.motor_driver_tb
Compiling module xil_defaultlib.glbl
