{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1689724820542 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1689724820542 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 18 17:00:20 2023 " "Processing started: Tue Jul 18 17:00:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1689724820542 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1689724820542 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CEG3156Lab2 -c CEG3156Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CEG3156Lab2 -c CEG3156Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1689724820542 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1689724820796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twobitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twobitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twoBitRegister-structural " "Found design unit 1: twoBitRegister-structural" {  } { { "twoBitRegister.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/twoBitRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821051 ""} { "Info" "ISGN_ENTITY_NAME" "1 twoBitRegister " "Found entity 1: twoBitRegister" {  } { { "twoBitRegister.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/twoBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file threebitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitRegister-structural " "Found design unit 1: threeBitRegister-structural" {  } { { "threeBitRegister.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/threeBitRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821054 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitRegister " "Found entity 1: threeBitRegister" {  } { { "threeBitRegister.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/threeBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwobitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file thirtytwobitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 thirtyTwoBitRegister-structural " "Found design unit 1: thirtyTwoBitRegister-structural" {  } { { "thirtyTwoBitRegister.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/thirtyTwoBitRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821056 ""} { "Info" "ISGN_ENTITY_NAME" "1 thirtyTwoBitRegister " "Found entity 1: thirtyTwoBitRegister" {  } { { "thirtyTwoBitRegister.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/thirtyTwoBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processortoplevelentity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processortoplevelentity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProcessorTopLevelEntity-Structural " "Found design unit 1: ProcessorTopLevelEntity-Structural" {  } { { "ProcessorTopLevelEntity.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/ProcessorTopLevelEntity.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821059 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProcessorTopLevelEntity " "Found entity 1: ProcessorTopLevelEntity" {  } { { "ProcessorTopLevelEntity.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/ProcessorTopLevelEntity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wbregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_wbregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_WBRegister-structural " "Found design unit 1: MEM_WBRegister-structural" {  } { { "MEM_WBRegister.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/MEM_WBRegister.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821061 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_WBRegister " "Found entity 1: MEM_WBRegister" {  } { { "MEM_WBRegister.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/MEM_WBRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_idregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_idregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_IDRegister-structural " "Found design unit 1: IF_IDRegister-structural" {  } { { "IF_IDRegister.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/IF_IDRegister.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821063 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_IDRegister " "Found entity 1: IF_IDRegister" {  } { { "IF_IDRegister.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/IF_IDRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_exregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_exregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_EXRegister-structural " "Found design unit 1: ID_EXRegister-structural" {  } { { "ID_EXRegister.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/ID_EXRegister.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821065 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_EXRegister " "Found entity 1: ID_EXRegister" {  } { { "ID_EXRegister.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/ID_EXRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitRegister-structural " "Found design unit 1: fourBitRegister-structural" {  } { { "fourBitRegister.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/fourBitRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821066 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitRegister " "Found entity 1: fourBitRegister" {  } { { "fourBitRegister.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/fourBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file forwardingunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwardingUnit-rtl " "Found design unit 1: forwardingUnit-rtl" {  } { { "forwardingUnit.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/forwardingUnit.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821068 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwardingUnit " "Found entity 1: forwardingUnit" {  } { { "forwardingUnit.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/forwardingUnit.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fivebitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fiveBitRegister-structural " "Found design unit 1: fiveBitRegister-structural" {  } { { "fiveBitRegister.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/fiveBitRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821070 ""} { "Info" "ISGN_ENTITY_NAME" "1 fiveBitRegister " "Found entity 1: fiveBitRegister" {  } { { "fiveBitRegister.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/fiveBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_memregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_memregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_MEMRegister-structural " "Found design unit 1: EX_MEMRegister-structural" {  } { { "EX_MEMRegister.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/EX_MEMRegister.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821072 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_MEMRegister " "Found entity 1: EX_MEMRegister" {  } { { "EX_MEMRegister.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/EX_MEMRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "clk_div.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/clk_div.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821074 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/clk_div.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enasdff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enasdff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enASdFF-rtl " "Found design unit 1: enASdFF-rtl" {  } { { "enASdFF.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/enASdFF.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821075 ""} { "Info" "ISGN_ENTITY_NAME" "1 enASdFF " "Found entity 1: enASdFF" {  } { { "enASdFF.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/enASdFF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enARdFF_2.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/enARdFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821077 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enARdFF_2.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/enARdFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitsubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitsubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitSubtractor-rtl " "Found design unit 1: oneBitSubtractor-rtl" {  } { { "oneBitSubtractor.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/oneBitSubtractor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821079 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitSubtractor " "Found entity 1: oneBitSubtractor" {  } { { "oneBitSubtractor.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/oneBitSubtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleft2unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftLeft2Unit-rtl " "Found design unit 1: shiftLeft2Unit-rtl" {  } { { "shiftLeft2Unit.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/shiftLeft2Unit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821080 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft2Unit " "Found entity 1: shiftLeft2Unit" {  } { { "shiftLeft2Unit.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/shiftLeft2Unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextendunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextendunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signExtendUnit-rtl " "Found design unit 1: signExtendUnit-rtl" {  } { { "signExtendUnit.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/signExtendUnit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821082 ""} { "Info" "ISGN_ENTITY_NAME" "1 signExtendUnit " "Found entity 1: signExtendUnit" {  } { { "signExtendUnit.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/signExtendUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitRegister-structural " "Found design unit 1: eightBitRegister-structural" {  } { { "eightBitRegister.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/eightBitRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821084 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRegister " "Found entity 1: eightBitRegister" {  } { { "eightBitRegister.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/eightBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-structural " "Found design unit 1: registerFile-structural" {  } { { "registerFile.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/registerFile.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821086 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/registerFile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitsubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitsubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitSubtractor-structural " "Found design unit 1: eightBitSubtractor-structural" {  } { { "eightBitSubtractor.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/eightBitSubtractor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821088 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitSubtractor " "Found entity 1: eightBitSubtractor" {  } { { "eightBitSubtractor.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/eightBitSubtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitAdder-structural " "Found design unit 1: eightBitAdder-structural" {  } { { "eightBitAdder.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/eightBitAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821089 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitAdder " "Found entity 1: eightBitAdder" {  } { { "eightBitAdder.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/eightBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-rtl " "Found design unit 1: mux2x1-rtl" {  } { { "mux2x1.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/mux2x1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821091 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/mux2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcadder8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcadder8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcAdder8Bit-structural " "Found design unit 1: pcAdder8Bit-structural" {  } { { "pcAdder8Bit.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pcAdder8Bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821093 ""} { "Info" "ISGN_ENTITY_NAME" "1 pcAdder8Bit " "Found entity 1: pcAdder8Bit" {  } { { "pcAdder8Bit.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pcAdder8Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aluControlUnit-rtl " "Found design unit 1: aluControlUnit-rtl" {  } { { "aluControlUnit.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/aluControlUnit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821094 ""} { "Info" "ISGN_ENTITY_NAME" "1 aluControlUnit " "Found entity 1: aluControlUnit" {  } { { "aluControlUnit.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/aluControlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dFF_2-rtl " "Found design unit 1: dFF_2-rtl" {  } { { "dFF_2.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/dFF_2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821096 ""} { "Info" "ISGN_ENTITY_NAME" "1 dFF_2 " "Found entity 1: dFF_2" {  } { { "dFF_2.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/dFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdder-rtl " "Found design unit 1: oneBitAdder-rtl" {  } { { "onebitadder.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/onebitadder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821098 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdder " "Found entity 1: oneBitAdder" {  } { { "onebitadder.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/onebitadder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threetoeightdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file threetoeightdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeToEightDecoder-Structural " "Found design unit 1: threeToEightDecoder-Structural" {  } { { "threeToEightDecoder.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/threeToEightDecoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821100 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeToEightDecoder " "Found entity 1: threeToEightDecoder" {  } { { "threeToEightDecoder.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/threeToEightDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1eightbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8x1eightbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8x1EightBit-Structural " "Found design unit 1: mux8x1EightBit-Structural" {  } { { "mux8x1EightBit.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/mux8x1EightBit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821101 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8x1EightBit " "Found entity 1: mux8x1EightBit" {  } { { "mux8x1EightBit.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/mux8x1EightBit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controllogicunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controllogicunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlLogicUnit-rtl " "Found design unit 1: controlLogicUnit-rtl" {  } { { "controlLogicUnit.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/controlLogicUnit.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821103 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlLogicUnit " "Found entity 1: controlLogicUnit" {  } { { "controlLogicUnit.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/controlLogicUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionMemory-structural " "Found design unit 1: instructionMemory-structural" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/instructionMemory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821105 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/instructionMemory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataMemory-structural " "Found design unit 1: dataMemory-structural" {  } { { "dataMemory.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/dataMemory.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821107 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/dataMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux7x7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux7x7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux7x7-structural " "Found design unit 1: mux7x7-structural" {  } { { "mux7x7.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/mux7x7.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821109 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux7x7 " "Found entity 1: mux7x7" {  } { { "mux7x7.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/mux7x7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8x8-structural " "Found design unit 1: mux8x8-structural" {  } { { "mux8x8.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/mux8x8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821110 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8x8 " "Found entity 1: mux8x8" {  } { { "mux8x8.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/mux8x8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5x5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux5x5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux5x5-structural " "Found design unit 1: mux5x5-structural" {  } { { "mux5x5.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/mux5x5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821112 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux5x5 " "Found entity 1: mux5x5" {  } { { "mux5x5.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/mux5x5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alumain.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alumain.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUmain-structural " "Found design unit 1: ALUmain-structural" {  } { { "ALUmain.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/ALUmain.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821114 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUmain " "Found entity 1: ALUmain" {  } { { "ALUmain.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/ALUmain.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "onebitcomparator.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/onebitcomparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821116 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "onebitcomparator.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/onebitcomparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eighBitComparator-rtl " "Found design unit 1: eighBitComparator-rtl" {  } { { "eightBitComparator.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/eightBitComparator.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821117 ""} { "Info" "ISGN_ENTITY_NAME" "1 eighBitComparator " "Found entity 1: eighBitComparator" {  } { { "eightBitComparator.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/eightBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcRegister-structural " "Found design unit 1: pcRegister-structural" {  } { { "pcRegister.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pcRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821119 ""} { "Info" "ISGN_ENTITY_NAME" "1 pcRegister " "Found entity 1: pcRegister" {  } { { "pcRegister.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pcRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazarddetectionunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hazarddetectionunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HazardDetectionUnit-structural " "Found design unit 1: HazardDetectionUnit-structural" {  } { { "HazardDetectionUnit.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/HazardDetectionUnit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821121 ""} { "Info" "ISGN_ENTITY_NAME" "1 HazardDetectionUnit " "Found entity 1: HazardDetectionUnit" {  } { { "HazardDetectionUnit.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/HazardDetectionUnit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinedproc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipelinedproc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipelinedProc-structural " "Found design unit 1: pipelinedProc-structural" {  } { { "pipelinedProc.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pipelinedProc.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821123 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipelinedProc " "Found entity 1: pipelinedProc" {  } { { "pipelinedProc.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pipelinedProc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux9bit2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux9bit2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux9bit2x1-structural " "Found design unit 1: mux9bit2x1-structural" {  } { { "mux9bit2x1.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/mux9bit2x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821125 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux9bit2x1 " "Found entity 1: mux9bit2x1" {  } { { "mux9bit2x1.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/mux9bit2x1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8bit3x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8bit3x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8bit3x1-structural " "Found design unit 1: mux8bit3x1-structural" {  } { { "mux8bit3x1.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/mux8bit3x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821127 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8bit3x1 " "Found entity 1: mux8bit3x1" {  } { { "mux8bit3x1.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/mux8bit3x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3x1-rtl " "Found design unit 1: mux3x1-rtl" {  } { { "mux3x1.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/mux3x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821129 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3x1 " "Found entity 1: mux3x1" {  } { { "mux3x1.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/mux3x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821129 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipelinedProc " "Elaborating entity \"pipelinedProc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1689724821271 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcWrite pipelinedProc.vhd(31) " "Verilog HDL or VHDL warning at pipelinedProc.vhd(31): object \"pcWrite\" assigned a value but never read" {  } { { "pipelinedProc.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pipelinedProc.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689724821273 "|pipelinedProc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "branchNE_conn pipelinedProc.vhd(38) " "Verilog HDL or VHDL warning at pipelinedProc.vhd(38): object \"branchNE_conn\" assigned a value but never read" {  } { { "pipelinedProc.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pipelinedProc.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689724821273 "|pipelinedProc"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "regWrite_conn pipelinedProc.vhd(38) " "VHDL Signal Declaration warning at pipelinedProc.vhd(38): used explicit default value for signal \"regWrite_conn\" because signal was never assigned a value" {  } { { "pipelinedProc.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pipelinedProc.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1689724821273 "|pipelinedProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "exMem_regMuxOut pipelinedProc.vhd(50) " "VHDL Signal Declaration warning at pipelinedProc.vhd(50): used implicit default value for signal \"exMem_regMuxOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pipelinedProc.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pipelinedProc.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1689724821273 "|pipelinedProc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IDEX_EX pipelinedProc.vhd(86) " "Verilog HDL or VHDL warning at pipelinedProc.vhd(86): object \"IDEX_EX\" assigned a value but never read" {  } { { "pipelinedProc.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pipelinedProc.vhd" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689724821273 "|pipelinedProc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXMEM_M pipelinedProc.vhd(97) " "Verilog HDL or VHDL warning at pipelinedProc.vhd(97): object \"EXMEM_M\" assigned a value but never read" {  } { { "pipelinedProc.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pipelinedProc.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689724821273 "|pipelinedProc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXMEM_aluZero pipelinedProc.vhd(100) " "Verilog HDL or VHDL warning at pipelinedProc.vhd(100): object \"EXMEM_aluZero\" assigned a value but never read" {  } { { "pipelinedProc.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pipelinedProc.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689724821273 "|pipelinedProc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcRegister pcRegister:pcReg " "Elaborating entity \"pcRegister\" for hierarchy \"pcRegister:pcReg\"" {  } { { "pipelinedProc.vhd" "pcReg" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pipelinedProc.vhd" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitRegister pcRegister:pcReg\|eightBitRegister:pcVal " "Elaborating entity \"eightBitRegister\" for hierarchy \"pcRegister:pcReg\|eightBitRegister:pcVal\"" {  } { { "pcRegister.vhd" "pcVal" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pcRegister.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821275 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "notOutputs eightBitRegister.vhd(16) " "Verilog HDL or VHDL warning at eightBitRegister.vhd(16): object \"notOutputs\" assigned a value but never read" {  } { { "eightBitRegister.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/eightBitRegister.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689724821276 "|pipelinedProc|pcRegister:pcReg|eightBitRegister:pcVal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 pcRegister:pcReg\|eightBitRegister:pcVal\|enARdFF_2:bit0 " "Elaborating entity \"enARdFF_2\" for hierarchy \"pcRegister:pcReg\|eightBitRegister:pcVal\|enARdFF_2:bit0\"" {  } { { "eightBitRegister.vhd" "bit0" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/eightBitRegister.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:instructionMem " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:instructionMem\"" {  } { { "pipelinedProc.vhd" "instructionMem" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pipelinedProc.vhd" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborating entity \"LPM_ROM\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "instructionMemory.vhd" "instructionMem" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/instructionMemory.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821295 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborated megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/instructionMemory.vhd" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689724821296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Instantiated megafunction \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/instructionMemory.mif " "Parameter \"LPM_FILE\" = \"C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/instructionMemory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821296 ""}  } { { "instructionMemory.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/instructionMemory.vhd" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1689724821296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821316 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborated megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\", which is child of megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "instructionMemory.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/instructionMemory.vhd" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821339 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborated megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "altrom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "instructionMemory.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/instructionMemory.vhd" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d951.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d951.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d951 " "Found entity 1: altsyncram_d951" {  } { { "db/altsyncram_d951.tdf" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/db/altsyncram_d951.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d951 instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\|altsyncram_d951:auto_generated " "Elaborating entity \"altsyncram_d951\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\|altsyncram_d951:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitAdder eightBitAdder:pcPlus4Adder " "Elaborating entity \"eightBitAdder\" for hierarchy \"eightBitAdder:pcPlus4Adder\"" {  } { { "pipelinedProc.vhd" "pcPlus4Adder" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pipelinedProc.vhd" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitAdder eightBitAdder:pcPlus4Adder\|oneBitAdder:MSB " "Elaborating entity \"oneBitAdder\" for hierarchy \"eightBitAdder:pcPlus4Adder\|oneBitAdder:MSB\"" {  } { { "eightBitAdder.vhd" "MSB" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/eightBitAdder.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_IDRegister IF_IDRegister:IFIDBuffer " "Elaborating entity \"IF_IDRegister\" for hierarchy \"IF_IDRegister:IFIDBuffer\"" {  } { { "pipelinedProc.vhd" "IFIDBuffer" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pipelinedProc.vhd" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirtyTwoBitRegister IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut " "Elaborating entity \"thirtyTwoBitRegister\" for hierarchy \"IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\"" {  } { { "IF_IDRegister.vhd" "instructionOut" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/IF_IDRegister.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821432 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "notOutputs thirtyTwoBitRegister.vhd(16) " "Verilog HDL or VHDL warning at thirtyTwoBitRegister.vhd(16): object \"notOutputs\" assigned a value but never read" {  } { { "thirtyTwoBitRegister.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/thirtyTwoBitRegister.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689724821433 "|pipelinedProc|IF_IDRegister:IFIDBuffer|thirtyTwoBitRegister:instructionOut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x8 mux8x8:muxPC " "Elaborating entity \"mux8x8\" for hierarchy \"mux8x8:muxPC\"" {  } { { "pipelinedProc.vhd" "muxPC" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pipelinedProc.vhd" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux8x8:muxPC\|mux2x1:msb " "Elaborating entity \"mux2x1\" for hierarchy \"mux8x8:muxPC\|mux2x1:msb\"" {  } { { "mux8x8.vhd" "msb" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/mux8x8.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:regFile " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:regFile\"" {  } { { "pipelinedProc.vhd" "regFile" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pipelinedProc.vhd" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threeToEightDecoder registerFile:regFile\|threeToEightDecoder:writeDecoder " "Elaborating entity \"threeToEightDecoder\" for hierarchy \"registerFile:regFile\|threeToEightDecoder:writeDecoder\"" {  } { { "registerFile.vhd" "writeDecoder" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/registerFile.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1EightBit registerFile:regFile\|mux8x1EightBit:readRegister1 " "Elaborating entity \"mux8x1EightBit\" for hierarchy \"registerFile:regFile\|mux8x1EightBit:readRegister1\"" {  } { { "registerFile.vhd" "readRegister1" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/registerFile.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux9bit2x1 mux9bit2x1:ctrlMux " "Elaborating entity \"mux9bit2x1\" for hierarchy \"mux9bit2x1:ctrlMux\"" {  } { { "pipelinedProc.vhd" "ctrlMux" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pipelinedProc.vhd" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlLogicUnit controlLogicUnit:controlUnit " "Elaborating entity \"controlLogicUnit\" for hierarchy \"controlLogicUnit:controlUnit\"" {  } { { "pipelinedProc.vhd" "controlUnit" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pipelinedProc.vhd" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821513 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "EX\[2\] controlLogicUnit.vhd(26) " "Using initial value X (don't care) for net \"EX\[2\]\" at controlLogicUnit.vhd(26)" {  } { { "controlLogicUnit.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/controlLogicUnit.vhd" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689724821514 "|pipelinedProc|controlLogicUnit:controlUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EXRegister ID_EXRegister:IDEXBuffer " "Elaborating entity \"ID_EXRegister\" for hierarchy \"ID_EXRegister:IDEXBuffer\"" {  } { { "pipelinedProc.vhd" "IDEXBuffer" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pipelinedProc.vhd" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoBitRegister ID_EXRegister:IDEXBuffer\|twoBitRegister:WBSignalsOut " "Elaborating entity \"twoBitRegister\" for hierarchy \"ID_EXRegister:IDEXBuffer\|twoBitRegister:WBSignalsOut\"" {  } { { "ID_EXRegister.vhd" "WBSignalsOut" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/ID_EXRegister.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821524 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "notOutputs twoBitRegister.vhd(16) " "Verilog HDL or VHDL warning at twoBitRegister.vhd(16): object \"notOutputs\" assigned a value but never read" {  } { { "twoBitRegister.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/twoBitRegister.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689724821526 "|pipelinedProc|ID_EXRegister:IDEXBuffer|twoBitRegister:WBSignalsOut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threeBitRegister ID_EXRegister:IDEXBuffer\|threeBitRegister:MSignalsOut " "Elaborating entity \"threeBitRegister\" for hierarchy \"ID_EXRegister:IDEXBuffer\|threeBitRegister:MSignalsOut\"" {  } { { "ID_EXRegister.vhd" "MSignalsOut" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/ID_EXRegister.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821527 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "notOutputs threeBitRegister.vhd(16) " "Verilog HDL or VHDL warning at threeBitRegister.vhd(16): object \"notOutputs\" assigned a value but never read" {  } { { "threeBitRegister.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/threeBitRegister.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689724821527 "|pipelinedProc|ID_EXRegister:IDEXBuffer|threeBitRegister:MSignalsOut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitRegister ID_EXRegister:IDEXBuffer\|fourBitRegister:EXSignalsOut " "Elaborating entity \"fourBitRegister\" for hierarchy \"ID_EXRegister:IDEXBuffer\|fourBitRegister:EXSignalsOut\"" {  } { { "ID_EXRegister.vhd" "EXSignalsOut" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/ID_EXRegister.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821530 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "notOutputs fourBitRegister.vhd(16) " "Verilog HDL or VHDL warning at fourBitRegister.vhd(16): object \"notOutputs\" assigned a value but never read" {  } { { "fourBitRegister.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/fourBitRegister.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689724821530 "|pipelinedProc|ID_EXRegister:IDEXBuffer|fourBitRegister:EXSignalsOut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiveBitRegister ID_EXRegister:IDEXBuffer\|fiveBitRegister:instruction25To21Out " "Elaborating entity \"fiveBitRegister\" for hierarchy \"ID_EXRegister:IDEXBuffer\|fiveBitRegister:instruction25To21Out\"" {  } { { "ID_EXRegister.vhd" "instruction25To21Out" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/ID_EXRegister.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821559 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "notOutputs fiveBitRegister.vhd(16) " "Verilog HDL or VHDL warning at fiveBitRegister.vhd(16): object \"notOutputs\" assigned a value but never read" {  } { { "fiveBitRegister.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/fiveBitRegister.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689724821559 "|pipelinedProc|ID_EXRegister:IDEXBuffer|fiveBitRegister:instruction25To21Out"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardDetectionUnit HazardDetectionUnit:hazardDection " "Elaborating entity \"HazardDetectionUnit\" for hierarchy \"HazardDetectionUnit:hazardDection\"" {  } { { "pipelinedProc.vhd" "hazardDection" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pipelinedProc.vhd" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft2Unit shiftLeft2Unit:shiftLeftBranch " "Elaborating entity \"shiftLeft2Unit\" for hierarchy \"shiftLeft2Unit:shiftLeftBranch\"" {  } { { "pipelinedProc.vhd" "shiftLeftBranch" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pipelinedProc.vhd" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5x5 mux5x5:IDEXMux " "Elaborating entity \"mux5x5\" for hierarchy \"mux5x5:IDEXMux\"" {  } { { "pipelinedProc.vhd" "IDEXMux" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pipelinedProc.vhd" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8bit3x1 mux8bit3x1:data1Mux " "Elaborating entity \"mux8bit3x1\" for hierarchy \"mux8bit3x1:data1Mux\"" {  } { { "pipelinedProc.vhd" "data1Mux" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pipelinedProc.vhd" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3x1 mux8bit3x1:data1Mux\|mux3x1:msb " "Elaborating entity \"mux3x1\" for hierarchy \"mux8bit3x1:data1Mux\|mux3x1:msb\"" {  } { { "mux8bit3x1.vhd" "msb" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/mux8bit3x1.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluControlUnit aluControlUnit:aluCont " "Elaborating entity \"aluControlUnit\" for hierarchy \"aluControlUnit:aluCont\"" {  } { { "pipelinedProc.vhd" "aluCont" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pipelinedProc.vhd" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUmain ALUmain:alu " "Elaborating entity \"ALUmain\" for hierarchy \"ALUmain:alu\"" {  } { { "pipelinedProc.vhd" "alu" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pipelinedProc.vhd" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821599 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carryOut ALUmain.vhd(19) " "Verilog HDL or VHDL warning at ALUmain.vhd(19): object \"carryOut\" assigned a value but never read" {  } { { "ALUmain.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/ALUmain.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689724821600 "|singleCycleTopLevel|ALUmain:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitSubtractor ALUmain:alu\|eightBitSubtractor:subtractor " "Elaborating entity \"eightBitSubtractor\" for hierarchy \"ALUmain:alu\|eightBitSubtractor:subtractor\"" {  } { { "ALUmain.vhd" "subtractor" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/ALUmain.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitSubtractor ALUmain:alu\|eightBitSubtractor:subtractor\|oneBitSubtractor:MSB " "Elaborating entity \"oneBitSubtractor\" for hierarchy \"ALUmain:alu\|eightBitSubtractor:subtractor\|oneBitSubtractor:MSB\"" {  } { { "eightBitSubtractor.vhd" "MSB" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/eightBitSubtractor.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eighBitComparator ALUmain:alu\|eighBitComparator:stl " "Elaborating entity \"eighBitComparator\" for hierarchy \"ALUmain:alu\|eighBitComparator:stl\"" {  } { { "ALUmain.vhd" "stl" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/ALUmain.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator ALUmain:alu\|eighBitComparator:stl\|oneBitComparator:comp7 " "Elaborating entity \"oneBitComparator\" for hierarchy \"ALUmain:alu\|eighBitComparator:stl\|oneBitComparator:comp7\"" {  } { { "eightBitComparator.vhd" "comp7" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/eightBitComparator.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEMRegister EX_MEMRegister:EXMEMBuffer " "Elaborating entity \"EX_MEMRegister\" for hierarchy \"EX_MEMRegister:EXMEMBuffer\"" {  } { { "pipelinedProc.vhd" "EXMEMBuffer" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pipelinedProc.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwardingUnit forwardingUnit:forwardUnit " "Elaborating entity \"forwardingUnit\" for hierarchy \"forwardingUnit:forwardUnit\"" {  } { { "pipelinedProc.vhd" "forwardUnit" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pipelinedProc.vhd" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:dataMem " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:dataMem\"" {  } { { "pipelinedProc.vhd" "dataMem" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pipelinedProc.vhd" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ dataMemory:dataMem\|LPM_RAM_DQ:dataMem " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"dataMemory:dataMem\|LPM_RAM_DQ:dataMem\"" {  } { { "dataMemory.vhd" "dataMem" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/dataMemory.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821661 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataMemory:dataMem\|LPM_RAM_DQ:dataMem " "Elaborated megafunction instantiation \"dataMemory:dataMem\|LPM_RAM_DQ:dataMem\"" {  } { { "dataMemory.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/dataMemory.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689724821661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataMemory:dataMem\|LPM_RAM_DQ:dataMem " "Instantiated megafunction \"dataMemory:dataMem\|LPM_RAM_DQ:dataMem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/dataMemory.mif " "Parameter \"LPM_FILE\" = \"C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/dataMemory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821661 ""}  } { { "dataMemory.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/dataMemory.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1689724821661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram dataMemory:dataMem\|LPM_RAM_DQ:dataMem\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"dataMemory:dataMem\|LPM_RAM_DQ:dataMem\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821676 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices " "Assertion warning: altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices" {  } { { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "dataMemory.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/dataMemory.vhd" 63 0 0 } } { "singleCycleTopLevel.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/singleCycleTopLevel.vhd" 209 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1689724821677 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dataMemory:dataMem\|LPM_RAM_DQ:dataMem\|altram:sram dataMemory:dataMem\|LPM_RAM_DQ:dataMem " "Elaborated megafunction instantiation \"dataMemory:dataMem\|LPM_RAM_DQ:dataMem\|altram:sram\", which is child of megafunction instantiation \"dataMemory:dataMem\|LPM_RAM_DQ:dataMem\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "dataMemory.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/dataMemory.vhd" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataMemory:dataMem\|LPM_RAM_DQ:dataMem\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"dataMemory:dataMem\|LPM_RAM_DQ:dataMem\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821682 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dataMemory:dataMem\|LPM_RAM_DQ:dataMem\|altram:sram\|altsyncram:ram_block dataMemory:dataMem\|LPM_RAM_DQ:dataMem " "Elaborated megafunction instantiation \"dataMemory:dataMem\|LPM_RAM_DQ:dataMem\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"dataMemory:dataMem\|LPM_RAM_DQ:dataMem\"" {  } { { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "dataMemory.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/dataMemory.vhd" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g1e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g1e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g1e1 " "Found entity 1: altsyncram_g1e1" {  } { { "db/altsyncram_g1e1.tdf" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/db/altsyncram_g1e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689724821734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689724821734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g1e1 dataMemory:dataMem\|LPM_RAM_DQ:dataMem\|altram:sram\|altsyncram:ram_block\|altsyncram_g1e1:auto_generated " "Elaborating entity \"altsyncram_g1e1\" for hierarchy \"dataMemory:dataMem\|LPM_RAM_DQ:dataMem\|altram:sram\|altsyncram:ram_block\|altsyncram_g1e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WBRegister MEM_WBRegister:MEMWBBuffer " "Elaborating entity \"MEM_WBRegister\" for hierarchy \"MEM_WBRegister:MEMWBBuffer\"" {  } { { "pipelinedProc.vhd" "MEMWBBuffer" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pipelinedProc.vhd" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689724821744 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1689724822512 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\] instructionOut\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\]\" to the node \"instructionOut\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\] instructionOut\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\]\" to the node \"instructionOut\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\] instructionOut\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\]\" to the node \"instructionOut\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\] instructionOut\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\]\" to the node \"instructionOut\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\] instructionOut\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\]\" to the node \"instructionOut\[10\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\] instructionOut\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\]\" to the node \"instructionOut\[27\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\] instructionOut\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\]\" to the node \"instructionOut\[26\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\] instructionOut\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\]\" to the node \"instructionOut\[28\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\] instructionOut\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\]\" to the node \"instructionOut\[31\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\] instructionOut\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\]\" to the node \"instructionOut\[30\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\] instructionOut\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\]\" to the node \"instructionOut\[29\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\] instructionOut\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\]\" to the node \"instructionOut\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\] instructionOut\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\]\" to the node \"instructionOut\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\] instructionOut\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\]\" to the node \"instructionOut\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\] instructionOut\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\]\" to the node \"instructionOut\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\] instructionOut\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\]\" to the node \"instructionOut\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\] instructionOut\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\]\" to the node \"instructionOut\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\] instructionOut\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\]\" to the node \"instructionOut\[11\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\] instructionOut\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\]\" to the node \"instructionOut\[12\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\] instructionOut\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\]\" to the node \"instructionOut\[13\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\] instructionOut\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\]\" to the node \"instructionOut\[14\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\] instructionOut\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\]\" to the node \"instructionOut\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\] instructionOut\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\]\" to the node \"instructionOut\[16\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\] instructionOut\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\]\" to the node \"instructionOut\[17\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\] instructionOut\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\]\" to the node \"instructionOut\[18\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\] instructionOut\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\]\" to the node \"instructionOut\[19\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\] instructionOut\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\]\" to the node \"instructionOut\[20\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\] instructionOut\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\]\" to the node \"instructionOut\[21\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\] instructionOut\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\]\" to the node \"instructionOut\[22\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\] instructionOut\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\]\" to the node \"instructionOut\[23\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\] instructionOut\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\]\" to the node \"instructionOut\[24\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\] instructionOut\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\]\" to the node \"instructionOut\[25\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\] IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit0\|int_q " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\]\" to the node \"IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit0\|int_q\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\] IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit1\|int_q " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\]\" to the node \"IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit1\|int_q\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\] IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit2\|int_q " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\]\" to the node \"IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit2\|int_q\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\] IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit3\|int_q " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\]\" to the node \"IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit3\|int_q\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\] IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit4\|int_q " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\]\" to the node \"IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit4\|int_q\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\] IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit5\|int_q " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\]\" to the node \"IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit5\|int_q\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\] IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit11\|int_q " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\]\" to the node \"IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit11\|int_q\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\] IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit12\|int_q " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\]\" to the node \"IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit12\|int_q\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\] IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit13\|int_q " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\]\" to the node \"IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit13\|int_q\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\] IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit14\|int_q " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\]\" to the node \"IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit14\|int_q\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\] IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit15\|int_q " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\]\" to the node \"IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit15\|int_q\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\] IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit16\|int_q " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\]\" to the node \"IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit16\|int_q\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\] IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit17\|int_q " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\]\" to the node \"IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit17\|int_q\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\] IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit18\|int_q " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\]\" to the node \"IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit18\|int_q\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\] IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit19\|int_q " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\]\" to the node \"IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit19\|int_q\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\] IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit20\|int_q " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\]\" to the node \"IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit20\|int_q\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\] IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit21\|int_q " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\]\" to the node \"IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit21\|int_q\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\] IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit22\|int_q " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\]\" to the node \"IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit22\|int_q\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\] IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit23\|int_q " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\]\" to the node \"IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit23\|int_q\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\] IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit24\|int_q " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\]\" to the node \"IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit24\|int_q\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\] IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit25\|int_q " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\]\" to the node \"IF_IDRegister:IFIDBuffer\|thirtyTwoBitRegister:instructionOut\|enARdFF_2:bit25\|int_q\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689724822553 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1689724822553 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\] controlLogicUnit:controlUnit\|M\[0\] " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\]\" to the node \"controlLogicUnit:controlUnit\|M\[0\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689724822555 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\] controlLogicUnit:controlUnit\|M\[1\] " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\]\" to the node \"controlLogicUnit:controlUnit\|M\[1\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689724822555 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\] controlLogicUnit:controlUnit\|beq " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\]\" to the node \"controlLogicUnit:controlUnit\|beq\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689724822555 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\] controlLogicUnit:controlUnit\|lw " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\]\" to the node \"controlLogicUnit:controlUnit\|lw\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689724822555 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\] controlLogicUnit:controlUnit\|lw " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\]\" to the node \"controlLogicUnit:controlUnit\|lw\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689724822555 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\] controlLogicUnit:controlUnit\|rFormat " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\]\" to the node \"controlLogicUnit:controlUnit\|rFormat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689724822555 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1689724822555 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "regWriteOut GND " "Pin \"regWriteOut\" is stuck at GND" {  } { { "pipelinedProc.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pipelinedProc.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1689724822632 "|pipelinedProc|regWriteOut"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1689724822632 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1689724822729 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1689724823480 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689724823480 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrSelect\[0\] " "No output dependent on input pin \"instrSelect\[0\]\"" {  } { { "pipelinedProc.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pipelinedProc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689724823728 "|pipelinedProc|instrSelect[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrSelect\[1\] " "No output dependent on input pin \"instrSelect\[1\]\"" {  } { { "pipelinedProc.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pipelinedProc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689724823728 "|pipelinedProc|instrSelect[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrSelect\[2\] " "No output dependent on input pin \"instrSelect\[2\]\"" {  } { { "pipelinedProc.vhd" "" { Text "C:/Users/KG/Documents/CEG3156Labs/CEG3156Lab2/pipelinedProc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689724823728 "|pipelinedProc|instrSelect[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1689724823728 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "351 " "Implemented 351 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1689724823730 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1689724823730 ""} { "Info" "ICUT_CUT_TM_LCELLS" "258 " "Implemented 258 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1689724823730 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1689724823730 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1689724823730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1689724823762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 18 17:00:23 2023 " "Processing ended: Tue Jul 18 17:00:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1689724823762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1689724823762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1689724823762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1689724823762 ""}
