{"Source Block": ["hdl/library/prcfg/common/prcfg_top.v@102:112@HdlIdDef", "  input                             dma_adc_ovf;\n\n  reg     [31:0]                    gpio_output;\n\n  wire    [31:0]                    adc_status_s[(NUM_CHANNEL - 1):0];\n  wire    [31:0]                    dac_status_s[(NUM_CHANNEL - 1):0];\n\n  genvar l_inst;\n\n  generate\n    for(l_inst = 0; l_inst < NUM_CHANNEL; l_inst = l_inst + 1) begin: tx_rx_data_path\n"], "Clone Blocks": [["hdl/library/prcfg/common/prcfg_top.v@101:111", "  output  [(DBUS_WIDTH - 1):0]      dma_adc_ddata;\n  input                             dma_adc_ovf;\n\n  reg     [31:0]                    gpio_output;\n\n  wire    [31:0]                    adc_status_s[(NUM_CHANNEL - 1):0];\n  wire    [31:0]                    dac_status_s[(NUM_CHANNEL - 1):0];\n\n  genvar l_inst;\n\n  generate\n"], ["hdl/library/prcfg/common/prcfg_top.v@104:114", "  reg     [31:0]                    gpio_output;\n\n  wire    [31:0]                    adc_status_s[(NUM_CHANNEL - 1):0];\n  wire    [31:0]                    dac_status_s[(NUM_CHANNEL - 1):0];\n\n  genvar l_inst;\n\n  generate\n    for(l_inst = 0; l_inst < NUM_CHANNEL; l_inst = l_inst + 1) begin: tx_rx_data_path\n      if(ADC_EN == ENABELED) begin\n        if(l_inst == 0) begin\n"]], "Diff Content": {"Delete": [[107, "  wire    [31:0]                    dac_status_s[(NUM_CHANNEL - 1):0];\n"]], "Add": [[107, "  wire    [31:0]                  adc_status_s[(NUM_CHANNEL - 1):0];\n"], [107, "  wire    [31:0]                  dac_status_s[(NUM_CHANNEL - 1):0];\n"]]}}