*.vcd
a.out
obj_dir
0-tools/and_not_testbench
2-verilog-errors/v1/add_one_tb
2-verilog-errors/v2/ff_tb
2-verilog-errors/v3/ff_tb
2-verilog-errors/v4/or_tb
2-verilog-errors/v7/add_sub_logic_tb
