{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1672013595705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1672013595705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 26 08:13:15 2022 " "Processing started: Mon Dec 26 08:13:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1672013595705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1672013595705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1672013595705 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1672013595934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/stack.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/stack.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Stack " "Found entity 1: Stack" {  } { { "design/Stack.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/Stack.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672013595973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672013595973 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "design/Program_Rom_2.sv " "Can't analyze file -- file design/Program_Rom_2.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1672013595975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/single_port_ram_128x8.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/single_port_ram_128x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram_128x8 " "Found entity 1: single_port_ram_128x8" {  } { { "design/single_port_ram_128x8.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/single_port_ram_128x8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672013595976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672013595976 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "seven_seg_decoder.sv(26) " "Verilog HDL warning at seven_seg_decoder.sv(26): extended using \"x\" or \"z\"" {  } { { "design/seven_seg_decoder.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/seven_seg_decoder.sv" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1672013595978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/seven_seg_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/seven_seg_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "design/seven_seg_decoder.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/seven_seg_decoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672013595978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672013595978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/program_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/program_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Rom " "Found entity 1: Program_Rom" {  } { { "design/Program_Rom.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/Program_Rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672013595979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672013595979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672013595982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672013595982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/alu_seven_seg_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/alu_seven_seg_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_seven_seg_decoder " "Found entity 1: ALU_seven_seg_decoder" {  } { { "design/ALU_seven_seg_decoder.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/ALU_seven_seg_decoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672013595983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672013595983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/alu_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/alu_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_4bit " "Found entity 1: ALU_4bit" {  } { { "design/ALU_4bit.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/ALU_4bit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672013595984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672013595984 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "design/sub_8bit.sv " "Can't analyze file -- file design/sub_8bit.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1672013595986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/mcu.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/mcu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu " "Found entity 1: mcu" {  } { { "design/mcu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/mcu.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672013595987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672013595987 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "design/adder_8bit.sv " "Can't analyze file -- file design/adder_8bit.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1672013595989 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d cpu.sv(95) " "Verilog HDL Implicit Net warning at cpu.sv(95): created implicit net for \"d\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595989 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aluout_zero cpu.sv(158) " "Verilog HDL Implicit Net warning at cpu.sv(158): created implicit net for \"aluout_zero\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 158 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595989 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_port_b cpu.sv(227) " "Verilog HDL Implicit Net warning at cpu.sv(227): created implicit net for \"addr_port_b\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 227 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595989 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_port_c cpu.sv(238) " "Verilog HDL Implicit Net warning at cpu.sv(238): created implicit net for \"addr_port_c\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 238 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595989 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "movlw cpu.sv(241) " "Verilog HDL Implicit Net warning at cpu.sv(241): created implicit net for \"movlw\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 241 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595989 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addlw cpu.sv(242) " "Verilog HDL Implicit Net warning at cpu.sv(242): created implicit net for \"addlw\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 242 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sublw cpu.sv(243) " "Verilog HDL Implicit Net warning at cpu.sv(243): created implicit net for \"sublw\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 243 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andlw cpu.sv(244) " "Verilog HDL Implicit Net warning at cpu.sv(244): created implicit net for \"andlw\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 244 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iorlw cpu.sv(245) " "Verilog HDL Implicit Net warning at cpu.sv(245): created implicit net for \"iorlw\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 245 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xorlw cpu.sv(246) " "Verilog HDL Implicit Net warning at cpu.sv(246): created implicit net for \"xorlw\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 246 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addwf cpu.sv(248) " "Verilog HDL Implicit Net warning at cpu.sv(248): created implicit net for \"addwf\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 248 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andwf cpu.sv(249) " "Verilog HDL Implicit Net warning at cpu.sv(249): created implicit net for \"andwf\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 249 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clrf cpu.sv(250) " "Verilog HDL Implicit Net warning at cpu.sv(250): created implicit net for \"clrf\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 250 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clrw cpu.sv(251) " "Verilog HDL Implicit Net warning at cpu.sv(251): created implicit net for \"clrw\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 251 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "comf cpu.sv(252) " "Verilog HDL Implicit Net warning at cpu.sv(252): created implicit net for \"comf\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 252 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "decf cpu.sv(253) " "Verilog HDL Implicit Net warning at cpu.sv(253): created implicit net for \"decf\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 253 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "goto cpu.sv(254) " "Verilog HDL Implicit Net warning at cpu.sv(254): created implicit net for \"goto\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 254 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "incf cpu.sv(256) " "Verilog HDL Implicit Net warning at cpu.sv(256): created implicit net for \"incf\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 256 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iorwf cpu.sv(257) " "Verilog HDL Implicit Net warning at cpu.sv(257): created implicit net for \"iorwf\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 257 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "subwf cpu.sv(258) " "Verilog HDL Implicit Net warning at cpu.sv(258): created implicit net for \"subwf\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 258 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xorwf cpu.sv(259) " "Verilog HDL Implicit Net warning at cpu.sv(259): created implicit net for \"xorwf\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 259 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "movf cpu.sv(260) " "Verilog HDL Implicit Net warning at cpu.sv(260): created implicit net for \"movf\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 260 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "movwf cpu.sv(261) " "Verilog HDL Implicit Net warning at cpu.sv(261): created implicit net for \"movwf\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 261 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bcf cpu.sv(263) " "Verilog HDL Implicit Net warning at cpu.sv(263): created implicit net for \"bcf\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 263 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bsf cpu.sv(264) " "Verilog HDL Implicit Net warning at cpu.sv(264): created implicit net for \"bsf\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 264 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfsc cpu.sv(265) " "Verilog HDL Implicit Net warning at cpu.sv(265): created implicit net for \"btfsc\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 265 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfss cpu.sv(266) " "Verilog HDL Implicit Net warning at cpu.sv(266): created implicit net for \"btfss\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 266 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "decfsz cpu.sv(267) " "Verilog HDL Implicit Net warning at cpu.sv(267): created implicit net for \"decfsz\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 267 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "incfsz cpu.sv(268) " "Verilog HDL Implicit Net warning at cpu.sv(268): created implicit net for \"incfsz\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 268 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "asrf cpu.sv(270) " "Verilog HDL Implicit Net warning at cpu.sv(270): created implicit net for \"asrf\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 270 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lslf cpu.sv(271) " "Verilog HDL Implicit Net warning at cpu.sv(271): created implicit net for \"lslf\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 271 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lsrf cpu.sv(272) " "Verilog HDL Implicit Net warning at cpu.sv(272): created implicit net for \"lsrf\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 272 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rlf cpu.sv(273) " "Verilog HDL Implicit Net warning at cpu.sv(273): created implicit net for \"rlf\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 273 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rrf cpu.sv(274) " "Verilog HDL Implicit Net warning at cpu.sv(274): created implicit net for \"rrf\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 274 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "swapf cpu.sv(275) " "Verilog HDL Implicit Net warning at cpu.sv(275): created implicit net for \"swapf\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 275 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "call cpu.sv(277) " "Verilog HDL Implicit Net warning at cpu.sv(277): created implicit net for \"call\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 277 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RETURN cpu.sv(278) " "Verilog HDL Implicit Net warning at cpu.sv(278): created implicit net for \"RETURN\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 278 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bra cpu.sv(280) " "Verilog HDL Implicit Net warning at cpu.sv(280): created implicit net for \"bra\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 280 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "brw cpu.sv(281) " "Verilog HDL Implicit Net warning at cpu.sv(281): created implicit net for \"brw\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 281 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nop cpu.sv(282) " "Verilog HDL Implicit Net warning at cpu.sv(282): created implicit net for \"nop\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 282 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addweqcsz cpu.sv(284) " "Verilog HDL Implicit Net warning at cpu.sv(284): created implicit net for \"addweqcsz\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 284 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "portcxwsz cpu.sv(285) " "Verilog HDL Implicit Net warning at cpu.sv(285): created implicit net for \"portcxwsz\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 285 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfsc_skip_bit cpu.sv(288) " "Verilog HDL Implicit Net warning at cpu.sv(288): created implicit net for \"btfsc_skip_bit\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 288 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfss_skip_bit cpu.sv(289) " "Verilog HDL Implicit Net warning at cpu.sv(289): created implicit net for \"btfss_skip_bit\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 289 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfsc_btfss_skip_bit cpu.sv(290) " "Verilog HDL Implicit Net warning at cpu.sv(290): created implicit net for \"btfsc_btfss_skip_bit\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 290 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672013595992 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mcu " "Elaborating entity \"mcu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1672013596022 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 mcu.sv(14) " "Output port \"HEX2\" at mcu.sv(14) has no driver" {  } { { "design/mcu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/mcu.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1672013596023 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 mcu.sv(15) " "Output port \"HEX3\" at mcu.sv(15) has no driver" {  } { { "design/mcu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/mcu.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1672013596023 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED mcu.sv(18) " "Output port \"LED\" at mcu.sv(18) has no driver" {  } { { "design/mcu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/mcu.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1672013596023 "|mcu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu_test " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu_test\"" {  } { { "design/mcu.sv" "cpu_test" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/mcu.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672013596024 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 cpu.sv(47) " "Verilog HDL assignment warning at cpu.sv(47): truncated value with size 32 to match size of target (11)" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672013596026 "|mcu|cpu:cpu_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 cpu.sv(53) " "Verilog HDL assignment warning at cpu.sv(53): truncated value with size 32 to match size of target (11)" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672013596026 "|mcu|cpu:cpu_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 cpu.sv(54) " "Verilog HDL assignment warning at cpu.sv(54): truncated value with size 32 to match size of target (11)" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672013596027 "|mcu|cpu:cpu_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cpu.sv(185) " "Verilog HDL assignment warning at cpu.sv(185): truncated value with size 32 to match size of target (8)" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672013596029 "|mcu|cpu:cpu_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cpu.sv(186) " "Verilog HDL assignment warning at cpu.sv(186): truncated value with size 32 to match size of target (8)" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672013596029 "|mcu|cpu:cpu_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stack cpu:cpu_test\|Stack:stack_unit " "Elaborating entity \"Stack\" for hierarchy \"cpu:cpu_test\|Stack:stack_unit\"" {  } { { "design/cpu.sv" "stack_unit" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672013596221 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Stack.sv(16) " "Verilog HDL assignment warning at Stack.sv(16): truncated value with size 32 to match size of target (4)" {  } { { "design/Stack.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/Stack.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672013596222 "|mcu|cpu:cpu_test|Stack:stack_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Stack.sv(28) " "Verilog HDL assignment warning at Stack.sv(28): truncated value with size 32 to match size of target (4)" {  } { { "design/Stack.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/Stack.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672013596222 "|mcu|cpu:cpu_test|Stack:stack_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Stack.sv(32) " "Verilog HDL assignment warning at Stack.sv(32): truncated value with size 32 to match size of target (4)" {  } { { "design/Stack.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/Stack.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672013596223 "|mcu|cpu:cpu_test|Stack:stack_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Rom cpu:cpu_test\|Program_Rom:ROM_unit " "Elaborating entity \"Program_Rom\" for hierarchy \"cpu:cpu_test\|Program_Rom:ROM_unit\"" {  } { { "design/cpu.sv" "ROM_unit" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672013596231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram_128x8 cpu:cpu_test\|single_port_ram_128x8:RAM_unit " "Elaborating entity \"single_port_ram_128x8\" for hierarchy \"cpu:cpu_test\|single_port_ram_128x8:RAM_unit\"" {  } { { "design/cpu.sv" "RAM_unit" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/cpu.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672013596238 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram21 single_port_ram_128x8.sv(23) " "Verilog HDL or VHDL warning at single_port_ram_128x8.sv(23): object \"ram21\" assigned a value but never read" {  } { { "design/single_port_ram_128x8.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/single_port_ram_128x8.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1672013596239 "|mcu|cpu:cpu_test|single_port_ram_128x8:RAM_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram22 single_port_ram_128x8.sv(24) " "Verilog HDL or VHDL warning at single_port_ram_128x8.sv(24): object \"ram22\" assigned a value but never read" {  } { { "design/single_port_ram_128x8.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/single_port_ram_128x8.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1672013596239 "|mcu|cpu:cpu_test|single_port_ram_128x8:RAM_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram36 single_port_ram_128x8.sv(25) " "Verilog HDL or VHDL warning at single_port_ram_128x8.sv(25): object \"ram36\" assigned a value but never read" {  } { { "design/single_port_ram_128x8.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/single_port_ram_128x8.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1672013596239 "|mcu|cpu:cpu_test|single_port_ram_128x8:RAM_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram37 single_port_ram_128x8.sv(26) " "Verilog HDL or VHDL warning at single_port_ram_128x8.sv(26): object \"ram37\" assigned a value but never read" {  } { { "design/single_port_ram_128x8.sv" "" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/single_port_ram_128x8.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1672013596239 "|mcu|cpu:cpu_test|single_port_ram_128x8:RAM_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:seven_seg_decoder_unit " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:seven_seg_decoder_unit\"" {  } { { "design/mcu.sv" "seven_seg_decoder_unit" { Text "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/design/mcu.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672013596323 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/code/Program_sv/no_pipeline_2021_finalexam_practice/output_files/mcu.map.smsg " "Generated suppressed messages file D:/code/Program_sv/no_pipeline_2021_finalexam_practice/output_files/mcu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1672013596622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 64 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4600 " "Peak virtual memory: 4600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672013596633 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 26 08:13:16 2022 " "Processing ended: Mon Dec 26 08:13:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672013596633 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672013596633 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672013596633 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1672013596633 ""}
