/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta32x32m4fw (user specify : ts6n16ffcllsvta32x32m4fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 12:42:56*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta32x32m4fw_ssgnp0p765v0c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 12:42:56" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : 0.000000 ;
    nom_voltage         : 0.765000 ;

    voltage_map(VDD, 0.765000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ssgnp0p765v0c"){
        process     : 1 ;
        temperature : 0.000000 ;
        voltage     : 0.765000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ssgnp0p765v0c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }



    type (AA_4_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 5 ;
        bit_from  : 4 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_4_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 5 ;
        bit_from  : 4 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA32X32M4FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 5 ;
        word_width      : 32 ;
    }
    functional_peak_current : 60139.600000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 1750.317600 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007320;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.878693, 0.895399, 0.915178, 0.946680, 0.995751" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.878693, 0.895399, 0.915178, 0.946680, 0.995751" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.790824, 0.805859, 0.823660, 0.852012, 0.896176" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.790824, 0.805859, 0.823660, 0.852012, 0.896176" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.878693, 0.895399, 0.915178, 0.946680, 0.995751" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.878693, 0.895399, 0.915178, 0.946680, 0.995751" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.790824, 0.805859, 0.823660, 0.852012, 0.896176" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.790824, 0.805859, 0.823660, 0.852012, 0.896176" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004102") ;
            }
            fall_power("scalar") {
                values ("0.004102") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007132;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.878693, 0.895399, 0.915178, 0.946680, 0.995751" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.878693, 0.895399, 0.915178, 0.946680, 0.995751" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.790824, 0.805859, 0.823660, 0.852012, 0.896176" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.790824, 0.805859, 0.823660, 0.852012, 0.896176" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.878693, 0.895399, 0.915178, 0.946680, 0.995751" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.878693, 0.895399, 0.915178, 0.946680, 0.995751" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.790824, 0.805859, 0.823660, 0.852012, 0.896176" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.790824, 0.805859, 0.823660, 0.852012, 0.896176" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004102") ;
            }
            fall_power("scalar") {
                values ("0.004102") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.001684;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.878693, 0.895399, 0.915178, 0.946680, 0.995751" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.878693, 0.895399, 0.915178, 0.946680, 0.995751" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.790824, 0.805859, 0.823660, 0.852012, 0.896176" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.790824, 0.805859, 0.823660, 0.852012, 0.896176" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.878693, 0.895399, 0.915178, 0.946680, 0.995751" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.878693, 0.895399, 0.915178, 0.946680, 0.995751" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.790824, 0.805859, 0.823660, 0.852012, 0.896176" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.790824, 0.805859, 0.823660, 0.852012, 0.896176" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004102") ;
            }
            fall_power("scalar") {
                values ("0.004102") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004039 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.151122, 0.167827, 0.187606, 0.219108, 0.268179" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.275011, 0.291717, 0.311495, 0.342998, 0.392068" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.878693, 0.895399, 0.915178, 0.946680, 0.995751" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.878693, 0.895399, 0.915178, 0.946680, 0.995751" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("0.878693" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("1.144333") ;
            }
            fall_power("scalar") {
                values ("0.127148") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("1.077296") ;
            }
            fall_power("scalar") {
                values ("0.119700") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("1.110814") ;
            }
            fall_power("scalar") {
                values ("0.123424") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.006510") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001826 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.231920, 0.247218, 0.267427, 0.305534, 0.370934",\
              "0.217737, 0.233035, 0.253244, 0.291351, 0.356750",\
              "0.200622, 0.215920, 0.236129, 0.274236, 0.339636",\
              "0.174371, 0.189668, 0.209877, 0.247985, 0.313384",\
              "0.136471, 0.151769, 0.171978, 0.210086, 0.275485"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.231920, 0.247218, 0.267427, 0.305534, 0.370934",\
              "0.217737, 0.233035, 0.253244, 0.291351, 0.356750",\
              "0.200622, 0.215920, 0.236129, 0.274236, 0.339636",\
              "0.174371, 0.189668, 0.209877, 0.247985, 0.313384",\
              "0.136471, 0.151769, 0.171978, 0.210086, 0.275485"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.127000, 0.120233, 0.111082, 0.098174, 0.080000",\
              "0.149541, 0.142773, 0.133622, 0.120714, 0.101876",\
              "0.177009, 0.170242, 0.161091, 0.148183, 0.129345",\
              "0.219405, 0.212637, 0.203486, 0.190579, 0.171740",\
              "0.285708, 0.278940, 0.269789, 0.256881, 0.238043"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.127000, 0.120233, 0.111082, 0.098174, 0.080000",\
              "0.149541, 0.142773, 0.133622, 0.120714, 0.101876",\
              "0.177009, 0.170242, 0.161091, 0.148183, 0.129345",\
              "0.219405, 0.212637, 0.203486, 0.190579, 0.171740",\
              "0.285708, 0.278940, 0.269789, 0.256881, 0.238043"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004102") ;
            }
            fall_power("scalar") {
                values ("0.004102") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_4_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001252 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.172547, 0.187732, 0.207950, 0.243942, 0.302699",\
              "0.156658, 0.171843, 0.192061, 0.228054, 0.286811",\
              "0.137125, 0.152310, 0.172528, 0.208521, 0.267278",\
              "0.106851, 0.122036, 0.142254, 0.178247, 0.237004",\
              "0.059403, 0.074589, 0.094806, 0.130799, 0.189556"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.172547, 0.187732, 0.207950, 0.243942, 0.302699",\
              "0.156658, 0.171843, 0.192061, 0.228054, 0.286811",\
              "0.137125, 0.152310, 0.172528, 0.208521, 0.267278",\
              "0.106851, 0.122036, 0.142254, 0.178247, 0.237004",\
              "0.059403, 0.074589, 0.094806, 0.130799, 0.189556"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.234463, 0.228023, 0.218947, 0.205516, 0.186059",\
              "0.257004, 0.250563, 0.241488, 0.228056, 0.208600",\
              "0.284472, 0.278032, 0.268956, 0.255525, 0.236069",\
              "0.326868, 0.320427, 0.311352, 0.297921, 0.278464",\
              "0.393171, 0.386730, 0.377655, 0.364223, 0.344767"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.234463, 0.228023, 0.218947, 0.205516, 0.186059",\
              "0.257004, 0.250563, 0.241488, 0.228056, 0.208600",\
              "0.284472, 0.278032, 0.268956, 0.255525, 0.236069",\
              "0.326868, 0.320427, 0.311352, 0.297921, 0.278464",\
              "0.393171, 0.386730, 0.377655, 0.364223, 0.344767"\
               ) ;
            }
        }

        
        pin(AA[4:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.030754") ;
            }
            fall_power("scalar") {
                values ("0.030754") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001611 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.119241, 0.136311, 0.158502, 0.197413, 0.262110",\
              "0.103353, 0.120423, 0.142614, 0.181525, 0.246222",\
              "0.083819, 0.100890, 0.123081, 0.161991, 0.226689",\
              "0.053546, 0.070616, 0.092807, 0.131718, 0.196415",\
              "0.006098, 0.023168, 0.045359, 0.084270, 0.148967"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.119241, 0.136311, 0.158502, 0.197413, 0.262110",\
              "0.103353, 0.120423, 0.142614, 0.181525, 0.246222",\
              "0.083819, 0.100890, 0.123081, 0.161991, 0.226689",\
              "0.053546, 0.070616, 0.092807, 0.131718, 0.196415",\
              "0.006098, 0.023168, 0.045359, 0.084270, 0.148967"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.312198, 0.294619, 0.272417, 0.234621, 0.181810",\
              "0.328298, 0.310719, 0.288517, 0.250721, 0.197910",\
              "0.347919, 0.330340, 0.308138, 0.270341, 0.217530",\
              "0.378201, 0.360623, 0.338420, 0.300623, 0.247813",\
              "0.425560, 0.407981, 0.385779, 0.347982, 0.295172"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.312198, 0.294619, 0.272417, 0.234621, 0.181810",\
              "0.328298, 0.310719, 0.288517, 0.250721, 0.197910",\
              "0.347919, 0.330340, 0.308138, 0.270341, 0.217530",\
              "0.378201, 0.360623, 0.338420, 0.300623, 0.247813",\
              "0.425560, 0.407981, 0.385779, 0.347982, 0.295172"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.011028") ;
            }
            fall_power("scalar") {
                values ("0.011028") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001696 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.134657, 0.151730, 0.174142, 0.213734, 0.279655",\
              "0.120473, 0.137547, 0.159959, 0.199551, 0.265471",\
              "0.103358, 0.120432, 0.142844, 0.182436, 0.248357",\
              "0.077107, 0.094181, 0.116593, 0.156184, 0.222105",\
              "0.039207, 0.056281, 0.078693, 0.118285, 0.184206"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.134657, 0.151730, 0.174142, 0.213734, 0.279655",\
              "0.120473, 0.137547, 0.159959, 0.199551, 0.265471",\
              "0.103358, 0.120432, 0.142844, 0.182436, 0.248357",\
              "0.077107, 0.094181, 0.116593, 0.156184, 0.222105",\
              "0.039207, 0.056281, 0.078693, 0.118285, 0.184206"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.254155, 0.238033, 0.218313, 0.186498, 0.133707",\
              "0.270255, 0.254134, 0.234413, 0.202598, 0.149807",\
              "0.289876, 0.273754, 0.254034, 0.222219, 0.169427",\
              "0.320158, 0.304036, 0.284316, 0.252501, 0.199710",\
              "0.367517, 0.351396, 0.331676, 0.299860, 0.247069"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.254155, 0.238033, 0.218313, 0.186498, 0.133707",\
              "0.270255, 0.254134, 0.234413, 0.202598, 0.149807",\
              "0.289876, 0.273754, 0.254034, 0.222219, 0.169427",\
              "0.320158, 0.304036, 0.284316, 0.252501, 0.199710",\
              "0.367517, 0.351396, 0.331676, 0.299860, 0.247069"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.007620") ;
            }
            fall_power("scalar") {
                values ("0.007620") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004054 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.100000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.270061, 0.277813, 0.283464, 0.290794, 0.300172" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.635132, 0.642884, 0.648535, 0.655865, 0.874000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.635132, 0.642884, 0.648535, 0.655865, 0.874000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.635132" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.667076") ;
            }
            fall_power("scalar") {
                values ("1.000612") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.007151") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001827 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.255597, 0.271546, 0.292113, 0.330672, 0.395944",\
              "0.238692, 0.254641, 0.275208, 0.313767, 0.379039",\
              "0.219984, 0.235933, 0.256500, 0.295060, 0.360331",\
              "0.193616, 0.209565, 0.230132, 0.268692, 0.333964",\
              "0.152286, 0.168235, 0.188802, 0.227361, 0.292633"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.255597, 0.271546, 0.292113, 0.330672, 0.395944",\
              "0.238692, 0.254641, 0.275208, 0.313767, 0.379039",\
              "0.219984, 0.235933, 0.256500, 0.295060, 0.360331",\
              "0.193616, 0.209565, 0.230132, 0.268692, 0.333964",\
              "0.152286, 0.168235, 0.188802, 0.227361, 0.292633"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.124116, 0.117252, 0.107999, 0.094859, 0.080000",\
              "0.134509, 0.127644, 0.118391, 0.105251, 0.086187",\
              "0.142555, 0.135691, 0.126437, 0.113298, 0.094233",\
              "0.152849, 0.145984, 0.136731, 0.123591, 0.104527",\
              "0.166165, 0.159301, 0.150047, 0.136908, 0.117843"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.124116, 0.117252, 0.107999, 0.094859, 0.080000",\
              "0.134509, 0.127644, 0.118391, 0.105251, 0.086187",\
              "0.142555, 0.135691, 0.126437, 0.113298, 0.094233",\
              "0.152849, 0.145984, 0.136731, 0.123591, 0.104527",\
              "0.166165, 0.159301, 0.150047, 0.136908, 0.117843"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004721") ;
            }
            fall_power("scalar") {
                values ("0.004721") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_4_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001248 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.174809, 0.186169, 0.198881, 0.217971, 0.243379",\
              "0.167367, 0.178727, 0.191439, 0.210529, 0.235937",\
              "0.161596, 0.172956, 0.185668, 0.204758, 0.230166",\
              "0.154270, 0.165630, 0.178342, 0.197432, 0.222840",\
              "0.144724, 0.156083, 0.168795, 0.187885, 0.213293"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.174809, 0.186169, 0.198881, 0.217971, 0.243379",\
              "0.167367, 0.178727, 0.191439, 0.210529, 0.235937",\
              "0.161596, 0.172956, 0.185668, 0.204758, 0.230166",\
              "0.154270, 0.165630, 0.178342, 0.197432, 0.222840",\
              "0.144724, 0.156083, 0.168795, 0.187885, 0.213293"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.159499, 0.154188, 0.148871, 0.140992, 0.129847",\
              "0.169892, 0.164580, 0.159263, 0.151385, 0.140240",\
              "0.177938, 0.172627, 0.167309, 0.159431, 0.148286",\
              "0.188232, 0.182920, 0.177603, 0.169725, 0.158580",\
              "0.201548, 0.196237, 0.190919, 0.183041, 0.171896"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.159499, 0.154188, 0.148871, 0.140992, 0.129847",\
              "0.169892, 0.164580, 0.159263, 0.151385, 0.140240",\
              "0.177938, 0.172627, 0.167309, 0.159431, 0.148286",\
              "0.188232, 0.182920, 0.177603, 0.169725, 0.158580",\
              "0.201548, 0.196237, 0.190919, 0.183041, 0.171896"\
               ) ;
            }
        }

        
        pin(AB[4:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.030754") ;
            }
            fall_power("scalar") {
                values ("0.030754") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.305706, 0.340907, 0.373707, 0.437866, 0.565597",\
              "0.313460, 0.348659, 0.381460, 0.445619, 0.573350",\
              "0.319111, 0.354310, 0.387111, 0.451270, 0.579001",\
              "0.326441, 0.361640, 0.394441, 0.458600, 0.586331",\
              "0.335818, 0.371018, 0.403818, 0.467978, 0.595709"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.305706, 0.340907, 0.373707, 0.437866, 0.565597",\
              "0.313460, 0.348659, 0.381460, 0.445619, 0.573350",\
              "0.319111, 0.354310, 0.387111, 0.451270, 0.579001",\
              "0.326441, 0.361640, 0.394441, 0.458600, 0.586331",\
              "0.335818, 0.371018, 0.403818, 0.467978, 0.595709"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.177153, 0.199356, 0.222649, 0.266468, 0.353394",\
              "0.184536, 0.206739, 0.230032, 0.273852, 0.360777",\
              "0.189918, 0.212121, 0.235414, 0.279233, 0.366159",\
              "0.196899, 0.219102, 0.242395, 0.286214, 0.373140",\
              "0.205830, 0.228033, 0.251327, 0.295146, 0.382071"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.177153, 0.199356, 0.222649, 0.266468, 0.353394",\
              "0.184536, 0.206739, 0.230032, 0.273852, 0.360777",\
              "0.189918, 0.212121, 0.235414, 0.279233, 0.366159",\
              "0.196899, 0.219102, 0.242395, 0.286214, 0.373140",\
              "0.205830, 0.228033, 0.251327, 0.295146, 0.382071"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.022465, 0.072802, 0.133457, 0.256920, 0.510525" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.022465, 0.072802, 0.133457, 0.256920, 0.510525" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.015352, 0.052477, 0.094448, 0.180272, 0.354720" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.015352, 0.052477, 0.094448, 0.180272, 0.354720" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.003467, 0.003467, 0.003467, 0.003467, 0.003467") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 0.282981;
  }
  


}   /* cell() */

}   /* library() */

