# SPI UVM ENVIRONMENT USING SYSTEMVERILOG
![spi master testbench](https://github.com/AliMaher15/spi-uvm/blob/main/doc/spi_master_tb.png)
