<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="bPassThruHcr1_fu_12_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:105" VARIABLE="bPassThruHcr1" MODULE="Block_entry1_proc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln115_fu_18_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:115" VARIABLE="icmp_ln115" MODULE="Block_entry12_proc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln115_1_fu_24_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:115" VARIABLE="icmp_ln115_1" MODULE="Block_entry12_proc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="bPassThruHcr2_fu_30_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:115" VARIABLE="bPassThruHcr2" MODULE="Block_entry12_proc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1409_fu_221_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1409" VARIABLE="icmp_ln1409" MODULE="AXIvideo2MultiPixStream_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="j_4_fu_227_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1409" VARIABLE="j_4" MODULE="AXIvideo2MultiPixStream_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln1413_fu_233_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1413" VARIABLE="or_ln1413" MODULE="AXIvideo2MultiPixStream_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1435_fu_282_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1435" VARIABLE="select_ln1435" MODULE="AXIvideo2MultiPixStream_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1435_1_fu_289_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1435" VARIABLE="select_ln1435_1" MODULE="AXIvideo2MultiPixStream_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1435_2_fu_306_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1435" VARIABLE="select_ln1435_2" MODULE="AXIvideo2MultiPixStream_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1435_3_fu_313_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1435" VARIABLE="select_ln1435_3" MODULE="AXIvideo2MultiPixStream_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1435_4_fu_320_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1435" VARIABLE="select_ln1435_4" MODULE="AXIvideo2MultiPixStream_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1435_5_fu_327_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1435" VARIABLE="select_ln1435_5" MODULE="AXIvideo2MultiPixStream_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1435_fu_231_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1435" VARIABLE="icmp_ln1435" MODULE="AXIvideo2MultiPixStream" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1435_1_fu_237_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1435" VARIABLE="icmp_ln1435_1" MODULE="AXIvideo2MultiPixStream" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1404_fu_246_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1404" VARIABLE="icmp_ln1404" MODULE="AXIvideo2MultiPixStream" LOOP="loop_height" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_251_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1404" VARIABLE="i_4" MODULE="AXIvideo2MultiPixStream" LOOP="loop_height" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1636_fu_261_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636" VARIABLE="icmp_ln1636" MODULE="v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="x_2_fu_267_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636" VARIABLE="x_2" MODULE="v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="out_x_fu_273_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1641" VARIABLE="out_x" MODULE="v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1643_fu_283_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1643" VARIABLE="icmp_ln1643" MODULE="v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1658_fu_340_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1658" VARIABLE="select_ln1658" MODULE="v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1658_1_fu_347_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1658" VARIABLE="select_ln1658_1" MODULE="v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp150_fu_289_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636" VARIABLE="cmp150" MODULE="v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1700_fu_433_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1700" VARIABLE="select_ln1700" MODULE="v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1700_1_fu_440_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1700" VARIABLE="select_ln1700_1" MODULE="v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1700_2_fu_447_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1700" VARIABLE="select_ln1700_2" MODULE="v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1700_3_fu_454_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1700" VARIABLE="select_ln1700_3" MODULE="v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1700_4_fu_461_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1700" VARIABLE="select_ln1700_4" MODULE="v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1700_5_fu_468_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1700" VARIABLE="select_ln1700_5" MODULE="v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1722_fu_475_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722" VARIABLE="select_ln1722" MODULE="v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1722_1_fu_482_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722" VARIABLE="select_ln1722_1" MODULE="v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="lhs_1_fu_489_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722" VARIABLE="lhs_1" MODULE="v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="lhs_fu_496_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722" VARIABLE="lhs" MODULE="v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="rhs_1_fu_503_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722" VARIABLE="rhs_1" MODULE="v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="rhs_fu_510_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722" VARIABLE="rhs" MODULE="v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln1541_fu_605_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" VARIABLE="add_ln1541" MODULE="v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="ret_V_fu_611_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" VARIABLE="ret_V" MODULE="v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln1541_2_fu_633_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" VARIABLE="add_ln1541_2" MODULE="v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="ret_V_1_fu_639_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" VARIABLE="ret_V_1" MODULE="v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1598_fu_664_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1598" VARIABLE="select_ln1598" MODULE="v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1598_1_fu_669_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1598" VARIABLE="select_ln1598_1" MODULE="v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1632_fu_207_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1632" VARIABLE="select_ln1632" MODULE="v_hcresampler_core" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1632_2_fu_190_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1632" VARIABLE="select_ln1632_2" MODULE="v_hcresampler_core" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="loopWidth_fu_197_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1632" VARIABLE="loopWidth" MODULE="v_hcresampler_core" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp361000_fu_214_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1632" VARIABLE="cmp361000" MODULE="v_hcresampler_core" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1634_fu_226_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1634" VARIABLE="icmp_ln1634" MODULE="v_hcresampler_core" LOOP="VITIS_LOOP_1634_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="y_4_fu_231_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1634" VARIABLE="y_4" MODULE="v_hcresampler_core" LOOP="VITIS_LOOP_1634_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln624_fu_203_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:624" VARIABLE="icmp_ln624" MODULE="hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap" LOOP="loop_init_coeff_phase_loop_init_coeff_tap" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln624_1_fu_209_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:624" VARIABLE="add_ln624_1" MODULE="hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap" LOOP="loop_init_coeff_phase_loop_init_coeff_tap" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln624_fu_221_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:624" VARIABLE="add_ln624" MODULE="hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap" LOOP="loop_init_coeff_phase_loop_init_coeff_tap" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln627_fu_227_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:627" VARIABLE="icmp_ln627" MODULE="hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap" LOOP="loop_init_coeff_phase_loop_init_coeff_tap" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln624_fu_233_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:624" VARIABLE="select_ln624" MODULE="hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap" LOOP="loop_init_coeff_phase_loop_init_coeff_tap" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln624_1_fu_241_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:624" VARIABLE="select_ln624_1" MODULE="hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap" LOOP="loop_init_coeff_phase_loop_init_coeff_tap" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="empty_fu_282_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:624" VARIABLE="empty" MODULE="hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap" LOOP="loop_init_coeff_phase_loop_init_coeff_tap" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="empty_45_fu_291_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:624" VARIABLE="empty_45" MODULE="hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap" LOOP="loop_init_coeff_phase_loop_init_coeff_tap" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln627_fu_253_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:627" VARIABLE="add_ln627" MODULE="hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap" LOOP="loop_init_coeff_phase_loop_init_coeff_tap" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="idx_fu_330_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:946" VARIABLE="idx" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_53_8_1_1_U96" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="lhs" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_12ns_24_4_1_U114" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_53_8_1_1_U97" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="lhs_2" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_24s_25_4_1_U117" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V_5" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_24s_25_4_1_U117" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:956" VARIABLE="sext_ln956" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_53_8_1_1_U98" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="lhs_3" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U120" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V_6" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U120" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:956" VARIABLE="sext_ln956_1" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_53_8_1_1_U99" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="lhs_4" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_26_4_1_U123" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V_7" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_26_4_1_U123" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:956" VARIABLE="sext_ln956_2" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_43_8_1_1_U100" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="lhs_5" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_27_4_1_U126" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V_8" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_27_4_1_U126" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:956" VARIABLE="sext_ln956_3" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_33_8_1_1_U101" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="lhs_6" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_27s_27_4_1_U129" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V_9" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_27s_27_4_1_U129" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965" VARIABLE="sext_ln965" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_12ns_24_4_1_U114" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965" VARIABLE="sum_18" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_24s_25_4_1_U117" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965" VARIABLE="sum_19" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U120" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965" VARIABLE="sum_20" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_26_4_1_U123" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965" VARIABLE="sum_21" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_27_4_1_U126" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965" VARIABLE="sum_22" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_27s_27_4_1_U129" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965" VARIABLE="sum" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln968_fu_732_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:968" VARIABLE="icmp_ln968" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln260_fu_791_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:260" VARIABLE="xor_ln260" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln260_3_fu_796_p3" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:260" VARIABLE="select_ln260_3" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln260_fu_804_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:260" VARIABLE="or_ln260" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln260_fu_808_p3" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:260" VARIABLE="select_ln260" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_53_8_1_1_U102" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="tmp_6" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_12ns_24_4_1_U115" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V_10" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_53_8_1_1_U103" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="tmp_7" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_24s_25_4_1_U118" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V_11" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_24s_25_4_1_U118" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:956" VARIABLE="sext_ln956_4" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_53_8_1_1_U104" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="tmp_8" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U121" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V_12" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U121" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:956" VARIABLE="sext_ln956_5" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_53_8_1_1_U105" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="tmp_9" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_26_4_1_U124" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V_13" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_26_4_1_U124" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:956" VARIABLE="sext_ln956_6" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_43_8_1_1_U106" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="tmp_1" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_27_4_1_U127" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V_14" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_27_4_1_U127" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:956" VARIABLE="sext_ln956_7" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_33_8_1_1_U107" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="tmp_s" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_27s_27_4_1_U130" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V_15" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_27s_27_4_1_U130" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965" VARIABLE="sext_ln965_4" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_12ns_24_4_1_U115" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965" VARIABLE="sum_23" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_24s_25_4_1_U118" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965" VARIABLE="sum_24" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U121" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965" VARIABLE="sum_25" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_26_4_1_U124" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965" VARIABLE="sum_26" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_27_4_1_U127" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965" VARIABLE="sum_27" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_27s_27_4_1_U130" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965" VARIABLE="sum_11" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln968_1_fu_754_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:968" VARIABLE="icmp_ln968_1" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln260_1_fu_825_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:260" VARIABLE="xor_ln260_1" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln260_4_fu_830_p3" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:260" VARIABLE="select_ln260_4" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln260_1_fu_838_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:260" VARIABLE="or_ln260_1" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln260_1_fu_842_p3" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:260" VARIABLE="select_ln260_1" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_53_8_1_1_U108" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="tmp_2" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_12ns_24_4_1_U116" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V_16" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_53_8_1_1_U109" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="tmp_3" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_24s_25_4_1_U119" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V_17" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_24s_25_4_1_U119" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:956" VARIABLE="sext_ln956_8" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_53_8_1_1_U110" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="tmp_4" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U122" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V_18" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U122" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:956" VARIABLE="sext_ln956_9" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_53_8_1_1_U111" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="tmp_5" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_26_4_1_U125" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V_19" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_26_4_1_U125" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:956" VARIABLE="sext_ln956_10" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_43_8_1_1_U112" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="tmp_10" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_27_4_1_U128" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V_20" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_27_4_1_U128" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:956" VARIABLE="sext_ln956_11" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_33_8_1_1_U113" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="tmp_11" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_27s_27_4_1_U131" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V_21" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_27s_27_4_1_U131" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965" VARIABLE="sext_ln965_8" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_12ns_24_4_1_U116" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965" VARIABLE="sum_28" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_24s_25_4_1_U119" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965" VARIABLE="sum_29" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_25s_26_4_1_U122" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965" VARIABLE="sum_30" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_26_4_1_U125" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965" VARIABLE="sum_31" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_26s_27_4_1_U128" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965" VARIABLE="sum_32" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_27s_27_4_1_U131" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965" VARIABLE="sum_17" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln968_2_fu_776_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:968" VARIABLE="icmp_ln968_2" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln260_2_fu_859_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:260" VARIABLE="xor_ln260_2" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln260_5_fu_864_p3" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:260" VARIABLE="select_ln260_5" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln260_2_fu_872_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:260" VARIABLE="or_ln260_2" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln260_2_fu_876_p3" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:260" VARIABLE="select_ln260_2" MODULE="hscale_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln653_fu_281_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:653" VARIABLE="icmp_ln653" MODULE="hscale_core_polyphase_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="x_6_fu_287_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:653" VARIABLE="x_6" MODULE="hscale_core_polyphase_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln663_fu_323_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:663" VARIABLE="icmp_ln663" MODULE="hscale_core_polyphase_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp29_fu_341_p2" SOURCE="" VARIABLE="icmp29" MODULE="hscale_core_polyphase_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln671_fu_499_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671" VARIABLE="select_ln671" MODULE="hscale_core_polyphase_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln671_1_fu_506_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671" VARIABLE="select_ln671_1" MODULE="hscale_core_polyphase_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln671_2_fu_513_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671" VARIABLE="select_ln671_2" MODULE="hscale_core_polyphase_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln671_3_fu_520_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671" VARIABLE="select_ln671_3" MODULE="hscale_core_polyphase_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln671_4_fu_527_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671" VARIABLE="select_ln671_4" MODULE="hscale_core_polyphase_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln671_5_fu_534_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671" VARIABLE="select_ln671_5" MODULE="hscale_core_polyphase_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln671_6_fu_541_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671" VARIABLE="select_ln671_6" MODULE="hscale_core_polyphase_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln671_7_fu_548_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671" VARIABLE="select_ln671_7" MODULE="hscale_core_polyphase_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln671_8_fu_555_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671" VARIABLE="select_ln671_8" MODULE="hscale_core_polyphase_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln671_9_fu_562_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671" VARIABLE="select_ln671_9" MODULE="hscale_core_polyphase_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln671_10_fu_569_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671" VARIABLE="select_ln671_10" MODULE="hscale_core_polyphase_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln671_11_fu_576_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671" VARIABLE="select_ln671_11" MODULE="hscale_core_polyphase_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="PixArray_val_V_fu_583_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671" VARIABLE="PixArray_val_V" MODULE="hscale_core_polyphase_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="PixArray_val_V_1_fu_590_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671" VARIABLE="PixArray_val_V_1" MODULE="hscale_core_polyphase_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="PixArray_val_V_2_fu_597_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671" VARIABLE="PixArray_val_V_2" MODULE="hscale_core_polyphase_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln676_fu_351_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:676" VARIABLE="add_ln676" MODULE="hscale_core_polyphase_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln676_fu_423_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:676" VARIABLE="icmp_ln676" MODULE="hscale_core_polyphase_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln715_fu_303_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:715" VARIABLE="icmp_ln715" MODULE="hscale_core_polyphase_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="xbySamples_fu_309_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:717" VARIABLE="xbySamples" MODULE="hscale_core_polyphase_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="ReadEn_1_fu_379_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:737" VARIABLE="ReadEn_1" MODULE="hscale_core_polyphase_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="xReadPos_1_fu_389_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:752" VARIABLE="xReadPos_1" MODULE="hscale_core_polyphase_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="xReadPos_2_fu_395_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:750" VARIABLE="xReadPos_2" MODULE="hscale_core_polyphase_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln757_fu_403_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:757" VARIABLE="icmp_ln757" MODULE="hscale_core_polyphase_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln757_fu_407_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:757" VARIABLE="and_ln757" MODULE="hscale_core_polyphase_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="lutram" LATENCY="1" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="FiltCoeff_U" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:595" VARIABLE="FiltCoeff" MODULE="hscale_core_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="lutram" LATENCY="1" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="FiltCoeff_1_U" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:595" VARIABLE="FiltCoeff_1" MODULE="hscale_core_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="lutram" LATENCY="1" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="FiltCoeff_2_U" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:595" VARIABLE="FiltCoeff_2" MODULE="hscale_core_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="lutram" LATENCY="1" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="FiltCoeff_3_U" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:595" VARIABLE="FiltCoeff_3" MODULE="hscale_core_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="lutram" LATENCY="1" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="FiltCoeff_4_U" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:595" VARIABLE="FiltCoeff_4" MODULE="hscale_core_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="lutram" LATENCY="1" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="FiltCoeff_5_U" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:595" VARIABLE="FiltCoeff_5" MODULE="hscale_core_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln224_fu_277_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224" VARIABLE="icmp_ln224" MODULE="hscale_core_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="TotalPixels_fu_283_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:600" VARIABLE="TotalPixels" MODULE="hscale_core_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_LoopSize" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:604" VARIABLE="LoopSize" MODULE="hscale_core_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="empty_46_fu_297_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224" VARIABLE="empty_46" MODULE="hscale_core_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="p_v1_fu_303_p3" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224" VARIABLE="p_v1" MODULE="hscale_core_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_add_ln637" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:637" VARIABLE="add_ln637" MODULE="hscale_core_polyphase" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln637_fu_320_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:637" VARIABLE="icmp_ln637" MODULE="hscale_core_polyphase" LOOP="loop_height" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="y_6_fu_325_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:637" VARIABLE="y_6" MODULE="hscale_core_polyphase" LOOP="loop_height" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="conv263_cast_cast_cast_cast_cast_cast_fu_302_p3" SOURCE="" VARIABLE="conv263_cast_cast_cast_cast_cast_cast" MODULE="v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1636_fu_367_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636" VARIABLE="icmp_ln1636" MODULE="v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="x_4_fu_373_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636" VARIABLE="x_4" MODULE="v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="out_x_fu_379_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1641" VARIABLE="out_x" MODULE="v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1643_fu_389_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1643" VARIABLE="icmp_ln1643" MODULE="v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp148_fu_395_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636" VARIABLE="cmp148" MODULE="v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="rhs_V_2_fu_511_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722" VARIABLE="rhs_V_2" MODULE="v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="rhs_3_fu_518_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722" VARIABLE="rhs_3" MODULE="v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="lhs_V_fu_525_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722" VARIABLE="lhs_V" MODULE="v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="rhs_V_fu_532_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722" VARIABLE="rhs_V" MODULE="v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="lhs_fu_539_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722" VARIABLE="lhs" MODULE="v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="rhs_fu_546_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722" VARIABLE="rhs" MODULE="v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_432_8_1_1_U211" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1742" VARIABLE="tmp_2" MODULE="v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_2_fu_557_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" VARIABLE="ret_V_2" MODULE="v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln1541_2_fu_684_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" VARIABLE="add_ln1541_2" MODULE="v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln1541_1_fu_690_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" VARIABLE="add_ln1541_1" MODULE="v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_4_fu_567_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" VARIABLE="ret_V_4" MODULE="v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln1541_5_fu_723_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" VARIABLE="add_ln1541_5" MODULE="v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln1541_4_fu_729_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" VARIABLE="add_ln1541_4" MODULE="v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="filt_res1_fu_757_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1598" VARIABLE="filt_res1" MODULE="v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1757_fu_768_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1757" VARIABLE="select_ln1757" MODULE="v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2" LOOP="VITIS_LOOP_1636_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1632_fu_225_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1632" VARIABLE="select_ln1632" MODULE="v_hcresampler_core_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1632_1_fu_208_p3" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1632" VARIABLE="select_ln1632_1" MODULE="v_hcresampler_core_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="loopWidth_fu_215_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1632" VARIABLE="loopWidth" MODULE="v_hcresampler_core_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="not_read16_fu_232_p2" SOURCE="" VARIABLE="not_read16" MODULE="v_hcresampler_core_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp361000_fu_237_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1632" VARIABLE="cmp361000" MODULE="v_hcresampler_core_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1634_fu_249_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1634" VARIABLE="icmp_ln1634" MODULE="v_hcresampler_core_1" LOOP="VITIS_LOOP_1634_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="y_2_fu_254_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1634" VARIABLE="y_2" MODULE="v_hcresampler_core_1" LOOP="VITIS_LOOP_1634_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1536_fu_104_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1536" VARIABLE="icmp_ln1536" MODULE="MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1" LOOP="VITIS_LOOP_1536_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1536_fu_110_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1536" VARIABLE="add_ln1536" MODULE="MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1" LOOP="VITIS_LOOP_1536_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1538_fu_120_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1538" VARIABLE="add_ln1538" MODULE="MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1" LOOP="VITIS_LOOP_1536_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="mapComp_U" SOURCE="" VARIABLE="mapComp" MODULE="MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1544_fu_189_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1544" VARIABLE="icmp_ln1544" MODULE="MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3" LOOP="VITIS_LOOP_1544_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="j_2_fu_195_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1544" VARIABLE="j_2" MODULE="MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3" LOOP="VITIS_LOOP_1544_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="axi_last_V_fu_201_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1557" VARIABLE="axi_last_V" MODULE="MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3" LOOP="VITIS_LOOP_1544_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_35_8_1_1_U254" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="tmp" MODULE="MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3" LOOP="VITIS_LOOP_1544_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_35_8_1_1_U255" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="tmp_s" MODULE="MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3" LOOP="VITIS_LOOP_1544_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_35_8_1_1_U256" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="tmp_12" MODULE="MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3" LOOP="VITIS_LOOP_1544_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_sub_ln1538" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1538" VARIABLE="sub_ln1538" MODULE="MultiPixStream2AXIvideo" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_sub" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1486" VARIABLE="sub" MODULE="MultiPixStream2AXIvideo" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1542_fu_220_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1542" VARIABLE="icmp_ln1542" MODULE="MultiPixStream2AXIvideo" LOOP="VITIS_LOOP_1542_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_225_p2" SOURCE="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1542" VARIABLE="i_2" MODULE="MultiPixStream2AXIvideo" LOOP="VITIS_LOOP_1542_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="stream_in_U" SOURCE="" VARIABLE="stream_in" MODULE="v_hscaler" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="stream_upsampled_U" SOURCE="" VARIABLE="stream_upsampled" MODULE="v_hscaler" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="stream_scaled_U" SOURCE="" VARIABLE="stream_scaled" MODULE="v_hscaler" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="stream_out_422_U" SOURCE="" VARIABLE="stream_out_422" MODULE="v_hscaler" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="bPassThruHcr1_channel_U" SOURCE="" VARIABLE="bPassThruHcr1_channel" MODULE="v_hscaler" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="bPassThruHcr2_U" SOURCE="" VARIABLE="bPassThruHcr2" MODULE="v_hscaler" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="CTRL_s_axi_U" SOURCE="" VARIABLE="" MODULE="v_hscaler" LOOP="" BUNDLEDNAME="CTRL" DSP="0" BRAM="2" URAM="0"/>
</BindInfo>
