Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar 20 17:31:15 2024
| Host         : DESKTOP-LUOGMV1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file NEXYS4_DDR_control_sets_placed.rpt
| Design       : NEXYS4_DDR
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   287 |
|    Minimum number of control sets                        |    41 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |   246 |
| Unused register locations in slices containing registers |  1056 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   287 |
| >= 0 to < 4        |    92 |
| >= 4 to < 6        |    65 |
| >= 6 to < 8        |    47 |
| >= 8 to < 10       |    21 |
| >= 10 to < 12      |    11 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     5 |
| >= 16              |    41 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              62 |           37 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |             480 |          239 |
| Yes          | No                    | No                     |             185 |           80 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2149 |          830 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+
|      Clock Signal      |                                       Enable Signal                                      |                                Set/Reset Signal                                | Slice Load Count | Bel Load Count |
+------------------------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                   |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_cmd][0]_i_1_n_0            | sigma/sigma_tile/sfr/core_reset_o_reg_0                                        |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_cmd][0]_i_1_n_0            | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                   |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                 |                1 |              1 |
|  sys_clk/inst/clk_out1 |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2                                 |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2                                 |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2                                 |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2                                 |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2                                 |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2                                 |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2                                 |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_tx/tx_o_i_1_n_0                                                           | sigma/reset_sync/Q[0]                                                          |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                 |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/genpsticky_glbl_regfile                                           | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_cmd][0]_i_1_n_0            | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                 |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                 |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                 |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                3 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                3 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/genpstage_IFETCH_TRX_BUF                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/genpsticky_glbl_regfile                                           | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF[0][mem_cmd][0]_i_1_n_0             | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                 |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                 |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q[62]_i_1_n_0                      | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                 |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                3 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                 |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                1 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                 |                1 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                3 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                3 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |                1 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                 |                3 |              4 |
|  sys_clk/inst/clk_out1 |                                                                                          | sigma/reset_sync/arst                                                          |                3 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                 |                3 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q[62]_i_1_n_0                      | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6                                 |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |                1 |              4 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_rx/FSM_sequential_state[3]_i_1_n_0                                        | sigma/reset_sync/Q[0]                                                          |                1 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                1 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/E[0]                                                              | sigma/reset_sync/SR[0]                                                         |                1 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_cmd][0]_i_1_n_0            | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                3 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                3 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                3 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                3 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                 |                3 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                4 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/genpsticky_glbl_regfile                                           | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                 |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/genpsticky_glbl_regfile                                           | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                3 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                4 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                 |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                1 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                3 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                 |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                2 |              5 |
|  sys_clk/inst/clk_out1 |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                 |                4 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                 |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                 |                1 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                 |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][irq_mcause][3]_i_1_n_0        | sigma/sigma_tile/sfr/core_reset_o_reg_1[0]                                     |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                 |                4 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/bus_addr_bo_reg[5]                                                | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_0 |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                 |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                4 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                4 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/genpsticky_glbl_regfile                                           | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                3 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                3 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                1 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                 |                3 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                 |                1 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                1 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                4 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                 |                3 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                1 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                4 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                 |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                3 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                 |                3 |              6 |
|  sys_clk/inst/clk_out1 |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                4 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/genpsticky_glbl_regfile                                           | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                3 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF[0][mem_cmd][0]_i_1_n_0             | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF[0][mem_cmd][0]_i_1_n_0             | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                   |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF[0][mem_cmd][0]_i_1_n_0             | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2                                 |                3 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                3 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                6 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                3 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                4 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                 |                3 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                 |                3 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                3 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                 |                3 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                1 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                3 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                1 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                1 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                3 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                3 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                2 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                4 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                3 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                 |                4 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                 |                3 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                3 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF[0][mem_cmd][0]_i_1_n_0             | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                3 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                4 |              7 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/tx_dout_bo[7]_i_1_n_0                                           |                                                                                |                2 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/genpsticky_glbl_regfile                                           | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                3 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                4 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                3 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                 |                3 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                 |                2 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                2 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                2 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                4 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                2 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                2 |              8 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/tx_sendbyte_ff_0                                                |                                                                                |                2 |              8 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/tx_sendbyte[7]_i_2_n_0                                          | sigma/udm/udm_controller/tx_sendbyte[7]_i_1_n_0                                |                1 |              8 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/RD_DATA_reg[23]_i_1_n_0                                         | sigma/udm/udm_controller/RD_DATA_reg[31]_i_1_n_0                               |                3 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                4 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                4 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                2 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                2 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                3 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                4 |              8 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_tx/databuf_0                                                              | sigma/reset_sync/Q[0]                                                          |                2 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                4 |              8 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_rx/dout_bo[7]_i_1_n_0                                                     | sigma/reset_sync/Q[0]                                                          |                1 |              8 |
|  sys_clk/inst/clk_out1 |                                                                                          | sigma/udm/uart_rx/SR[0]                                                        |                2 |              9 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                3 |              9 |
|  sys_clk/inst/clk_out1 |                                                                                          | sigma/udm/udm_controller/FSM_sequential_state[2]_i_1_n_0                       |                7 |              9 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                2 |              9 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                3 |              9 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                2 |              9 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                3 |              9 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |                4 |              9 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |                5 |             10 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_cmd][0]_i_1_n_0            | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                4 |             10 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                4 |             10 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |                4 |             10 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |                4 |             11 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                3 |             11 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |                3 |             11 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][mem_cmd][0]_1              | sigma/sigma_tile/riscv/bus_addr_bo_reg[2]_0                                    |                5 |             11 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][mem_cmd][0]_1              | sigma/sigma_tile/riscv/bus_addr_bo_reg[2]_1                                    |                4 |             11 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                3 |             11 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF[0][mem_cmd][0]_i_1_n_0             | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                4 |             11 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |                5 |             12 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                2 |             12 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |                3 |             12 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |                7 |             13 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |                4 |             13 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |                4 |             14 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |                5 |             14 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF[0][mem_cmd][0]_i_1_n_0             | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                5 |             14 |
|  sys_clk/inst/clk_out1 |                                                                                          | sigma/reset_sync/SR[0]                                                         |                9 |             14 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |                4 |             15 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][mem_cmd][0]_2[0]           | sigma/reset_sync/SR[0]                                                         |                7 |             16 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/bus_we_o_reg_0                                                    | sigma/sigma_tile/riscv/bus_we_o_reg                                            |                4 |             16 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/bus_we_o_reg_0                                                    |                                                                                |                5 |             16 |
|  sys_clk/inst/clk_out1 |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2                                 |                8 |             16 |
|  sys_clk/inst/clk_out1 |                                                                                          | sigma/reset_sync/Q[0]                                                          |               11 |             17 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_cmd][0]_i_1_n_0            | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                   |                6 |             19 |
|  sys_clk/inst/clk_out1 | sigma/debouncer/counter_reg[0]_i_1_n_0                                                   | sigma/reset_sync/Q[0]                                                          |                5 |             20 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_cmd][0]_i_1_n_0            | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2                                 |               10 |             24 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/RD_DATA_reg[23]_i_1_n_0                                         |                                                                                |               13 |             24 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q[62]_i_1_n_0                      | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                 |               13 |             25 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_cmd][0]_i_1_n_0            | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6                                 |                9 |             25 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_rx/bitperiod_o[28]_i_1_n_0                                                | sigma/reset_sync/Q[0]                                                          |               11 |             30 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_complete_w                             | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                 |               13 |             32 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_rx/clk_counter                                                            | sigma/reset_sync/Q[0]                                                          |                5 |             32 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_tx/clk_counter                                                            | sigma/reset_sync/Q[0]                                                          |                4 |             32 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/sfr/timer_value[31]_i_2_n_0                                             | sigma/udm/udm_controller/rst_o_reg_1[0]                                        |                5 |             32 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[31]_i_1_n_0                     | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                 |                8 |             32 |
|  sys_clk/inst/clk_out1 |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                 |               19 |             32 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q                                 | sigma/sigma_tile/sfr/core_reset_o_reg_6[0]                                     |               14 |             32 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/core_reset_o_reg_0[0]                                             | sigma/reset_sync/SR[0]                                                         |               10 |             32 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/bus_addr_bo[31]_i_1_n_0                                         | sigma/udm/udm_controller/FSM_sequential_state[2]_i_1_n_0                       |                6 |             32 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/bus_wdata_bo[31]_i_1_n_0                                        | sigma/udm/udm_controller/FSM_sequential_state[2]_i_1_n_0                       |                7 |             32 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/timeout_counter[31]_i_1_n_0                                     |                                                                                |               11 |             32 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/tr_length[31]_i_2_n_0                                           | sigma/udm/udm_controller/tr_length[31]_i_1_n_0                                 |               12 |             32 |
|  sys_clk/inst/clk_out1 |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_3                                        |                7 |             35 |
|  sys_clk/inst/clk_out1 |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_4                                        |               19 |             37 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_cmd][0]_i_1_n_0            | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                 |               12 |             37 |
|  sys_clk/inst/clk_out1 |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_1[0]                                     |                8 |             38 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/bus_we_o_reg_1[0]                                                 |                                                                                |               21 |             48 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/E[0]                                                            |                                                                                |               26 |             50 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/genpstage_IFETCH_TRX_BUF                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                   |               15 |             60 |
|  sys_clk/inst/clk_out1 |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |               36 |             61 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q                                  | sigma/sigma_tile/sfr/core_reset_o_reg_6[0]                                     |               16 |             62 |
|  sys_clk/inst/clk_out1 |                                                                                          |                                                                                |               37 |             62 |
|  sys_clk/inst/clk_out1 |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6                                 |               40 |             62 |
|  sys_clk/inst/clk_out1 |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                 |               34 |             64 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][curinstr_addr][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                   |               22 |             64 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_cmd][0]_i_1_n_0            | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                 |               23 |             64 |
|  sys_clk/inst/clk_out1 |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                   |               30 |             74 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2                                 |               38 |             96 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |               38 |            113 |
+------------------------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+


