Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb  6 13:01:26 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                  WorstPath to Src                                                  |                                                                 Path #1                                                                | WorstPath from Dst |
+---------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                              3.125 |                                                                                                                                  3.125 |              3.125 |
| Path Delay                |                                                                                                              9.767 |                                                                                                                                 11.350 |              0.458 |
| Logic Delay               | 2.530(26%)                                                                                                         | 3.173(28%)                                                                                                                             | 0.095(21%)         |
| Net Delay                 | 7.237(74%)                                                                                                         | 8.177(72%)                                                                                                                             | 0.363(79%)         |
| Clock Skew                |                                                                                                             -0.192 |                                                                                                                                  0.096 |             -0.351 |
| Slack                     |                                                                                                             -6.842 |                                                                                                                                 -8.138 |              2.307 |
| Timing Exception          |                                                                                                                    |                                                                                                                                        |                    |
| Bounding Box Size         | 10% x 2%                                                                                                           | 10% x 1%                                                                                                                               | 0% x 0%            |
| Clock Region Distance     | (0, 1)                                                                                                             | (0, 0)                                                                                                                                 | (0, 0)             |
| Cumulative Fanout         |                                                                                                                160 |                                                                                                                                    164 |                  1 |
| Fixed Loc                 |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| Fixed Route               |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| Hold Fix Detour           |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| Combined LUT Pairs        |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                       | Safely Timed                                                                                                                           | Safely Timed       |
| Logic Levels              |                                                                                                                 21 |                                                                                                                                     25 |                  0 |
| Routes                    |                                                                                                                 21 |                                                                                                                                     25 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT4 LUT5 FDRE | FDRE LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                                                                                                                | clk                                                                                                                                    | clk                |
| End Point Clock           | clk                                                                                                                | clk                                                                                                                                    | clk                |
| DSP Block                 | None                                                                                                               | None                                                                                                                                   | None               |
| BRAM                      | None                                                                                                               | None                                                                                                                                   | None               |
| IO Crossings              |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| SLR Crossings             |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| PBlocks                   |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| High Fanout               |                                                                                                                 24 |                                                                                                                                     16 |                  1 |
| Dont Touch                |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| Mark Debug                |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                             | FDRE/C                                                                                                                                 | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                             | FDRE/D                                                                                                                                 | FDRE/D             |
| Start Point Pin           | muon_cand_8.pt[1]/C                                                                                                | sr_p.sr_1_12.sector_ret_604/C                                                                                                          | sr_p.sr_1[245]/C   |
| End Point Pin             | sr_p.sr_1_12.sector_ret_604/D                                                                                      | sr_p.sr_1[245]/D                                                                                                                       | sr_p.sr_2[245]/D   |
+---------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                  WorstPath to Src                                                  |                                                                   Path #2                                                                   | WorstPath from Dst |
+---------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                              3.125 |                                                                                                                                       3.125 |              3.125 |
| Path Delay                |                                                                                                              9.767 |                                                                                                                                      11.210 |              0.836 |
| Logic Delay               | 2.530(26%)                                                                                                         | 2.765(25%)                                                                                                                                  | 0.096(12%)         |
| Net Delay                 | 7.237(74%)                                                                                                         | 8.445(75%)                                                                                                                                  | 0.740(88%)         |
| Clock Skew                |                                                                                                             -0.192 |                                                                                                                                      -0.043 |             -0.175 |
| Slack                     |                                                                                                             -6.842 |                                                                                                                                      -8.136 |              2.105 |
| Timing Exception          |                                                                                                                    |                                                                                                                                             |                    |
| Bounding Box Size         | 10% x 2%                                                                                                           | 10% x 1%                                                                                                                                    | 1% x 1%            |
| Clock Region Distance     | (0, 1)                                                                                                             | (1, 0)                                                                                                                                      | (1, 0)             |
| Cumulative Fanout         |                                                                                                                160 |                                                                                                                                         167 |                  1 |
| Fixed Loc                 |                                                                                                                  0 |                                                                                                                                           0 |                  0 |
| Fixed Route               |                                                                                                                  0 |                                                                                                                                           0 |                  0 |
| Hold Fix Detour           |                                                                                                                  0 |                                                                                                                                           0 |                  0 |
| Combined LUT Pairs        |                                                                                                                  0 |                                                                                                                                           0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                       | Safely Timed                                                                                                                                | Safely Timed       |
| Logic Levels              |                                                                                                                 21 |                                                                                                                                          26 |                  0 |
| Routes                    |                                                                                                                 21 |                                                                                                                                          26 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT4 LUT5 FDRE | FDRE LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                                                                                                                | clk                                                                                                                                         | clk                |
| End Point Clock           | clk                                                                                                                | clk                                                                                                                                         | clk                |
| DSP Block                 | None                                                                                                               | None                                                                                                                                        | None               |
| BRAM                      | None                                                                                                               | None                                                                                                                                        | None               |
| IO Crossings              |                                                                                                                  0 |                                                                                                                                           0 |                  0 |
| SLR Crossings             |                                                                                                                  0 |                                                                                                                                           0 |                  0 |
| PBlocks                   |                                                                                                                  0 |                                                                                                                                           0 |                  0 |
| High Fanout               |                                                                                                                 24 |                                                                                                                                          16 |                  1 |
| Dont Touch                |                                                                                                                  0 |                                                                                                                                           0 |                  0 |
| Mark Debug                |                                                                                                                  0 |                                                                                                                                           0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                             | FDRE/C                                                                                                                                      | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                             | FDRE/D                                                                                                                                      | FDRE/D             |
| Start Point Pin           | muon_cand_8.pt[1]/C                                                                                                | sr_p.sr_1_12.sector_ret_604/C                                                                                                               | sr_p.sr_1[250]/C   |
| End Point Pin             | sr_p.sr_1_12.sector_ret_604/D                                                                                      | sr_p.sr_1[250]/D                                                                                                                            | sr_p.sr_2[250]/D   |
+---------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                  WorstPath to Src                                                  |                                                                   Path #3                                                                   | WorstPath from Dst |
+---------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                              3.125 |                                                                                                                                       3.125 |              3.125 |
| Path Delay                |                                                                                                              9.767 |                                                                                                                                      11.329 |              0.311 |
| Logic Delay               | 2.530(26%)                                                                                                         | 2.825(25%)                                                                                                                                  | 0.097(32%)         |
| Net Delay                 | 7.237(74%)                                                                                                         | 8.504(75%)                                                                                                                                  | 0.214(68%)         |
| Clock Skew                |                                                                                                             -0.192 |                                                                                                                                       0.087 |             -0.344 |
| Slack                     |                                                                                                             -6.842 |                                                                                                                                      -8.126 |              2.461 |
| Timing Exception          |                                                                                                                    |                                                                                                                                             |                    |
| Bounding Box Size         | 10% x 2%                                                                                                           | 10% x 1%                                                                                                                                    | 0% x 0%            |
| Clock Region Distance     | (0, 1)                                                                                                             | (0, 0)                                                                                                                                      | (0, 0)             |
| Cumulative Fanout         |                                                                                                                160 |                                                                                                                                         167 |                  1 |
| Fixed Loc                 |                                                                                                                  0 |                                                                                                                                           0 |                  0 |
| Fixed Route               |                                                                                                                  0 |                                                                                                                                           0 |                  0 |
| Hold Fix Detour           |                                                                                                                  0 |                                                                                                                                           0 |                  0 |
| Combined LUT Pairs        |                                                                                                                  0 |                                                                                                                                           0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                       | Safely Timed                                                                                                                                | Safely Timed       |
| Logic Levels              |                                                                                                                 21 |                                                                                                                                          26 |                  0 |
| Routes                    |                                                                                                                 21 |                                                                                                                                          26 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT4 LUT5 FDRE | FDRE LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                                                                                                                | clk                                                                                                                                         | clk                |
| End Point Clock           | clk                                                                                                                | clk                                                                                                                                         | clk                |
| DSP Block                 | None                                                                                                               | None                                                                                                                                        | None               |
| BRAM                      | None                                                                                                               | None                                                                                                                                        | None               |
| IO Crossings              |                                                                                                                  0 |                                                                                                                                           0 |                  0 |
| SLR Crossings             |                                                                                                                  0 |                                                                                                                                           0 |                  0 |
| PBlocks                   |                                                                                                                  0 |                                                                                                                                           0 |                  0 |
| High Fanout               |                                                                                                                 24 |                                                                                                                                          16 |                  1 |
| Dont Touch                |                                                                                                                  0 |                                                                                                                                           0 |                  0 |
| Mark Debug                |                                                                                                                  0 |                                                                                                                                           0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                             | FDRE/C                                                                                                                                      | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                             | FDRE/D                                                                                                                                      | FDRE/D             |
| Start Point Pin           | muon_cand_8.pt[1]/C                                                                                                | sr_p.sr_1_12.sector_ret_604/C                                                                                                               | sr_p.sr_1[248]/C   |
| End Point Pin             | sr_p.sr_1_12.sector_ret_604/D                                                                                      | sr_p.sr_1[248]/D                                                                                                                            | sr_p.sr_2[248]/D   |
+---------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                  WorstPath to Src                                                  |                                                                 Path #4                                                                | WorstPath from Dst |
+---------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                              3.125 |                                                                                                                                  3.125 |              3.125 |
| Path Delay                |                                                                                                              9.767 |                                                                                                                                 11.194 |              0.750 |
| Logic Delay               | 2.530(26%)                                                                                                         | 2.894(26%)                                                                                                                             | 0.097(13%)         |
| Net Delay                 | 7.237(74%)                                                                                                         | 8.300(74%)                                                                                                                             | 0.653(87%)         |
| Clock Skew                |                                                                                                             -0.192 |                                                                                                                                 -0.043 |             -0.022 |
| Slack                     |                                                                                                             -6.842 |                                                                                                                                 -8.120 |              2.345 |
| Timing Exception          |                                                                                                                    |                                                                                                                                        |                    |
| Bounding Box Size         | 10% x 2%                                                                                                           | 10% x 1%                                                                                                                               | 0% x 0%            |
| Clock Region Distance     | (0, 1)                                                                                                             | (1, 0)                                                                                                                                 | (0, 0)             |
| Cumulative Fanout         |                                                                                                                160 |                                                                                                                                    164 |                  1 |
| Fixed Loc                 |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| Fixed Route               |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| Hold Fix Detour           |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| Combined LUT Pairs        |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                       | Safely Timed                                                                                                                           | Safely Timed       |
| Logic Levels              |                                                                                                                 21 |                                                                                                                                     25 |                  0 |
| Routes                    |                                                                                                                 21 |                                                                                                                                     25 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT4 LUT5 FDRE | FDRE LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                                                                                                                | clk                                                                                                                                    | clk                |
| End Point Clock           | clk                                                                                                                | clk                                                                                                                                    | clk                |
| DSP Block                 | None                                                                                                               | None                                                                                                                                   | None               |
| BRAM                      | None                                                                                                               | None                                                                                                                                   | None               |
| IO Crossings              |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| SLR Crossings             |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| PBlocks                   |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| High Fanout               |                                                                                                                 24 |                                                                                                                                     16 |                  1 |
| Dont Touch                |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| Mark Debug                |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                             | FDRE/C                                                                                                                                 | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                             | FDRE/D                                                                                                                                 | FDRE/D             |
| Start Point Pin           | muon_cand_8.pt[1]/C                                                                                                | sr_p.sr_1_12.sector_ret_604/C                                                                                                          | sr_p.sr_1[242]/C   |
| End Point Pin             | sr_p.sr_1_12.sector_ret_604/D                                                                                      | sr_p.sr_1[242]/D                                                                                                                       | sr_p.sr_2[242]/D   |
+---------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                  WorstPath to Src                                                  |                                                              Path #5                                                              | WorstPath from Dst |
+---------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                              3.125 |                                                                                                                             3.125 |              3.125 |
| Path Delay                |                                                                                                              9.767 |                                                                                                                            11.252 |              0.993 |
| Logic Delay               | 2.530(26%)                                                                                                         | 2.928(27%)                                                                                                                        | 0.096(10%)         |
| Net Delay                 | 7.237(74%)                                                                                                         | 8.324(73%)                                                                                                                        | 0.897(90%)         |
| Clock Skew                |                                                                                                             -0.192 |                                                                                                                             0.019 |             -0.165 |
| Slack                     |                                                                                                             -6.842 |                                                                                                                            -8.116 |              1.958 |
| Timing Exception          |                                                                                                                    |                                                                                                                                   |                    |
| Bounding Box Size         | 10% x 2%                                                                                                           | 10% x 1%                                                                                                                          | 0% x 0%            |
| Clock Region Distance     | (0, 1)                                                                                                             | (1, 0)                                                                                                                            | (0, 0)             |
| Cumulative Fanout         |                                                                                                                160 |                                                                                                                               163 |                  1 |
| Fixed Loc                 |                                                                                                                  0 |                                                                                                                                 0 |                  0 |
| Fixed Route               |                                                                                                                  0 |                                                                                                                                 0 |                  0 |
| Hold Fix Detour           |                                                                                                                  0 |                                                                                                                                 0 |                  0 |
| Combined LUT Pairs        |                                                                                                                  0 |                                                                                                                                 0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                       | Safely Timed                                                                                                                      | Safely Timed       |
| Logic Levels              |                                                                                                                 21 |                                                                                                                                24 |                  0 |
| Routes                    |                                                                                                                 21 |                                                                                                                                24 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT4 LUT5 FDRE | FDRE LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                                                                                                                | clk                                                                                                                               | clk                |
| End Point Clock           | clk                                                                                                                | clk                                                                                                                               | clk                |
| DSP Block                 | None                                                                                                               | None                                                                                                                              | None               |
| BRAM                      | None                                                                                                               | None                                                                                                                              | None               |
| IO Crossings              |                                                                                                                  0 |                                                                                                                                 0 |                  0 |
| SLR Crossings             |                                                                                                                  0 |                                                                                                                                 0 |                  0 |
| PBlocks                   |                                                                                                                  0 |                                                                                                                                 0 |                  0 |
| High Fanout               |                                                                                                                 24 |                                                                                                                                16 |                  1 |
| Dont Touch                |                                                                                                                  0 |                                                                                                                                 0 |                  0 |
| Mark Debug                |                                                                                                                  0 |                                                                                                                                 0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                             | FDRE/C                                                                                                                            | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                             | FDRE/D                                                                                                                            | FDRE/D             |
| Start Point Pin           | muon_cand_8.pt[1]/C                                                                                                | sr_p.sr_1_12.sector_ret_604/C                                                                                                     | sr_p.sr_1[255]/C   |
| End Point Pin             | sr_p.sr_1_12.sector_ret_604/D                                                                                      | sr_p.sr_1[255]/D                                                                                                                  | sr_p.sr_2[255]/D   |
+---------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                  WorstPath to Src                                                  |                                                            Path #6                                                           | WorstPath from Dst |
+---------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                              3.125 |                                                                                                                        3.125 |              3.125 |
| Path Delay                |                                                                                                              9.767 |                                                                                                                       11.227 |              0.324 |
| Logic Delay               | 2.530(26%)                                                                                                         | 2.892(26%)                                                                                                                   | 0.093(29%)         |
| Net Delay                 | 7.237(74%)                                                                                                         | 8.335(74%)                                                                                                                   | 0.231(71%)         |
| Clock Skew                |                                                                                                             -0.192 |                                                                                                                       -0.004 |             -0.243 |
| Slack                     |                                                                                                             -6.842 |                                                                                                                       -8.114 |              2.550 |
| Timing Exception          |                                                                                                                    |                                                                                                                              |                    |
| Bounding Box Size         | 10% x 2%                                                                                                           | 10% x 1%                                                                                                                     | 0% x 0%            |
| Clock Region Distance     | (0, 1)                                                                                                             | (0, 0)                                                                                                                       | (0, 0)             |
| Cumulative Fanout         |                                                                                                                160 |                                                                                                                          152 |                  1 |
| Fixed Loc                 |                                                                                                                  0 |                                                                                                                            0 |                  0 |
| Fixed Route               |                                                                                                                  0 |                                                                                                                            0 |                  0 |
| Hold Fix Detour           |                                                                                                                  0 |                                                                                                                            0 |                  0 |
| Combined LUT Pairs        |                                                                                                                  0 |                                                                                                                            0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                       | Safely Timed                                                                                                                 | Safely Timed       |
| Logic Levels              |                                                                                                                 21 |                                                                                                                           23 |                  0 |
| Routes                    |                                                                                                                 21 |                                                                                                                           23 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT4 LUT5 FDRE | FDRE LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                                                                                                                | clk                                                                                                                          | clk                |
| End Point Clock           | clk                                                                                                                | clk                                                                                                                          | clk                |
| DSP Block                 | None                                                                                                               | None                                                                                                                         | None               |
| BRAM                      | None                                                                                                               | None                                                                                                                         | None               |
| IO Crossings              |                                                                                                                  0 |                                                                                                                            0 |                  0 |
| SLR Crossings             |                                                                                                                  0 |                                                                                                                            0 |                  0 |
| PBlocks                   |                                                                                                                  0 |                                                                                                                            0 |                  0 |
| High Fanout               |                                                                                                                 24 |                                                                                                                           16 |                  1 |
| Dont Touch                |                                                                                                                  0 |                                                                                                                            0 |                  0 |
| Mark Debug                |                                                                                                                  0 |                                                                                                                            0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                             | FDRE/C                                                                                                                       | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                             | FDRE/D                                                                                                                       | FDRE/D             |
| Start Point Pin           | muon_cand_8.pt[1]/C                                                                                                | sr_p.sr_1_12.sector_ret_604/C                                                                                                | sr_p.sr_1[254]/C   |
| End Point Pin             | sr_p.sr_1_12.sector_ret_604/D                                                                                      | sr_p.sr_1[254]/D                                                                                                             | sr_p.sr_2[254]/D   |
+---------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                  WorstPath to Src                                                  |                                                                 Path #7                                                                | WorstPath from Dst |
+---------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                              3.125 |                                                                                                                                  3.125 |              3.125 |
| Path Delay                |                                                                                                              9.767 |                                                                                                                                 11.173 |              1.155 |
| Logic Delay               | 2.530(26%)                                                                                                         | 2.866(26%)                                                                                                                             | 0.095(9%)          |
| Net Delay                 | 7.237(74%)                                                                                                         | 8.307(74%)                                                                                                                             | 1.060(91%)         |
| Clock Skew                |                                                                                                             -0.192 |                                                                                                                                 -0.040 |             -0.170 |
| Slack                     |                                                                                                             -6.842 |                                                                                                                                 -8.096 |              1.791 |
| Timing Exception          |                                                                                                                    |                                                                                                                                        |                    |
| Bounding Box Size         | 10% x 2%                                                                                                           | 11% x 1%                                                                                                                               | 1% x 0%            |
| Clock Region Distance     | (0, 1)                                                                                                             | (1, 0)                                                                                                                                 | (1, 0)             |
| Cumulative Fanout         |                                                                                                                160 |                                                                                                                                    164 |                  1 |
| Fixed Loc                 |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| Fixed Route               |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| Hold Fix Detour           |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| Combined LUT Pairs        |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                       | Safely Timed                                                                                                                           | Safely Timed       |
| Logic Levels              |                                                                                                                 21 |                                                                                                                                     25 |                  0 |
| Routes                    |                                                                                                                 21 |                                                                                                                                     25 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT4 LUT5 FDRE | FDRE LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                                                                                                                | clk                                                                                                                                    | clk                |
| End Point Clock           | clk                                                                                                                | clk                                                                                                                                    | clk                |
| DSP Block                 | None                                                                                                               | None                                                                                                                                   | None               |
| BRAM                      | None                                                                                                               | None                                                                                                                                   | None               |
| IO Crossings              |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| SLR Crossings             |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| PBlocks                   |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| High Fanout               |                                                                                                                 24 |                                                                                                                                     16 |                  1 |
| Dont Touch                |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| Mark Debug                |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                             | FDRE/C                                                                                                                                 | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                             | FDRE/D                                                                                                                                 | FDRE/D             |
| Start Point Pin           | muon_cand_8.pt[1]/C                                                                                                | sr_p.sr_1_12.sector_ret_604/C                                                                                                          | sr_p.sr_1[249]/C   |
| End Point Pin             | sr_p.sr_1_12.sector_ret_604/D                                                                                      | sr_p.sr_1[249]/D                                                                                                                       | sr_p.sr_2[249]/D   |
+---------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                  WorstPath to Src                                                  |                                                                 Path #8                                                                | WorstPath from Dst |
+---------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                              3.125 |                                                                                                                                  3.125 |              3.125 |
| Path Delay                |                                                                                                              9.767 |                                                                                                                                 11.303 |              0.974 |
| Logic Delay               | 2.530(26%)                                                                                                         | 2.894(26%)                                                                                                                             | 0.096(10%)         |
| Net Delay                 | 7.237(74%)                                                                                                         | 8.409(74%)                                                                                                                             | 0.878(90%)         |
| Clock Skew                |                                                                                                             -0.192 |                                                                                                                                  0.096 |             -0.350 |
| Slack                     |                                                                                                             -6.842 |                                                                                                                                 -8.091 |              1.792 |
| Timing Exception          |                                                                                                                    |                                                                                                                                        |                    |
| Bounding Box Size         | 10% x 2%                                                                                                           | 10% x 1%                                                                                                                               | 0% x 0%            |
| Clock Region Distance     | (0, 1)                                                                                                             | (0, 0)                                                                                                                                 | (0, 0)             |
| Cumulative Fanout         |                                                                                                                160 |                                                                                                                                    164 |                  1 |
| Fixed Loc                 |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| Fixed Route               |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| Hold Fix Detour           |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| Combined LUT Pairs        |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                       | Safely Timed                                                                                                                           | Safely Timed       |
| Logic Levels              |                                                                                                                 21 |                                                                                                                                     25 |                  0 |
| Routes                    |                                                                                                                 21 |                                                                                                                                     25 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT4 LUT5 FDRE | FDRE LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                                                                                                                | clk                                                                                                                                    | clk                |
| End Point Clock           | clk                                                                                                                | clk                                                                                                                                    | clk                |
| DSP Block                 | None                                                                                                               | None                                                                                                                                   | None               |
| BRAM                      | None                                                                                                               | None                                                                                                                                   | None               |
| IO Crossings              |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| SLR Crossings             |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| PBlocks                   |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| High Fanout               |                                                                                                                 24 |                                                                                                                                     16 |                  1 |
| Dont Touch                |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| Mark Debug                |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                             | FDRE/C                                                                                                                                 | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                             | FDRE/D                                                                                                                                 | FDRE/D             |
| Start Point Pin           | muon_cand_8.pt[1]/C                                                                                                | sr_p.sr_1_12.sector_ret_604/C                                                                                                          | sr_p.sr_1[251]/C   |
| End Point Pin             | sr_p.sr_1_12.sector_ret_604/D                                                                                      | sr_p.sr_1[251]/D                                                                                                                       | sr_p.sr_2[251]/D   |
+---------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                  WorstPath to Src                                                  |                                                                 Path #9                                                                | WorstPath from Dst |
+---------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                              3.125 |                                                                                                                                  3.125 |              3.125 |
| Path Delay                |                                                                                                              9.767 |                                                                                                                                 11.226 |              0.582 |
| Logic Delay               | 2.530(26%)                                                                                                         | 3.068(28%)                                                                                                                             | 0.093(16%)         |
| Net Delay                 | 7.237(74%)                                                                                                         | 8.158(72%)                                                                                                                             | 0.489(84%)         |
| Clock Skew                |                                                                                                             -0.192 |                                                                                                                                  0.019 |             -0.152 |
| Slack                     |                                                                                                             -6.842 |                                                                                                                                 -8.090 |              2.382 |
| Timing Exception          |                                                                                                                    |                                                                                                                                        |                    |
| Bounding Box Size         | 10% x 2%                                                                                                           | 10% x 1%                                                                                                                               | 2% x 0%            |
| Clock Region Distance     | (0, 1)                                                                                                             | (1, 0)                                                                                                                                 | (0, 0)             |
| Cumulative Fanout         |                                                                                                                160 |                                                                                                                                    164 |                  1 |
| Fixed Loc                 |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| Fixed Route               |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| Hold Fix Detour           |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| Combined LUT Pairs        |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                       | Safely Timed                                                                                                                           | Safely Timed       |
| Logic Levels              |                                                                                                                 21 |                                                                                                                                     25 |                  0 |
| Routes                    |                                                                                                                 21 |                                                                                                                                     25 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT4 LUT5 FDRE | FDRE LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                                                                                                                | clk                                                                                                                                    | clk                |
| End Point Clock           | clk                                                                                                                | clk                                                                                                                                    | clk                |
| DSP Block                 | None                                                                                                               | None                                                                                                                                   | None               |
| BRAM                      | None                                                                                                               | None                                                                                                                                   | None               |
| IO Crossings              |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| SLR Crossings             |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| PBlocks                   |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| High Fanout               |                                                                                                                 24 |                                                                                                                                     16 |                  1 |
| Dont Touch                |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| Mark Debug                |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                             | FDRE/C                                                                                                                                 | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                             | FDRE/D                                                                                                                                 | FDRE/D             |
| Start Point Pin           | muon_cand_8.pt[1]/C                                                                                                | sr_p.sr_1_12.sector_ret_604/C                                                                                                          | sr_p.sr_1[244]/C   |
| End Point Pin             | sr_p.sr_1_12.sector_ret_604/D                                                                                      | sr_p.sr_1[244]/D                                                                                                                       | sr_p.sr_2[244]/D   |
+---------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                  WorstPath to Src                                                  |                                                                Path #10                                                                | WorstPath from Dst |
+---------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                              3.125 |                                                                                                                                  3.125 |              3.125 |
| Path Delay                |                                                                                                              9.767 |                                                                                                                                 11.290 |              0.894 |
| Logic Delay               | 2.530(26%)                                                                                                         | 2.912(26%)                                                                                                                             | 0.096(11%)         |
| Net Delay                 | 7.237(74%)                                                                                                         | 8.378(74%)                                                                                                                             | 0.798(89%)         |
| Clock Skew                |                                                                                                             -0.192 |                                                                                                                                  0.087 |             -0.351 |
| Slack                     |                                                                                                             -6.842 |                                                                                                                                 -8.087 |              1.871 |
| Timing Exception          |                                                                                                                    |                                                                                                                                        |                    |
| Bounding Box Size         | 10% x 2%                                                                                                           | 10% x 1%                                                                                                                               | 0% x 0%            |
| Clock Region Distance     | (0, 1)                                                                                                             | (0, 0)                                                                                                                                 | (0, 0)             |
| Cumulative Fanout         |                                                                                                                160 |                                                                                                                                    164 |                  1 |
| Fixed Loc                 |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| Fixed Route               |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| Hold Fix Detour           |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| Combined LUT Pairs        |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                       | Safely Timed                                                                                                                           | Safely Timed       |
| Logic Levels              |                                                                                                                 21 |                                                                                                                                     25 |                  0 |
| Routes                    |                                                                                                                 21 |                                                                                                                                     25 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT4 LUT5 FDRE | FDRE LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT2 LUT6 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                                                                                                                | clk                                                                                                                                    | clk                |
| End Point Clock           | clk                                                                                                                | clk                                                                                                                                    | clk                |
| DSP Block                 | None                                                                                                               | None                                                                                                                                   | None               |
| BRAM                      | None                                                                                                               | None                                                                                                                                   | None               |
| IO Crossings              |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| SLR Crossings             |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| PBlocks                   |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| High Fanout               |                                                                                                                 24 |                                                                                                                                     16 |                  1 |
| Dont Touch                |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| Mark Debug                |                                                                                                                  0 |                                                                                                                                      0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                             | FDRE/C                                                                                                                                 | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                             | FDRE/D                                                                                                                                 | FDRE/D             |
| Start Point Pin           | muon_cand_8.pt[1]/C                                                                                                | sr_p.sr_1_12.sector_ret_604/C                                                                                                          | sr_p.sr_1[243]/C   |
| End Point Pin             | sr_p.sr_1_12.sector_ret_604/D                                                                                      | sr_p.sr_1[243]/D                                                                                                                       | sr_p.sr_2[243]/D   |
+---------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+----+---+----+---+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 1 | 2 |  3 | 4 |  5 | 6 |  7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 |
+-----------------+-------------+-----+---+---+----+---+----+---+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 3.125ns     | 491 | 1 | 3 | 13 | 6 | 10 | 8 | 19 | 9 | 2 | 17 | 17 | 16 | 13 |  7 | 10 | 13 | 15 | 18 | 30 | 59 | 79 | 81 | 30 | 11 | 16 |  6 |
+-----------------+-------------+-----+---+---+----+---+----+---+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+--------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                      Module                      | Rent | Average Fanout | Total Instances |   LUT1  |   LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+--------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                          wrapper | 0.46 |           2.79 |           15553 | 0(0.0%) | 64(1.0%) | 243(3.8%) | 715(11.3%) | 1447(22.8%) | 3874(61.1%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D001-freq320retfan16_rev_1 | 0.86 |           4.55 |            6930 | 0(0.0%) | 63(1.0%) | 243(3.9%) | 630(10.1%) | 1447(23.1%) | 3874(61.9%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                              shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |  0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                            shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3840 | 0(0.0%) |  0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+--------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                2 |       116% | (CLEL_R_X60Y481,CLEL_R_X62Y484) | wrapper(100%) |            0% |       5.13542 | 97%          | 0%         |  13% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                3 |       105% | (CLEM_X63Y461,CLEL_R_X66Y468)   | wrapper(100%) |            0% |       5.45982 | 100%         | 0%         |   4% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     |                3 |       115% | (CLEM_X63Y462,CLEL_R_X66Y469)   | wrapper(100%) |            0% |       5.46875 | 100%         | 0%         |   5% |   0% | NA   | NA   | 0%  |    0% |  0% |
| West      |                3 |       106% | (CLEM_X60Y457,CLEM_X64Y464)     | wrapper(100%) |            0% |       5.16964 | 94%          | 0%         |  10% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                3 |           0.137% | (CLEM_X60Y460,CLEM_X67Y483)   | wrapper(100%) |            0% |       5.22569 | 96%          | 0%         |  13% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Global |                3 |           0.048% | (CLEM_X60Y476,CLEM_X63Y483)   | wrapper(100%) |            0% |       5.21875 | 98%          | 0%         |   8% |   0% | NA   | 0%   | NA  |    0% |  0% |
| East      | Global |                4 |           0.165% | (CLEL_R_X55Y476,CLEM_X66Y491) | wrapper(100%) |            0% |       5.02574 | 94%          | 0%         |  14% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| West      | Global |                4 |           0.155% | (CLEM_X54Y454,CLEM_X69Y477)   | wrapper(100%) |            0% |       4.33832 | 79%          | 0%         |  32% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                1 |           0.006% | (CLEM_X57Y466,CLEM_X58Y469)   | wrapper(100%) |            0% |       5.23958 | 97%          | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Long   |                0 |           0.002% | (CLEM_X57Y477,CLEM_X57Y477)   | wrapper(100%) |            0% |         5.125 | 87%          | 0%         |  81% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Long   |                0 |           0.005% | (CLEM_X57Y489,CLEM_X57Y489)   | wrapper(100%) |            0% |         4.125 | 87%          | 0%         |  68% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                1 |           0.008% | (CLEL_R_X62Y460,CLEM_X64Y462) | wrapper(100%) |            0% |       5.41667 | 98%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                5 |           0.280% | (CLEM_X51Y461,CLEM_X66Y492)   | wrapper(100%) |            0% |       3.85071 | 71%          | 0%         |  18% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                4 |           0.188% | (CLEM_X59Y457,CLEM_X66Y488)   | wrapper(100%) |            0% |       5.12464 | 94%          | 0%         |  14% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                5 |           0.338% | (CLEL_R_X55Y455,CLEM_X70Y494) | wrapper(100%) |            0% |       4.34103 | 79%          | 0%         |  23% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           0.329% | (CLEL_R_X55Y453,CLEM_X70Y492) | wrapper(100%) |            0% |       4.31005 | 79%          | 0%         |  25% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| East      |                0 |        86% | (CLEM_X64Y469,CLEM_X64Y469) | wrapper(100%) |            0% |         5.375 | 100%         | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        89% | (CLEM_X67Y473,CLEM_X67Y473) | wrapper(100%) |            0% |         4.375 | 87%          | 0%         |  18% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        87% | (CLEM_X59Y472,CLEM_X59Y472) | wrapper(100%) |            0% |          4.75 | 87%          | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        91% | (CLEM_X66Y471,CLEM_X66Y471) | wrapper(100%) |            0% |          5.25 | 100%         | 0%         |  25% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        86% | (CLEM_X64Y470,CLEM_X64Y470) | wrapper(100%) |            0% |          5.75 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        85% | (CLEM_X66Y469,CLEM_X66Y469) | wrapper(100%) |            0% |           5.5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X67Y475   | 393             | 440          | 44%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y475 | 391             | 440          | 44%                  | wrapper(100%) | Y                   |
| CLEM_X67Y473   | 393             | 442          | 44%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y473 | 391             | 442          | 43%                  | wrapper(100%) | Y                   |
| CLEM_X67Y474   | 393             | 441          | 43%                  | wrapper(100%) | Y                   |
| CLEM_X67Y472   | 393             | 443          | 43%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y474 | 391             | 441          | 43%                  | wrapper(100%) | Y                   |
| CLEM_X64Y482   | 380             | 432          | 42%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y472 | 391             | 443          | 42%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y471 | 391             | 444          | 42%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X66Y470 | 391             | 445          | 47%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y471 | 391             | 444          | 47%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y465 | 356             | 450          | 46%                  | wrapper(100%) | Y                   |
| CLEM_X66Y471   | 389             | 444          | 46%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y470 | 386             | 445          | 46%                  | wrapper(100%) | Y                   |
| CLEM_X64Y469   | 380             | 446          | 46%                  | wrapper(100%) | Y                   |
| CLEM_X66Y472   | 389             | 443          | 46%                  | wrapper(100%) | Y                   |
| CLEM_X65Y469   | 384             | 446          | 46%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y472 | 391             | 443          | 46%                  | wrapper(100%) | Y                   |
| CLEM_X66Y470   | 389             | 445          | 46%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


