// Seed: 2961190951
module module_0 (
    input  tri1 id_0,
    output tri0 id_1
);
  wire id_3;
  tri0 id_4;
  assign id_1 = id_3;
  assign id_4 = id_4;
  assign id_3 = id_4;
  wire id_5;
endmodule
module module_1 (
    output tri0 id_0,
    output tri id_1,
    output uwire id_2,
    output logic id_3,
    input wor id_4,
    input uwire id_5,
    output wire id_6
    , id_10,
    output wor id_7,
    output supply1 id_8
);
  always_latch @(1 or posedge 1) begin
    if (1) begin
      id_3 <= 1;
    end
  end
  module_0(
      id_5, id_0
  );
  wire id_11;
  assign id_7 = 1;
endmodule
