{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 10 20:40:46 2009 " "Info: Processing started: Sat Jan 10 20:40:46 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off clockSetting -c clockSetting --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off clockSetting -c clockSetting --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 22 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "sw2 " "Info: Assuming node \"sw2\" is an undefined clock" {  } { { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 23 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "sw1 " "Info: Assuming node \"sw1\" is an undefined clock" {  } { { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 23 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "sw0_node " "Info: Detected ripple clock \"sw0_node\" as buffer" {  } { { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 35 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw0_node" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "mode\[0\] " "Info: Detected ripple clock \"mode\[0\]\" as buffer" {  } { { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 71 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mode\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "mode\[1\] " "Info: Detected ripple clock \"mode\[1\]\" as buffer" {  } { { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 71 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mode\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "clk1hz " "Info: Detected ripple clock \"clk1hz\" as buffer" {  } { { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 47 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk1hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Equal0~13 " "Info: Detected gated clock \"Equal0~13\" as buffer" {  } { { "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "timeClock " "Info: Detected gated clock \"timeClock\" as buffer" {  } { { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 33 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "timeClock" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register sec\[3\] register seg_sec1\[4\]~reg0 39.72 MHz 25.176 ns Internal " "Info: Clock \"clk\" has Internal fmax of 39.72 MHz between source register \"sec\[3\]\" and destination register \"seg_sec1\[4\]~reg0\" (period= 25.176 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.720 ns + Longest register register " "Info: + Longest register to register delay is 14.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sec\[3\] 1 REG LC_X18_Y11_N5 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y11_N5; Fanout = 14; REG Node = 'sec\[3\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sec[3] } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.382 ns) 0.845 ns lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[1\]~COUTCOUT1 2 COMB LC_X18_Y11_N0 1 " "Info: 2: + IC(0.463 ns) + CELL(0.382 ns) = 0.845 ns; Loc. = LC_X18_Y11_N0; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[1\]~COUTCOUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { sec[3] lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.538 ns) 1.383 ns lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~39 3 COMB LC_X18_Y11_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.538 ns) = 1.383 ns; Loc. = LC_X18_Y11_N1; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~39'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.610 ns) + CELL(0.509 ns) 2.502 ns lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~36COUT1 4 COMB LC_X19_Y11_N0 2 " "Info: 4: + IC(0.610 ns) + CELL(0.509 ns) = 2.502 ns; Loc. = LC_X19_Y11_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~36COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.573 ns lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~30COUT1 5 COMB LC_X19_Y11_N1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.573 ns; Loc. = LC_X19_Y11_N1; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~30COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.644 ns lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~34COUT1 6 COMB LC_X19_Y11_N2 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.644 ns; Loc. = LC_X19_Y11_N2; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~34COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.538 ns) 3.182 ns lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~31 7 COMB LC_X19_Y11_N3 9 " "Info: 7: + IC(0.000 ns) + CELL(0.538 ns) = 3.182 ns; Loc. = LC_X19_Y11_N3; Fanout = 9; COMB Node = 'lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~31'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.258 ns) 4.125 ns lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|StageOut\[19\]~34 8 COMB LC_X20_Y11_N2 3 " "Info: 8: + IC(0.685 ns) + CELL(0.258 ns) = 4.125 ns; Loc. = LC_X20_Y11_N2; Fanout = 3; COMB Node = 'lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|StageOut\[19\]~34'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34 } "NODE_NAME" } } { "db/alt_u_div_6oe.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/db/alt_u_div_6oe.tdf" 60 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.509 ns) 5.013 ns lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~50COUT1 9 COMB LC_X20_Y11_N6 2 " "Info: 9: + IC(0.379 ns) + CELL(0.509 ns) = 5.013 ns; Loc. = LC_X20_Y11_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~50COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1 } "NODE_NAME" } } { "db/add_sub_7dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/db/add_sub_7dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.084 ns lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~46COUT1 10 COMB LC_X20_Y11_N7 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 5.084 ns; Loc. = LC_X20_Y11_N7; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~46COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1 } "NODE_NAME" } } { "db/add_sub_7dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/db/add_sub_7dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.155 ns lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~48COUT1 11 COMB LC_X20_Y11_N8 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 5.155 ns; Loc. = LC_X20_Y11_N8; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~48COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1 } "NODE_NAME" } } { "db/add_sub_7dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/db/add_sub_7dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.538 ns) 5.693 ns lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~43 12 COMB LC_X20_Y11_N9 8 " "Info: 12: + IC(0.000 ns) + CELL(0.538 ns) = 5.693 ns; Loc. = LC_X20_Y11_N9; Fanout = 8; COMB Node = 'lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~43'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 } "NODE_NAME" } } { "db/add_sub_7dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/db/add_sub_7dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.258 ns) 6.934 ns lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|StageOut\[25\]~16 13 COMB LC_X22_Y11_N9 4 " "Info: 13: + IC(0.983 ns) + CELL(0.258 ns) = 6.934 ns; Loc. = LC_X22_Y11_N9; Fanout = 4; COMB Node = 'lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|StageOut\[25\]~16'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.241 ns" { lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~16 } "NODE_NAME" } } { "db/alt_u_div_6oe.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/db/alt_u_div_6oe.tdf" 60 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.380 ns) + CELL(0.499 ns) 8.813 ns lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~54 14 COMB LC_X18_Y7_N2 2 " "Info: 14: + IC(1.380 ns) + CELL(0.499 ns) = 8.813 ns; Loc. = LC_X18_Y7_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~54'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~16 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~54 } "NODE_NAME" } } { "db/add_sub_8dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/db/add_sub_8dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.069 ns) 8.882 ns lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~62 15 COMB LC_X18_Y7_N3 2 " "Info: 15: + IC(0.000 ns) + CELL(0.069 ns) = 8.882 ns; Loc. = LC_X18_Y7_N3; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~62'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.069 ns" { lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~54 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62 } "NODE_NAME" } } { "db/add_sub_8dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/db/add_sub_8dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.157 ns) 9.039 ns lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~58 16 COMB LC_X18_Y7_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.157 ns) = 9.039 ns; Loc. = LC_X18_Y7_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~58'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.157 ns" { lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58 } "NODE_NAME" } } { "db/add_sub_8dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/db/add_sub_8dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.549 ns) 9.588 ns lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~59 17 COMB LC_X18_Y7_N5 1 " "Info: 17: + IC(0.000 ns) + CELL(0.549 ns) = 9.588 ns; Loc. = LC_X18_Y7_N5; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~59'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59 } "NODE_NAME" } } { "db/add_sub_8dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/db/add_sub_8dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.390 ns) 10.349 ns WideNor4~170 18 COMB LC_X18_Y7_N0 4 " "Info: 18: + IC(0.371 ns) + CELL(0.390 ns) = 10.349 ns; Loc. = LC_X18_Y7_N0; Fanout = 4; COMB Node = 'WideNor4~170'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.761 ns" { lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59 WideNor4~170 } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 267 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.390 ns) 11.700 ns Equal52~168 19 COMB LC_X20_Y7_N7 4 " "Info: 19: + IC(0.961 ns) + CELL(0.390 ns) = 11.700 ns; Loc. = LC_X20_Y7_N7; Fanout = 4; COMB Node = 'Equal52~168'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { WideNor4~170 Equal52~168 } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 276 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.522 ns) 13.215 ns Selector33~142 20 COMB LC_X21_Y7_N2 2 " "Info: 20: + IC(0.993 ns) + CELL(0.522 ns) = 13.215 ns; Loc. = LC_X21_Y7_N2; Fanout = 2; COMB Node = 'Selector33~142'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { Equal52~168 Selector33~142 } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 267 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.413 ns) + CELL(0.258 ns) 13.886 ns Selector29~148 21 COMB LC_X21_Y7_N7 2 " "Info: 21: + IC(0.413 ns) + CELL(0.258 ns) = 13.886 ns; Loc. = LC_X21_Y7_N7; Fanout = 2; COMB Node = 'Selector29~148'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { Selector33~142 Selector29~148 } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 267 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.423 ns) 14.720 ns seg_sec1\[4\]~reg0 22 REG LC_X21_Y7_N4 2 " "Info: 22: + IC(0.411 ns) + CELL(0.423 ns) = 14.720 ns; Loc. = LC_X21_Y7_N4; Fanout = 2; REG Node = 'seg_sec1\[4\]~reg0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.834 ns" { Selector29~148 seg_sec1[4]~reg0 } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 210 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.071 ns ( 48.04 % ) " "Info: Total cell delay = 7.071 ns ( 48.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.649 ns ( 51.96 % ) " "Info: Total interconnect delay = 7.649 ns ( 51.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.720 ns" { sec[3] lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~16 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~54 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59 WideNor4~170 Equal52~168 Selector33~142 Selector29~148 seg_sec1[4]~reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "14.720 ns" { sec[3] {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~16 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~54 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59 {} WideNor4~170 {} Equal52~168 {} Selector33~142 {} Selector29~148 {} seg_sec1[4]~reg0 {} } { 0.000ns 0.463ns 0.000ns 0.610ns 0.000ns 0.000ns 0.000ns 0.685ns 0.379ns 0.000ns 0.000ns 0.000ns 0.983ns 1.380ns 0.000ns 0.000ns 0.000ns 0.371ns 0.961ns 0.993ns 0.413ns 0.411ns } { 0.000ns 0.382ns 0.538ns 0.509ns 0.071ns 0.071ns 0.538ns 0.258ns 0.509ns 0.071ns 0.071ns 0.538ns 0.258ns 0.499ns 0.069ns 0.157ns 0.549ns 0.390ns 0.390ns 0.522ns 0.258ns 0.423ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-10.225 ns - Smallest " "Info: - Smallest clock skew is -10.225 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.771 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 74 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 74; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.629 ns) 2.771 ns seg_sec1\[4\]~reg0 2 REG LC_X21_Y7_N4 2 " "Info: 2: + IC(0.843 ns) + CELL(0.629 ns) = 2.771 ns; Loc. = LC_X21_Y7_N4; Fanout = 2; REG Node = 'seg_sec1\[4\]~reg0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.472 ns" { clk seg_sec1[4]~reg0 } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 210 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 69.58 % ) " "Info: Total cell delay = 1.928 ns ( 69.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.843 ns ( 30.42 % ) " "Info: Total interconnect delay = 0.843 ns ( 30.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { clk seg_sec1[4]~reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { clk {} clk~out0 {} seg_sec1[4]~reg0 {} } { 0.000ns 0.000ns 0.843ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 12.996 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 12.996 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 74 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 74; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.827 ns) 3.010 ns sw0_node 2 REG LC_X13_Y13_N2 2 " "Info: 2: + IC(0.884 ns) + CELL(0.827 ns) = 3.010 ns; Loc. = LC_X13_Y13_N2; Fanout = 2; REG Node = 'sw0_node'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { clk sw0_node } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.440 ns) + CELL(0.827 ns) 8.277 ns mode\[1\] 3 REG LC_X8_Y8_N9 3 " "Info: 3: + IC(4.440 ns) + CELL(0.827 ns) = 8.277 ns; Loc. = LC_X8_Y8_N9; Fanout = 3; REG Node = 'mode\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.267 ns" { sw0_node mode[1] } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(0.258 ns) 9.030 ns Equal0~13 4 COMB LC_X8_Y8_N1 4 " "Info: 4: + IC(0.495 ns) + CELL(0.258 ns) = 9.030 ns; Loc. = LC_X8_Y8_N1; Fanout = 4; COMB Node = 'Equal0~13'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { mode[1] Equal0~13 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 9.292 ns timeClock 5 COMB LC_X8_Y8_N2 17 " "Info: 5: + IC(0.161 ns) + CELL(0.101 ns) = 9.292 ns; Loc. = LC_X8_Y8_N2; Fanout = 17; COMB Node = 'timeClock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Equal0~13 timeClock } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.075 ns) + CELL(0.629 ns) 12.996 ns sec\[3\] 6 REG LC_X18_Y11_N5 14 " "Info: 6: + IC(3.075 ns) + CELL(0.629 ns) = 12.996 ns; Loc. = LC_X18_Y11_N5; Fanout = 14; REG Node = 'sec\[3\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.704 ns" { timeClock sec[3] } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.941 ns ( 30.32 % ) " "Info: Total cell delay = 3.941 ns ( 30.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.055 ns ( 69.68 % ) " "Info: Total interconnect delay = 9.055 ns ( 69.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.996 ns" { clk sw0_node mode[1] Equal0~13 timeClock sec[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.996 ns" { clk {} clk~out0 {} sw0_node {} mode[1] {} Equal0~13 {} timeClock {} sec[3] {} } { 0.000ns 0.000ns 0.884ns 4.440ns 0.495ns 0.161ns 3.075ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.258ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { clk seg_sec1[4]~reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { clk {} clk~out0 {} seg_sec1[4]~reg0 {} } { 0.000ns 0.000ns 0.843ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.996 ns" { clk sw0_node mode[1] Equal0~13 timeClock sec[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.996 ns" { clk {} clk~out0 {} sw0_node {} mode[1] {} Equal0~13 {} timeClock {} sec[3] {} } { 0.000ns 0.000ns 0.884ns 4.440ns 0.495ns 0.161ns 3.075ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.258ns 0.101ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 111 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 210 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.720 ns" { sec[3] lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~16 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~54 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59 WideNor4~170 Equal52~168 Selector33~142 Selector29~148 seg_sec1[4]~reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "14.720 ns" { sec[3] {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~16 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~54 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59 {} WideNor4~170 {} Equal52~168 {} Selector33~142 {} Selector29~148 {} seg_sec1[4]~reg0 {} } { 0.000ns 0.463ns 0.000ns 0.610ns 0.000ns 0.000ns 0.000ns 0.685ns 0.379ns 0.000ns 0.000ns 0.000ns 0.983ns 1.380ns 0.000ns 0.000ns 0.000ns 0.371ns 0.961ns 0.993ns 0.413ns 0.411ns } { 0.000ns 0.382ns 0.538ns 0.509ns 0.071ns 0.071ns 0.538ns 0.258ns 0.509ns 0.071ns 0.071ns 0.538ns 0.258ns 0.499ns 0.069ns 0.157ns 0.549ns 0.390ns 0.390ns 0.522ns 0.258ns 0.423ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { clk seg_sec1[4]~reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { clk {} clk~out0 {} seg_sec1[4]~reg0 {} } { 0.000ns 0.000ns 0.843ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.996 ns" { clk sw0_node mode[1] Equal0~13 timeClock sec[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.996 ns" { clk {} clk~out0 {} sw0_node {} mode[1] {} Equal0~13 {} timeClock {} sec[3] {} } { 0.000ns 0.000ns 0.884ns 4.440ns 0.495ns 0.161ns 3.075ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.258ns 0.101ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sw2 register sec\[0\] register min\[4\] 231.86 MHz 4.313 ns Internal " "Info: Clock \"sw2\" has Internal fmax of 231.86 MHz between source register \"sec\[0\]\" and destination register \"min\[4\]\" (period= 4.313 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.082 ns + Longest register register " "Info: + Longest register to register delay is 4.082 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sec\[0\] 1 REG LC_X18_Y11_N2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y11_N2; Fanout = 10; REG Node = 'sec\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sec[0] } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.390 ns) 1.554 ns LessThan1~95 2 COMB LC_X19_Y9_N3 1 " "Info: 2: + IC(1.164 ns) + CELL(0.390 ns) = 1.554 ns; Loc. = LC_X19_Y9_N3; Fanout = 1; COMB Node = 'LessThan1~95'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { sec[0] LessThan1~95 } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 1.816 ns LessThan1~96 3 COMB LC_X19_Y9_N4 8 " "Info: 3: + IC(0.161 ns) + CELL(0.101 ns) = 1.816 ns; Loc. = LC_X19_Y9_N4; Fanout = 8; COMB Node = 'LessThan1~96'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { LessThan1~95 LessThan1~96 } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.101 ns) 2.218 ns min\[5\]~241 4 COMB LC_X19_Y9_N5 6 " "Info: 4: + IC(0.301 ns) + CELL(0.101 ns) = 2.218 ns; Loc. = LC_X19_Y9_N5; Fanout = 6; COMB Node = 'min\[5\]~241'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { LessThan1~96 min[5]~241 } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.767 ns) 4.082 ns min\[4\] 5 REG LC_X18_Y12_N5 14 " "Info: 5: + IC(1.097 ns) + CELL(0.767 ns) = 4.082 ns; Loc. = LC_X18_Y12_N5; Fanout = 14; REG Node = 'min\[4\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { min[5]~241 min[4] } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 33.29 % ) " "Info: Total cell delay = 1.359 ns ( 33.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.723 ns ( 66.71 % ) " "Info: Total interconnect delay = 2.723 ns ( 66.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.082 ns" { sec[0] LessThan1~95 LessThan1~96 min[5]~241 min[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.082 ns" { sec[0] {} LessThan1~95 {} LessThan1~96 {} min[5]~241 {} min[4] {} } { 0.000ns 1.164ns 0.161ns 0.301ns 1.097ns } { 0.000ns 0.390ns 0.101ns 0.101ns 0.767ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw2 destination 8.439 ns + Shortest register " "Info: + Shortest clock path from clock \"sw2\" to destination register is 8.439 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw2 1 CLK PIN_F16 1 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F16; Fanout = 1; CLK Node = 'sw2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw2 } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.046 ns) + CELL(0.390 ns) 4.735 ns timeClock 2 COMB LC_X8_Y8_N2 17 " "Info: 2: + IC(3.046 ns) + CELL(0.390 ns) = 4.735 ns; Loc. = LC_X8_Y8_N2; Fanout = 17; COMB Node = 'timeClock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.436 ns" { sw2 timeClock } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.075 ns) + CELL(0.629 ns) 8.439 ns min\[4\] 3 REG LC_X18_Y12_N5 14 " "Info: 3: + IC(3.075 ns) + CELL(0.629 ns) = 8.439 ns; Loc. = LC_X18_Y12_N5; Fanout = 14; REG Node = 'min\[4\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.704 ns" { timeClock min[4] } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.318 ns ( 27.47 % ) " "Info: Total cell delay = 2.318 ns ( 27.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.121 ns ( 72.53 % ) " "Info: Total interconnect delay = 6.121 ns ( 72.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.439 ns" { sw2 timeClock min[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.439 ns" { sw2 {} sw2~out0 {} timeClock {} min[4] {} } { 0.000ns 0.000ns 3.046ns 3.075ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw2 source 8.439 ns - Longest register " "Info: - Longest clock path from clock \"sw2\" to source register is 8.439 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw2 1 CLK PIN_F16 1 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F16; Fanout = 1; CLK Node = 'sw2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw2 } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.046 ns) + CELL(0.390 ns) 4.735 ns timeClock 2 COMB LC_X8_Y8_N2 17 " "Info: 2: + IC(3.046 ns) + CELL(0.390 ns) = 4.735 ns; Loc. = LC_X8_Y8_N2; Fanout = 17; COMB Node = 'timeClock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.436 ns" { sw2 timeClock } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.075 ns) + CELL(0.629 ns) 8.439 ns sec\[0\] 3 REG LC_X18_Y11_N2 10 " "Info: 3: + IC(3.075 ns) + CELL(0.629 ns) = 8.439 ns; Loc. = LC_X18_Y11_N2; Fanout = 10; REG Node = 'sec\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.704 ns" { timeClock sec[0] } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.318 ns ( 27.47 % ) " "Info: Total cell delay = 2.318 ns ( 27.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.121 ns ( 72.53 % ) " "Info: Total interconnect delay = 6.121 ns ( 72.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.439 ns" { sw2 timeClock sec[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.439 ns" { sw2 {} sw2~out0 {} timeClock {} sec[0] {} } { 0.000ns 0.000ns 3.046ns 3.075ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.439 ns" { sw2 timeClock min[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.439 ns" { sw2 {} sw2~out0 {} timeClock {} min[4] {} } { 0.000ns 0.000ns 3.046ns 3.075ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.439 ns" { sw2 timeClock sec[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.439 ns" { sw2 {} sw2~out0 {} timeClock {} sec[0] {} } { 0.000ns 0.000ns 3.046ns 3.075ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 111 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 139 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.082 ns" { sec[0] LessThan1~95 LessThan1~96 min[5]~241 min[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.082 ns" { sec[0] {} LessThan1~95 {} LessThan1~96 {} min[5]~241 {} min[4] {} } { 0.000ns 1.164ns 0.161ns 0.301ns 1.097ns } { 0.000ns 0.390ns 0.101ns 0.101ns 0.767ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.439 ns" { sw2 timeClock min[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.439 ns" { sw2 {} sw2~out0 {} timeClock {} min[4] {} } { 0.000ns 0.000ns 3.046ns 3.075ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.439 ns" { sw2 timeClock sec[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.439 ns" { sw2 {} sw2~out0 {} timeClock {} sec[0] {} } { 0.000ns 0.000ns 3.046ns 3.075ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "sw1 register register set_time\[0\] set_time\[2\] 320.1 MHz Internal " "Info: Clock \"sw1\" Internal fmax is restricted to 320.1 MHz between source register \"set_time\[0\]\" and destination register \"set_time\[2\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.562 ns 1.562 ns 3.124 ns " "Info: fmax restricted to Clock High delay (1.562 ns) plus Clock Low delay (1.562 ns) : restricted to 3.124 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.045 ns + Longest register register " "Info: + Longest register to register delay is 1.045 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns set_time\[0\] 1 REG LC_X19_Y9_N8 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y9_N8; Fanout = 6; REG Node = 'set_time\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_time[0] } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(0.537 ns) 1.045 ns set_time\[2\] 2 REG LC_X19_Y9_N0 6 " "Info: 2: + IC(0.508 ns) + CELL(0.537 ns) = 1.045 ns; Loc. = LC_X19_Y9_N0; Fanout = 6; REG Node = 'set_time\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { set_time[0] set_time[2] } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 51.39 % ) " "Info: Total cell delay = 0.537 ns ( 51.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.508 ns ( 48.61 % ) " "Info: Total interconnect delay = 0.508 ns ( 48.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { set_time[0] set_time[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "1.045 ns" { set_time[0] {} set_time[2] {} } { 0.000ns 0.508ns } { 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw1 destination 6.444 ns + Shortest register " "Info: + Shortest clock path from clock \"sw1\" to destination register is 6.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw1 1 CLK PIN_F17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F17; Fanout = 3; CLK Node = 'sw1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw1 } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.516 ns) + CELL(0.629 ns) 6.444 ns set_time\[2\] 2 REG LC_X19_Y9_N0 6 " "Info: 2: + IC(4.516 ns) + CELL(0.629 ns) = 6.444 ns; Loc. = LC_X19_Y9_N0; Fanout = 6; REG Node = 'set_time\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.145 ns" { sw1 set_time[2] } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 29.92 % ) " "Info: Total cell delay = 1.928 ns ( 29.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.516 ns ( 70.08 % ) " "Info: Total interconnect delay = 4.516 ns ( 70.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.444 ns" { sw1 set_time[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.444 ns" { sw1 {} sw1~out0 {} set_time[2] {} } { 0.000ns 0.000ns 4.516ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw1 source 6.444 ns - Longest register " "Info: - Longest clock path from clock \"sw1\" to source register is 6.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw1 1 CLK PIN_F17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F17; Fanout = 3; CLK Node = 'sw1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw1 } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.516 ns) + CELL(0.629 ns) 6.444 ns set_time\[0\] 2 REG LC_X19_Y9_N8 6 " "Info: 2: + IC(4.516 ns) + CELL(0.629 ns) = 6.444 ns; Loc. = LC_X19_Y9_N8; Fanout = 6; REG Node = 'set_time\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.145 ns" { sw1 set_time[0] } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 29.92 % ) " "Info: Total cell delay = 1.928 ns ( 29.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.516 ns ( 70.08 % ) " "Info: Total interconnect delay = 4.516 ns ( 70.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.444 ns" { sw1 set_time[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.444 ns" { sw1 {} sw1~out0 {} set_time[0] {} } { 0.000ns 0.000ns 4.516ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.444 ns" { sw1 set_time[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.444 ns" { sw1 {} sw1~out0 {} set_time[2] {} } { 0.000ns 0.000ns 4.516ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.444 ns" { sw1 set_time[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.444 ns" { sw1 {} sw1~out0 {} set_time[0] {} } { 0.000ns 0.000ns 4.516ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 81 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 81 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { set_time[0] set_time[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "1.045 ns" { set_time[0] {} set_time[2] {} } { 0.000ns 0.508ns } { 0.000ns 0.537ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.444 ns" { sw1 set_time[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.444 ns" { sw1 {} sw1~out0 {} set_time[2] {} } { 0.000ns 0.000ns 4.516ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.444 ns" { sw1 set_time[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.444 ns" { sw1 {} sw1~out0 {} set_time[0] {} } { 0.000ns 0.000ns 4.516ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_time[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { set_time[2] {} } {  } {  } "" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 81 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 193 " "Warning: Circuit may not operate. Detected 193 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "min\[5\] min\[5\] clk 4.621 ns " "Info: Found hold time violation between source  pin or register \"min\[5\]\" and destination pin or register \"min\[5\]\" for clock \"clk\" (Hold time is 4.621 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.554 ns + Largest " "Info: + Largest clock skew is 5.554 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.996 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 12.996 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 74 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 74; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.827 ns) 3.010 ns sw0_node 2 REG LC_X13_Y13_N2 2 " "Info: 2: + IC(0.884 ns) + CELL(0.827 ns) = 3.010 ns; Loc. = LC_X13_Y13_N2; Fanout = 2; REG Node = 'sw0_node'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { clk sw0_node } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.440 ns) + CELL(0.827 ns) 8.277 ns mode\[1\] 3 REG LC_X8_Y8_N9 3 " "Info: 3: + IC(4.440 ns) + CELL(0.827 ns) = 8.277 ns; Loc. = LC_X8_Y8_N9; Fanout = 3; REG Node = 'mode\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.267 ns" { sw0_node mode[1] } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(0.258 ns) 9.030 ns Equal0~13 4 COMB LC_X8_Y8_N1 4 " "Info: 4: + IC(0.495 ns) + CELL(0.258 ns) = 9.030 ns; Loc. = LC_X8_Y8_N1; Fanout = 4; COMB Node = 'Equal0~13'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { mode[1] Equal0~13 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 9.292 ns timeClock 5 COMB LC_X8_Y8_N2 17 " "Info: 5: + IC(0.161 ns) + CELL(0.101 ns) = 9.292 ns; Loc. = LC_X8_Y8_N2; Fanout = 17; COMB Node = 'timeClock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Equal0~13 timeClock } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.075 ns) + CELL(0.629 ns) 12.996 ns min\[5\] 6 REG LC_X18_Y12_N6 11 " "Info: 6: + IC(3.075 ns) + CELL(0.629 ns) = 12.996 ns; Loc. = LC_X18_Y12_N6; Fanout = 11; REG Node = 'min\[5\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.704 ns" { timeClock min[5] } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.941 ns ( 30.32 % ) " "Info: Total cell delay = 3.941 ns ( 30.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.055 ns ( 69.68 % ) " "Info: Total interconnect delay = 9.055 ns ( 69.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.996 ns" { clk sw0_node mode[1] Equal0~13 timeClock min[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.996 ns" { clk {} clk~out0 {} sw0_node {} mode[1] {} Equal0~13 {} timeClock {} min[5] {} } { 0.000ns 0.000ns 0.884ns 4.440ns 0.495ns 0.161ns 3.075ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.258ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.442 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 7.442 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 74 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 74; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.827 ns) 2.984 ns clk1hz 2 REG LC_X8_Y8_N7 3 " "Info: 2: + IC(0.858 ns) + CELL(0.827 ns) = 2.984 ns; Loc. = LC_X8_Y8_N7; Fanout = 3; REG Node = 'clk1hz'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { clk clk1hz } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.258 ns) 3.738 ns timeClock 3 COMB LC_X8_Y8_N2 17 " "Info: 3: + IC(0.496 ns) + CELL(0.258 ns) = 3.738 ns; Loc. = LC_X8_Y8_N2; Fanout = 17; COMB Node = 'timeClock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { clk1hz timeClock } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.075 ns) + CELL(0.629 ns) 7.442 ns min\[5\] 4 REG LC_X18_Y12_N6 11 " "Info: 4: + IC(3.075 ns) + CELL(0.629 ns) = 7.442 ns; Loc. = LC_X18_Y12_N6; Fanout = 11; REG Node = 'min\[5\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.704 ns" { timeClock min[5] } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.013 ns ( 40.49 % ) " "Info: Total cell delay = 3.013 ns ( 40.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.429 ns ( 59.51 % ) " "Info: Total interconnect delay = 4.429 ns ( 59.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.442 ns" { clk clk1hz timeClock min[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.442 ns" { clk {} clk~out0 {} clk1hz {} timeClock {} min[5] {} } { 0.000ns 0.000ns 0.858ns 0.496ns 3.075ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.996 ns" { clk sw0_node mode[1] Equal0~13 timeClock min[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.996 ns" { clk {} clk~out0 {} sw0_node {} mode[1] {} Equal0~13 {} timeClock {} min[5] {} } { 0.000ns 0.000ns 0.884ns 4.440ns 0.495ns 0.161ns 3.075ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.258ns 0.101ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.442 ns" { clk clk1hz timeClock min[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.442 ns" { clk {} clk~out0 {} clk1hz {} timeClock {} min[5] {} } { 0.000ns 0.000ns 0.858ns 0.496ns 3.075ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 139 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.748 ns - Shortest register register " "Info: - Shortest register to register delay is 0.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns min\[5\] 1 REG LC_X18_Y12_N6 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y12_N6; Fanout = 11; REG Node = 'min\[5\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { min[5] } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.273 ns) 0.748 ns min\[5\] 2 REG LC_X18_Y12_N6 11 " "Info: 2: + IC(0.475 ns) + CELL(0.273 ns) = 0.748 ns; Loc. = LC_X18_Y12_N6; Fanout = 11; REG Node = 'min\[5\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { min[5] min[5] } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.273 ns ( 36.50 % ) " "Info: Total cell delay = 0.273 ns ( 36.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.475 ns ( 63.50 % ) " "Info: Total interconnect delay = 0.475 ns ( 63.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { min[5] min[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "0.748 ns" { min[5] {} min[5] {} } { 0.000ns 0.475ns } { 0.000ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 139 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.996 ns" { clk sw0_node mode[1] Equal0~13 timeClock min[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.996 ns" { clk {} clk~out0 {} sw0_node {} mode[1] {} Equal0~13 {} timeClock {} min[5] {} } { 0.000ns 0.000ns 0.884ns 4.440ns 0.495ns 0.161ns 3.075ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.258ns 0.101ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.442 ns" { clk clk1hz timeClock min[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.442 ns" { clk {} clk~out0 {} clk1hz {} timeClock {} min[5] {} } { 0.000ns 0.000ns 0.858ns 0.496ns 3.075ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { min[5] min[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "0.748 ns" { min[5] {} min[5] {} } { 0.000ns 0.475ns } { 0.000ns 0.273ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "sw0_node sw0 clk 4.510 ns register " "Info: tsu for register \"sw0_node\" (data pin = \"sw0\", clock pin = \"clk\") is 4.510 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.289 ns + Longest pin register " "Info: + Longest pin to register delay is 7.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw0 1 PIN PIN_F18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F18; Fanout = 1; PIN Node = 'sw0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw0 } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.717 ns) + CELL(0.273 ns) 7.289 ns sw0_node 2 REG LC_X13_Y13_N2 2 " "Info: 2: + IC(5.717 ns) + CELL(0.273 ns) = 7.289 ns; Loc. = LC_X13_Y13_N2; Fanout = 2; REG Node = 'sw0_node'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.990 ns" { sw0 sw0_node } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.572 ns ( 21.57 % ) " "Info: Total cell delay = 1.572 ns ( 21.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.717 ns ( 78.43 % ) " "Info: Total interconnect delay = 5.717 ns ( 78.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.289 ns" { sw0 sw0_node } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.289 ns" { sw0 {} sw0~out0 {} sw0_node {} } { 0.000ns 0.000ns 5.717ns } { 0.000ns 1.299ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.812 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 74 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 74; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.629 ns) 2.812 ns sw0_node 2 REG LC_X13_Y13_N2 2 " "Info: 2: + IC(0.884 ns) + CELL(0.629 ns) = 2.812 ns; Loc. = LC_X13_Y13_N2; Fanout = 2; REG Node = 'sw0_node'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { clk sw0_node } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 68.56 % ) " "Info: Total cell delay = 1.928 ns ( 68.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.884 ns ( 31.44 % ) " "Info: Total interconnect delay = 0.884 ns ( 31.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { clk sw0_node } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.812 ns" { clk {} clk~out0 {} sw0_node {} } { 0.000ns 0.000ns 0.884ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.289 ns" { sw0 sw0_node } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.289 ns" { sw0 {} sw0~out0 {} sw0_node {} } { 0.000ns 0.000ns 5.717ns } { 0.000ns 1.299ns 0.273ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { clk sw0_node } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.812 ns" { clk {} clk~out0 {} sw0_node {} } { 0.000ns 0.000ns 0.884ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk mode_out\[0\] mode\[0\] 13.303 ns register " "Info: tco from clock \"clk\" to destination pin \"mode_out\[0\]\" through register \"mode\[0\]\" is 13.303 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.079 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 74 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 74; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.827 ns) 3.010 ns sw0_node 2 REG LC_X13_Y13_N2 2 " "Info: 2: + IC(0.884 ns) + CELL(0.827 ns) = 3.010 ns; Loc. = LC_X13_Y13_N2; Fanout = 2; REG Node = 'sw0_node'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { clk sw0_node } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.440 ns) + CELL(0.629 ns) 8.079 ns mode\[0\] 3 REG LC_X8_Y8_N0 4 " "Info: 3: + IC(4.440 ns) + CELL(0.629 ns) = 8.079 ns; Loc. = LC_X8_Y8_N0; Fanout = 4; REG Node = 'mode\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.069 ns" { sw0_node mode[0] } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.755 ns ( 34.10 % ) " "Info: Total cell delay = 2.755 ns ( 34.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.324 ns ( 65.90 % ) " "Info: Total interconnect delay = 5.324 ns ( 65.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.079 ns" { clk sw0_node mode[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.079 ns" { clk {} clk~out0 {} sw0_node {} mode[0] {} } { 0.000ns 0.000ns 0.884ns 4.440ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.026 ns + Longest register pin " "Info: + Longest register to pin delay is 5.026 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mode\[0\] 1 REG LC_X8_Y8_N0 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y8_N0; Fanout = 4; REG Node = 'mode\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode[0] } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.147 ns) + CELL(1.879 ns) 5.026 ns mode_out\[0\] 2 PIN PIN_L14 0 " "Info: 2: + IC(3.147 ns) + CELL(1.879 ns) = 5.026 ns; Loc. = PIN_L14; Fanout = 0; PIN Node = 'mode_out\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.026 ns" { mode[0] mode_out[0] } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.879 ns ( 37.39 % ) " "Info: Total cell delay = 1.879 ns ( 37.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.147 ns ( 62.61 % ) " "Info: Total interconnect delay = 3.147 ns ( 62.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.026 ns" { mode[0] mode_out[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "5.026 ns" { mode[0] {} mode_out[0] {} } { 0.000ns 3.147ns } { 0.000ns 1.879ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.079 ns" { clk sw0_node mode[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.079 ns" { clk {} clk~out0 {} sw0_node {} mode[0] {} } { 0.000ns 0.000ns 0.884ns 4.440ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.026 ns" { mode[0] mode_out[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "5.026 ns" { mode[0] {} mode_out[0] {} } { 0.000ns 3.147ns } { 0.000ns 1.879ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "sw0_node sw0 clk -4.464 ns register " "Info: th for register \"sw0_node\" (data pin = \"sw0\", clock pin = \"clk\") is -4.464 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.812 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 74 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 74; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.629 ns) 2.812 ns sw0_node 2 REG LC_X13_Y13_N2 2 " "Info: 2: + IC(0.884 ns) + CELL(0.629 ns) = 2.812 ns; Loc. = LC_X13_Y13_N2; Fanout = 2; REG Node = 'sw0_node'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { clk sw0_node } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 68.56 % ) " "Info: Total cell delay = 1.928 ns ( 68.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.884 ns ( 31.44 % ) " "Info: Total interconnect delay = 0.884 ns ( 31.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { clk sw0_node } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.812 ns" { clk {} clk~out0 {} sw0_node {} } { 0.000ns 0.000ns 0.884ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.289 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw0 1 PIN PIN_F18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F18; Fanout = 1; PIN Node = 'sw0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw0 } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.717 ns) + CELL(0.273 ns) 7.289 ns sw0_node 2 REG LC_X13_Y13_N2 2 " "Info: 2: + IC(5.717 ns) + CELL(0.273 ns) = 7.289 ns; Loc. = LC_X13_Y13_N2; Fanout = 2; REG Node = 'sw0_node'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.990 ns" { sw0 sw0_node } "NODE_NAME" } } { "clockSetting.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatchDesign/clockSetting.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.572 ns ( 21.57 % ) " "Info: Total cell delay = 1.572 ns ( 21.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.717 ns ( 78.43 % ) " "Info: Total interconnect delay = 5.717 ns ( 78.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.289 ns" { sw0 sw0_node } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.289 ns" { sw0 {} sw0~out0 {} sw0_node {} } { 0.000ns 0.000ns 5.717ns } { 0.000ns 1.299ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { clk sw0_node } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.812 ns" { clk {} clk~out0 {} sw0_node {} } { 0.000ns 0.000ns 0.884ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.289 ns" { sw0 sw0_node } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.289 ns" { sw0 {} sw0~out0 {} sw0_node {} } { 0.000ns 0.000ns 5.717ns } { 0.000ns 1.299ns 0.273ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "125 " "Info: Peak virtual memory: 125 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 10 20:40:49 2009 " "Info: Processing ended: Sat Jan 10 20:40:49 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
