# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# Block Designs: bd/Zynq_CPU/Zynq_CPU.bd
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==Zynq_CPU || ORIG_REF_NAME==Zynq_CPU} -quiet] -quiet

# IP: bd/Zynq_CPU/ip/Zynq_CPU_processing_system7_0_0/Zynq_CPU_processing_system7_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==Zynq_CPU_processing_system7_0_0 || ORIG_REF_NAME==Zynq_CPU_processing_system7_0_0} -quiet] -quiet

# IP: bd/Zynq_CPU/ip/Zynq_CPU_rtl_multiplier_0_0/Zynq_CPU_rtl_multiplier_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==Zynq_CPU_rtl_multiplier_0_0 || ORIG_REF_NAME==Zynq_CPU_rtl_multiplier_0_0} -quiet] -quiet

# IP: bd/Zynq_CPU/ip/Zynq_CPU_xbar_0/Zynq_CPU_xbar_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==Zynq_CPU_xbar_0 || ORIG_REF_NAME==Zynq_CPU_xbar_0} -quiet] -quiet

# IP: bd/Zynq_CPU/ip/Zynq_CPU_ps7_0_axi_periph_0/Zynq_CPU_ps7_0_axi_periph_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==Zynq_CPU_ps7_0_axi_periph_0 || ORIG_REF_NAME==Zynq_CPU_ps7_0_axi_periph_0} -quiet] -quiet

# IP: bd/Zynq_CPU/ip/Zynq_CPU_rst_ps7_0_100M_0/Zynq_CPU_rst_ps7_0_100M_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==Zynq_CPU_rst_ps7_0_100M_0 || ORIG_REF_NAME==Zynq_CPU_rst_ps7_0_100M_0} -quiet] -quiet

# IP: bd/Zynq_CPU/ip/Zynq_CPU_rtl_divider_0_0/Zynq_CPU_rtl_divider_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==Zynq_CPU_rtl_divider_0_0 || ORIG_REF_NAME==Zynq_CPU_rtl_divider_0_0} -quiet] -quiet

# IP: bd/Zynq_CPU/ip/Zynq_CPU_hls_multiplier_0_0/Zynq_CPU_hls_multiplier_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==Zynq_CPU_hls_multiplier_0_0 || ORIG_REF_NAME==Zynq_CPU_hls_multiplier_0_0} -quiet] -quiet

# IP: bd/Zynq_CPU/ip/Zynq_CPU_hls_divider_0_0/Zynq_CPU_hls_divider_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==Zynq_CPU_hls_divider_0_0 || ORIG_REF_NAME==Zynq_CPU_hls_divider_0_0} -quiet] -quiet

# IP: bd/Zynq_CPU/ip/Zynq_CPU_hls_ALU_0_0/Zynq_CPU_hls_ALU_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==Zynq_CPU_hls_ALU_0_0 || ORIG_REF_NAME==Zynq_CPU_hls_ALU_0_0} -quiet] -quiet

# IP: bd/Zynq_CPU/ip/Zynq_CPU_auto_pc_0/Zynq_CPU_auto_pc_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==Zynq_CPU_auto_pc_0 || ORIG_REF_NAME==Zynq_CPU_auto_pc_0} -quiet] -quiet

# XDC: d:/Documents/GitHub/ECE4810J_FA2021/ZynqComputer/ZynqComputer.gen/sources_1/bd/Zynq_CPU/Zynq_CPU_ooc.xdc
