#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20eb760 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x20eb8f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x20f5610 .functor NOT 1, L_0x211f320, C4<0>, C4<0>, C4<0>;
L_0x211f080 .functor XOR 1, L_0x211ef20, L_0x211efe0, C4<0>, C4<0>;
L_0x211f210 .functor XOR 1, L_0x211f080, L_0x211f140, C4<0>, C4<0>;
v0x211bb20_0 .net *"_ivl_10", 0 0, L_0x211f140;  1 drivers
v0x211bc20_0 .net *"_ivl_12", 0 0, L_0x211f210;  1 drivers
v0x211bd00_0 .net *"_ivl_2", 0 0, L_0x211dbe0;  1 drivers
v0x211bdc0_0 .net *"_ivl_4", 0 0, L_0x211ef20;  1 drivers
v0x211bea0_0 .net *"_ivl_6", 0 0, L_0x211efe0;  1 drivers
v0x211bfd0_0 .net *"_ivl_8", 0 0, L_0x211f080;  1 drivers
v0x211c0b0_0 .net "a", 0 0, v0x2118f20_0;  1 drivers
v0x211c150_0 .net "b", 0 0, v0x2118fc0_0;  1 drivers
v0x211c1f0_0 .net "c", 0 0, v0x2119060_0;  1 drivers
v0x211c290_0 .var "clk", 0 0;
v0x211c330_0 .net "d", 0 0, v0x21191a0_0;  1 drivers
v0x211c3d0_0 .net "q_dut", 0 0, L_0x211edc0;  1 drivers
v0x211c470_0 .net "q_ref", 0 0, L_0x211cb10;  1 drivers
v0x211c510_0 .var/2u "stats1", 159 0;
v0x211c5b0_0 .var/2u "strobe", 0 0;
v0x211c650_0 .net "tb_match", 0 0, L_0x211f320;  1 drivers
v0x211c710_0 .net "tb_mismatch", 0 0, L_0x20f5610;  1 drivers
v0x211c7d0_0 .net "wavedrom_enable", 0 0, v0x2119290_0;  1 drivers
v0x211c870_0 .net "wavedrom_title", 511 0, v0x2119330_0;  1 drivers
L_0x211dbe0 .concat [ 1 0 0 0], L_0x211cb10;
L_0x211ef20 .concat [ 1 0 0 0], L_0x211cb10;
L_0x211efe0 .concat [ 1 0 0 0], L_0x211edc0;
L_0x211f140 .concat [ 1 0 0 0], L_0x211cb10;
L_0x211f320 .cmp/eeq 1, L_0x211dbe0, L_0x211f210;
S_0x20eba80 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x20eb8f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x20d7ea0 .functor NOT 1, v0x2118f20_0, C4<0>, C4<0>, C4<0>;
L_0x20ec1e0 .functor XOR 1, L_0x20d7ea0, v0x2118fc0_0, C4<0>, C4<0>;
L_0x20f5680 .functor XOR 1, L_0x20ec1e0, v0x2119060_0, C4<0>, C4<0>;
L_0x211cb10 .functor XOR 1, L_0x20f5680, v0x21191a0_0, C4<0>, C4<0>;
v0x20f5880_0 .net *"_ivl_0", 0 0, L_0x20d7ea0;  1 drivers
v0x20f5920_0 .net *"_ivl_2", 0 0, L_0x20ec1e0;  1 drivers
v0x20d7ff0_0 .net *"_ivl_4", 0 0, L_0x20f5680;  1 drivers
v0x20d8090_0 .net "a", 0 0, v0x2118f20_0;  alias, 1 drivers
v0x21182e0_0 .net "b", 0 0, v0x2118fc0_0;  alias, 1 drivers
v0x21183f0_0 .net "c", 0 0, v0x2119060_0;  alias, 1 drivers
v0x21184b0_0 .net "d", 0 0, v0x21191a0_0;  alias, 1 drivers
v0x2118570_0 .net "q", 0 0, L_0x211cb10;  alias, 1 drivers
S_0x21186d0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x20eb8f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x2118f20_0 .var "a", 0 0;
v0x2118fc0_0 .var "b", 0 0;
v0x2119060_0 .var "c", 0 0;
v0x2119100_0 .net "clk", 0 0, v0x211c290_0;  1 drivers
v0x21191a0_0 .var "d", 0 0;
v0x2119290_0 .var "wavedrom_enable", 0 0;
v0x2119330_0 .var "wavedrom_title", 511 0;
E_0x20e66c0/0 .event negedge, v0x2119100_0;
E_0x20e66c0/1 .event posedge, v0x2119100_0;
E_0x20e66c0 .event/or E_0x20e66c0/0, E_0x20e66c0/1;
E_0x20e6910 .event posedge, v0x2119100_0;
E_0x20d09f0 .event negedge, v0x2119100_0;
S_0x2118a20 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x21186d0;
 .timescale -12 -12;
v0x2118c20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2118d20 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x21186d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2119490 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x20eb8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x211cc40 .functor NOT 1, v0x2118f20_0, C4<0>, C4<0>, C4<0>;
L_0x211ccb0 .functor NOT 1, v0x2118fc0_0, C4<0>, C4<0>, C4<0>;
L_0x211cd40 .functor AND 1, L_0x211cc40, L_0x211ccb0, C4<1>, C4<1>;
L_0x211ce00 .functor NOT 1, v0x2119060_0, C4<0>, C4<0>, C4<0>;
L_0x211cea0 .functor AND 1, L_0x211cd40, L_0x211ce00, C4<1>, C4<1>;
L_0x211cfb0 .functor NOT 1, v0x21191a0_0, C4<0>, C4<0>, C4<0>;
L_0x211d060 .functor AND 1, L_0x211cea0, L_0x211cfb0, C4<1>, C4<1>;
L_0x211d170 .functor NOT 1, v0x2118f20_0, C4<0>, C4<0>, C4<0>;
L_0x211d230 .functor NOT 1, v0x2118fc0_0, C4<0>, C4<0>, C4<0>;
L_0x211d2a0 .functor AND 1, L_0x211d170, L_0x211d230, C4<1>, C4<1>;
L_0x211d410 .functor AND 1, L_0x211d2a0, v0x2119060_0, C4<1>, C4<1>;
L_0x211d480 .functor AND 1, L_0x211d410, v0x21191a0_0, C4<1>, C4<1>;
L_0x211d5b0 .functor OR 1, L_0x211d060, L_0x211d480, C4<0>, C4<0>;
L_0x211d6c0 .functor NOT 1, v0x2118f20_0, C4<0>, C4<0>, C4<0>;
L_0x211d540 .functor AND 1, L_0x211d6c0, v0x2118fc0_0, C4<1>, C4<1>;
L_0x211d800 .functor AND 1, L_0x211d540, v0x21191a0_0, C4<1>, C4<1>;
L_0x211d950 .functor OR 1, L_0x211d5b0, L_0x211d800, C4<0>, C4<0>;
L_0x211da60 .functor NOT 1, v0x2118fc0_0, C4<0>, C4<0>, C4<0>;
L_0x211dc80 .functor AND 1, v0x2118f20_0, L_0x211da60, C4<1>, C4<1>;
L_0x211de50 .functor AND 1, L_0x211dc80, v0x2119060_0, C4<1>, C4<1>;
L_0x211dfc0 .functor OR 1, L_0x211d950, L_0x211de50, C4<0>, C4<0>;
L_0x211e0d0 .functor AND 1, v0x2118f20_0, v0x2118fc0_0, C4<1>, C4<1>;
L_0x211e200 .functor NOT 1, v0x2119060_0, C4<0>, C4<0>, C4<0>;
L_0x211e380 .functor AND 1, L_0x211e0d0, L_0x211e200, C4<1>, C4<1>;
L_0x211e560 .functor NOT 1, v0x21191a0_0, C4<0>, C4<0>, C4<0>;
L_0x211e6e0 .functor AND 1, L_0x211e380, L_0x211e560, C4<1>, C4<1>;
L_0x211e8d0 .functor OR 1, L_0x211dfc0, L_0x211e6e0, C4<0>, C4<0>;
L_0x211e9e0 .functor AND 1, v0x2118f20_0, v0x2118fc0_0, C4<1>, C4<1>;
L_0x211eb40 .functor AND 1, L_0x211e9e0, v0x2119060_0, C4<1>, C4<1>;
L_0x211ec00 .functor AND 1, L_0x211eb40, v0x21191a0_0, C4<1>, C4<1>;
L_0x211edc0 .functor OR 1, L_0x211e8d0, L_0x211ec00, C4<0>, C4<0>;
v0x2119780_0 .net *"_ivl_0", 0 0, L_0x211cc40;  1 drivers
v0x2119860_0 .net *"_ivl_10", 0 0, L_0x211cfb0;  1 drivers
v0x2119940_0 .net *"_ivl_12", 0 0, L_0x211d060;  1 drivers
v0x2119a30_0 .net *"_ivl_14", 0 0, L_0x211d170;  1 drivers
v0x2119b10_0 .net *"_ivl_16", 0 0, L_0x211d230;  1 drivers
v0x2119c40_0 .net *"_ivl_18", 0 0, L_0x211d2a0;  1 drivers
v0x2119d20_0 .net *"_ivl_2", 0 0, L_0x211ccb0;  1 drivers
v0x2119e00_0 .net *"_ivl_20", 0 0, L_0x211d410;  1 drivers
v0x2119ee0_0 .net *"_ivl_22", 0 0, L_0x211d480;  1 drivers
v0x2119fc0_0 .net *"_ivl_24", 0 0, L_0x211d5b0;  1 drivers
v0x211a0a0_0 .net *"_ivl_26", 0 0, L_0x211d6c0;  1 drivers
v0x211a180_0 .net *"_ivl_28", 0 0, L_0x211d540;  1 drivers
v0x211a260_0 .net *"_ivl_30", 0 0, L_0x211d800;  1 drivers
v0x211a340_0 .net *"_ivl_32", 0 0, L_0x211d950;  1 drivers
v0x211a420_0 .net *"_ivl_34", 0 0, L_0x211da60;  1 drivers
v0x211a500_0 .net *"_ivl_36", 0 0, L_0x211dc80;  1 drivers
v0x211a5e0_0 .net *"_ivl_38", 0 0, L_0x211de50;  1 drivers
v0x211a6c0_0 .net *"_ivl_4", 0 0, L_0x211cd40;  1 drivers
v0x211a7a0_0 .net *"_ivl_40", 0 0, L_0x211dfc0;  1 drivers
v0x211a880_0 .net *"_ivl_42", 0 0, L_0x211e0d0;  1 drivers
v0x211a960_0 .net *"_ivl_44", 0 0, L_0x211e200;  1 drivers
v0x211aa40_0 .net *"_ivl_46", 0 0, L_0x211e380;  1 drivers
v0x211ab20_0 .net *"_ivl_48", 0 0, L_0x211e560;  1 drivers
v0x211ac00_0 .net *"_ivl_50", 0 0, L_0x211e6e0;  1 drivers
v0x211ace0_0 .net *"_ivl_52", 0 0, L_0x211e8d0;  1 drivers
v0x211adc0_0 .net *"_ivl_54", 0 0, L_0x211e9e0;  1 drivers
v0x211aea0_0 .net *"_ivl_56", 0 0, L_0x211eb40;  1 drivers
v0x211af80_0 .net *"_ivl_58", 0 0, L_0x211ec00;  1 drivers
v0x211b060_0 .net *"_ivl_6", 0 0, L_0x211ce00;  1 drivers
v0x211b140_0 .net *"_ivl_8", 0 0, L_0x211cea0;  1 drivers
v0x211b220_0 .net "a", 0 0, v0x2118f20_0;  alias, 1 drivers
v0x211b2c0_0 .net "b", 0 0, v0x2118fc0_0;  alias, 1 drivers
v0x211b3b0_0 .net "c", 0 0, v0x2119060_0;  alias, 1 drivers
v0x211b6b0_0 .net "d", 0 0, v0x21191a0_0;  alias, 1 drivers
v0x211b7a0_0 .net "q", 0 0, L_0x211edc0;  alias, 1 drivers
S_0x211b900 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x20eb8f0;
 .timescale -12 -12;
E_0x20e6460 .event anyedge, v0x211c5b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x211c5b0_0;
    %nor/r;
    %assign/vec4 v0x211c5b0_0, 0;
    %wait E_0x20e6460;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x21186d0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21191a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2119060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2118fc0_0, 0;
    %assign/vec4 v0x2118f20_0, 0;
    %wait E_0x20d09f0;
    %wait E_0x20e6910;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21191a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2119060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2118fc0_0, 0;
    %assign/vec4 v0x2118f20_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20e66c0;
    %load/vec4 v0x2118f20_0;
    %load/vec4 v0x2118fc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2119060_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x21191a0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21191a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2119060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2118fc0_0, 0;
    %assign/vec4 v0x2118f20_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2118d20;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20e66c0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x21191a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2119060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2118fc0_0, 0;
    %assign/vec4 v0x2118f20_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x20eb8f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x211c290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x211c5b0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x20eb8f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x211c290_0;
    %inv;
    %store/vec4 v0x211c290_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x20eb8f0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2119100_0, v0x211c710_0, v0x211c0b0_0, v0x211c150_0, v0x211c1f0_0, v0x211c330_0, v0x211c470_0, v0x211c3d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x20eb8f0;
T_7 ;
    %load/vec4 v0x211c510_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x211c510_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x211c510_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x211c510_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x211c510_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x211c510_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x211c510_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x20eb8f0;
T_8 ;
    %wait E_0x20e66c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x211c510_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x211c510_0, 4, 32;
    %load/vec4 v0x211c650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x211c510_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x211c510_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x211c510_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x211c510_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x211c470_0;
    %load/vec4 v0x211c470_0;
    %load/vec4 v0x211c3d0_0;
    %xor;
    %load/vec4 v0x211c470_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x211c510_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x211c510_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x211c510_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x211c510_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/circuit2/iter0/response14/top_module.sv";
