TimeQuest Timing Analyzer report for marsohod2bis-vscale-wb-soc_0
Sun Feb 26 17:21:34 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; marsohod2bis-vscale-wb-soc_0                        ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------+
; SDC File List                                                                              ;
+--------------------------------------------------------+--------+--------------------------+
; SDC File Path                                          ; Status ; Read at                  ;
+--------------------------------------------------------+--------+--------------------------+
; ../src/marsohod2bis-vscale-wb-soc_0/data/marsohod2.sdc ; OK     ; Sun Feb 26 17:21:28 2017 ;
+--------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------+-----------------------------------------------------+
; CLK100MHZ                                       ; Base      ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                   ; { CLK100MHZ }                                       ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ; 50.00      ; 10        ; 1           ;       ;        ;           ;            ; false    ; CLK100MHZ ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 24.97 MHz ; 24.97 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 59.944 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.413 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; CLK100MHZ                                       ; 4.934  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 49.720 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                     ; To Node                                                  ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 59.944 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.978     ;
; 60.090 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.832     ;
; 60.120 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.802     ;
; 60.165 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.757     ;
; 60.236 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.686     ;
; 60.266 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.656     ;
; 60.311 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.611     ;
; 60.341 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.581     ;
; 60.373 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.549     ;
; 60.382 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.540     ;
; 60.412 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.510     ;
; 60.457 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.465     ;
; 60.466 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[1]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.456     ;
; 60.487 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.435     ;
; 60.519 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.403     ;
; 60.528 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.394     ;
; 60.547 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.375     ;
; 60.549 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.373     ;
; 60.558 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.364     ;
; 60.603 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.319     ;
; 60.612 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[1]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.310     ;
; 60.633 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.289     ;
; 60.642 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[1]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.280     ;
; 60.665 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.257     ;
; 60.674 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.248     ;
; 60.693 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.229     ;
; 60.695 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.227     ;
; 60.704 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.218     ;
; 60.723 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.199     ;
; 60.738 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[3]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.184     ;
; 60.749 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.173     ;
; 60.758 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[1]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.164     ;
; 60.779 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.143     ;
; 60.788 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[1]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.134     ;
; 60.811 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.111     ;
; 60.820 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.102     ;
; 60.830 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a0~portb_address_reg0 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.494     ; 38.677     ;
; 60.839 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.083     ;
; 60.841 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.081     ;
; 60.850 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.072     ;
; 60.869 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.053     ;
; 60.884 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[3]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.038     ;
; 60.895 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.027     ;
; 60.904 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[1]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.018     ;
; 60.909 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[2]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.013     ;
; 60.914 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[3]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 39.008     ;
; 60.925 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.997     ;
; 60.934 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[1]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.988     ;
; 60.957 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.965     ;
; 60.966 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[17] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.956     ;
; 60.976 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a0~portb_address_reg0 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.494     ; 38.531     ;
; 60.985 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.937     ;
; 60.987 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.935     ;
; 60.996 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.926     ;
; 61.006 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a0~portb_address_reg0 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.494     ; 38.501     ;
; 61.015 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.907     ;
; 61.030 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[3]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.892     ;
; 61.041 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.881     ;
; 61.050 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[1]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.872     ;
; 61.055 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[2]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.867     ;
; 61.060 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[3]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.862     ;
; 61.071 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.851     ;
; 61.080 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[1]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.842     ;
; 61.085 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[2]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.837     ;
; 61.103 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.819     ;
; 61.113 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[15] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 38.810     ;
; 61.122 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a0~portb_address_reg0 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.494     ; 38.385     ;
; 61.131 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.791     ;
; 61.133 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.789     ;
; 61.143 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[16] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 38.780     ;
; 61.152 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a0~portb_address_reg0 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.494     ; 38.355     ;
; 61.161 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.761     ;
; 61.176 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[3]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.746     ;
; 61.187 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[17] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.735     ;
; 61.196 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[1]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.726     ;
; 61.201 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[2]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.721     ;
; 61.206 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[3]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.716     ;
; 61.217 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.705     ;
; 61.226 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[1]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.696     ;
; 61.231 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[2]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.691     ;
; 61.249 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.673     ;
; 61.259 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[13] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 38.664     ;
; 61.268 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a0~portb_address_reg0 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.494     ; 38.239     ;
; 61.277 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.645     ;
; 61.279 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.643     ;
; 61.289 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[14] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 38.634     ;
; 61.298 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a0~portb_address_reg0 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.494     ; 38.209     ;
; 61.307 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.615     ;
; 61.322 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[3]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.600     ;
; 61.334 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[15] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 38.589     ;
; 61.342 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[1]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.580     ;
; 61.347 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[2]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.575     ;
; 61.352 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[3]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.570     ;
; 61.364 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[16] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 38.559     ;
; 61.372 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[1]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.550     ;
; 61.377 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[2]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.545     ;
; 61.395 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[17] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.527     ;
; 61.405 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[11] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 38.518     ;
; 61.414 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a0~portb_address_reg0 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.494     ; 38.093     ;
; 61.423 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 38.499     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.413 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[5]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.147      ;
; 0.418 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[8]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.152      ;
; 0.422 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[9]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.156      ;
; 0.423 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[10]                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.157      ;
; 0.426 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[3]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.160      ;
; 0.427 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[7]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.161      ;
; 0.430 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[4]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.164      ;
; 0.448 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[6]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.182      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[1]                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[1]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|stx_o_tmp                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|stx_o_tmp                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[0]                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[0]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[1]                   ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[1]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tf_pop                       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tf_pop                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[2]               ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[2]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[1]               ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[1]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_out                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_out                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[1]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[1]                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[2]                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[2]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[6]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[6]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[7]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[1]                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[1]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[2]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[2]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                                 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rf_pop                                                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rf_pop                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr7r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr7r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr3r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr3r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr4r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr4r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr2r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr2r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[0]                                                       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[0]                                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[1]                                                       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[1]                                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[0]                                                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[0]                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[4]        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[4]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3] ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2] ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[0] ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[0]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dstate.001                                                              ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dstate.001                                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_error                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_error                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_xor                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_xor                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[0]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[0]                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[2]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[2]                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_push                            ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_push                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rframing_error                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rframing_error                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity                            ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|state.010                                                               ; vscale_wb_soc:soc|wb_vscale:wb_vscale|state.010                                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_cyc                                                          ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_cyc                                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|msip                    ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|msip                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|state.s_idle              ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|state.s_idle                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|state.s_compute           ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|state.s_compute                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.463 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[7]                                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.196      ;
; 0.464 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[0]                   ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[0]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[0]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[0]                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[3]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msi_reset                                                 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msi_reset                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.475 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.201      ;
; 0.479 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.205      ;
; 0.481 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[3]                                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.214      ;
; 0.482 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6_d                                                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.776      ;
; 0.484 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wbstate.11                                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.778      ;
; 0.485 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|delayed_modem_signals[0]                                  ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[0]                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.779      ;
; 0.489 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|iir[0]                                                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_o[0]                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.783      ;
; 0.490 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                                 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_ack_o                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.784      ;
; 0.499 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|instruction[25]                                                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.501 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wbstate.10                                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wbstate.11                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|instruction[13]                                                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[13]                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|instruction[9]                                                          ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[9]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.508 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.511 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|state.s_done              ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|state.s_idle                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.804      ;
; 0.520 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|op[1]                     ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|negate_output                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.813      ;
; 0.524 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[6]                                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lcr[6]                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.818      ;
; 0.525 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|iir[3]                                                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_o[3]                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_DX[19]                                   ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_WB[19]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.818      ;
; 0.526 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[2]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[1]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|thre_int_d                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_DX[17]                                   ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_WB[17]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[4]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.821      ;
; 0.527 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[0]                                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|mcr[0]                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.821      ;
; 0.527 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|priv_stack[3]           ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|priv_stack[0]                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.528 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[0]       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.822      ;
; 0.529 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_DX[18]                                   ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_WB[18]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.822      ;
; 0.530 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.256      ;
; 0.534 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[2]                                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|tx_reset                                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.828      ;
; 0.534 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[2]                                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[11]                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.828      ;
; 0.535 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[4]                                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[13]                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.829      ;
; 0.535 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|overrun         ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.829      ;
; 0.536 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[4]                                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|mcr[4]                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.830      ;
; 0.537 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|overrun         ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1_d                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.831      ;
+-------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 192.714 ns




+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 26.58 MHz ; 26.58 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 62.372 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.396 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; CLK100MHZ                                       ; 4.943  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 49.717 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                     ; To Node                                                  ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 62.372 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 37.558     ;
; 62.498 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 37.432     ;
; 62.537 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 37.393     ;
; 62.573 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 37.357     ;
; 62.624 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 37.306     ;
; 62.663 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 37.267     ;
; 62.699 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 37.231     ;
; 62.738 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 37.192     ;
; 62.750 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 37.180     ;
; 62.789 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 37.141     ;
; 62.801 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 37.129     ;
; 62.817 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 37.113     ;
; 62.825 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 37.105     ;
; 62.864 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 37.066     ;
; 62.876 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 37.054     ;
; 62.878 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[1]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 37.052     ;
; 62.915 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 37.015     ;
; 62.927 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 37.003     ;
; 62.943 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.987     ;
; 62.951 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.979     ;
; 62.964 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[3]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.966     ;
; 62.966 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.964     ;
; 62.982 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.948     ;
; 62.990 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.940     ;
; 63.002 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.928     ;
; 63.004 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[1]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.926     ;
; 63.041 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.889     ;
; 63.043 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[1]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.887     ;
; 63.053 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.877     ;
; 63.069 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.861     ;
; 63.077 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.853     ;
; 63.090 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[3]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.840     ;
; 63.092 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.838     ;
; 63.108 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.822     ;
; 63.116 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.814     ;
; 63.128 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.802     ;
; 63.129 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[3]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.801     ;
; 63.130 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[1]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.800     ;
; 63.167 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.763     ;
; 63.169 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[1]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.761     ;
; 63.179 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.751     ;
; 63.180 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a0~portb_address_reg0 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.434     ; 36.388     ;
; 63.195 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.735     ;
; 63.203 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.727     ;
; 63.216 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[3]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.714     ;
; 63.218 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.712     ;
; 63.234 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.696     ;
; 63.242 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.688     ;
; 63.254 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[17] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.676     ;
; 63.255 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[3]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.675     ;
; 63.256 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[1]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.674     ;
; 63.275 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[2]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.655     ;
; 63.293 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.637     ;
; 63.295 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[1]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.635     ;
; 63.305 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.625     ;
; 63.306 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a0~portb_address_reg0 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.434     ; 36.262     ;
; 63.321 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.609     ;
; 63.329 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.601     ;
; 63.342 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[3]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.588     ;
; 63.344 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.586     ;
; 63.345 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a0~portb_address_reg0 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.434     ; 36.223     ;
; 63.360 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.570     ;
; 63.368 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.562     ;
; 63.381 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[15] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 36.550     ;
; 63.381 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[3]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.549     ;
; 63.382 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[1]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.548     ;
; 63.401 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[2]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.529     ;
; 63.420 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[16] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 36.511     ;
; 63.421 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[1]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.509     ;
; 63.431 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.499     ;
; 63.432 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a0~portb_address_reg0 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.434     ; 36.136     ;
; 63.440 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[2]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.490     ;
; 63.447 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.483     ;
; 63.455 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[17] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.475     ;
; 63.468 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[3]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.462     ;
; 63.470 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.460     ;
; 63.471 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a0~portb_address_reg0 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.434     ; 36.097     ;
; 63.486 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.444     ;
; 63.494 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.436     ;
; 63.507 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[13] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 36.424     ;
; 63.507 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[3]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.423     ;
; 63.508 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[1]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.422     ;
; 63.527 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[2]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.403     ;
; 63.546 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[14] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 36.385     ;
; 63.547 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[1]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.383     ;
; 63.557 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.373     ;
; 63.558 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a0~portb_address_reg0 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.434     ; 36.010     ;
; 63.566 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[2]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.364     ;
; 63.573 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.357     ;
; 63.582 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[15] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 36.349     ;
; 63.594 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[3]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.336     ;
; 63.596 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.334     ;
; 63.597 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a0~portb_address_reg0 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.434     ; 35.971     ;
; 63.612 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.318     ;
; 63.621 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[16] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 36.310     ;
; 63.632 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 36.299     ;
; 63.633 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[11] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 36.298     ;
; 63.633 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[3]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.297     ;
; 63.634 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[1]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.296     ;
; 63.653 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[2]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 36.277     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.396 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[5]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.049      ;
; 0.399 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[8]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.052      ;
; 0.400 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[1]                   ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[1]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tf_pop                       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tf_pop                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_out                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_out                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_error                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_error                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_xor                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_xor                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[1]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[1]                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity                            ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rf_pop                                                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rf_pop                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr3r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr3r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr4r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr4r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr2r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr2r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[4]        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[4]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dstate.001                                                              ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dstate.001                                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[1]                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[1]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|stx_o_tmp                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|stx_o_tmp                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[0]                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[0]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[2]               ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[2]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[1]               ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[1]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[0]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[0]                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[2]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[2]                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_push                            ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_push                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rframing_error                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rframing_error                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[2]                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[2]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[6]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[6]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[7]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[1]                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[1]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[2]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[2]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                                 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr7r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr7r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|state.010                                                               ; vscale_wb_soc:soc|wb_vscale:wb_vscale|state.010                                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_cyc                                                          ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_cyc                                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[0]                                                       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[0]                                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[1]                                                       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[1]                                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[0]                                                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[0]                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3] ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2] ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[0] ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[0]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|state.s_idle              ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|state.s_idle                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|msip                    ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|msip                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|state.s_compute           ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|state.s_compute                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.405 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[9]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.058      ;
; 0.406 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[3]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.059      ;
; 0.406 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[10]                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.059      ;
; 0.409 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[7]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.062      ;
; 0.412 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[4]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.065      ;
; 0.415 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[0]                   ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[0]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.415 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[0]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[0]                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.415 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[3]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msi_reset                                                 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msi_reset                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.430 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[6]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.083      ;
; 0.446 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6_d                                                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.715      ;
; 0.447 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[7]                                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.097      ;
; 0.449 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wbstate.11                                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.717      ;
; 0.449 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|delayed_modem_signals[0]                                  ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[0]                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.717      ;
; 0.453 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|iir[0]                                                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_o[0]                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.722      ;
; 0.453 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.097      ;
; 0.454 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                                 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_ack_o                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.722      ;
; 0.454 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.098      ;
; 0.458 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[3]                                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.108      ;
; 0.468 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|instruction[25]                                                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.736      ;
; 0.469 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|instruction[13]                                                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[13]                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wbstate.10                                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wbstate.11                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|instruction[9]                                                          ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[9]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|state.s_done              ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|state.s_idle                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.479 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|op[1]                     ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|negate_output                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.746      ;
; 0.483 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|thre_int_d                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.752      ;
; 0.487 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[0]       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.756      ;
; 0.489 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[6]                                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lcr[6]                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.758      ;
; 0.490 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|iir[3]                                                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_o[3]                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.759      ;
; 0.491 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[2]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[1]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[0]                                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|mcr[0]                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.760      ;
; 0.491 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_DX[19]                                   ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_WB[19]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.758      ;
; 0.492 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_DX[17]                                   ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_WB[17]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[4]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|priv_stack[3]           ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|priv_stack[0]                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.760      ;
; 0.494 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_DX[18]                                   ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_WB[18]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.762      ;
; 0.498 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[2]                                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|tx_reset                                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.766      ;
; 0.499 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[2]                                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[11]                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.767      ;
; 0.499 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[4]                                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[13]                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.768      ;
; 0.499 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|overrun         ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.768      ;
; 0.500 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[4]                                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|mcr[4]                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.769      ;
; 0.500 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[3]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[2]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.768      ;
; 0.501 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[3]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[1]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.769      ;
+-------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 193.250 ns




+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 82.232 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.147 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; CLK100MHZ                                       ; 4.594  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 49.734 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                     ; To Node                                                  ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 82.232 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.715     ;
; 82.236 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.711     ;
; 82.300 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.647     ;
; 82.304 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.643     ;
; 82.334 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.613     ;
; 82.338 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.609     ;
; 82.368 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.579     ;
; 82.372 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.575     ;
; 82.392 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.555     ;
; 82.396 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.551     ;
; 82.402 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.545     ;
; 82.406 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.541     ;
; 82.436 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.511     ;
; 82.440 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.507     ;
; 82.447 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.500     ;
; 82.451 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.496     ;
; 82.460 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.487     ;
; 82.464 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.483     ;
; 82.470 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.477     ;
; 82.472 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[3]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.475     ;
; 82.474 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.473     ;
; 82.476 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[3]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.471     ;
; 82.500 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[1]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.447     ;
; 82.504 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.443     ;
; 82.504 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[1]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.443     ;
; 82.508 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.439     ;
; 82.515 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.432     ;
; 82.519 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.428     ;
; 82.528 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.419     ;
; 82.532 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.415     ;
; 82.538 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.409     ;
; 82.540 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[3]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.407     ;
; 82.542 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.405     ;
; 82.544 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[3]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.403     ;
; 82.568 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[1]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.379     ;
; 82.572 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.375     ;
; 82.572 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[1]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.375     ;
; 82.576 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.371     ;
; 82.583 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.364     ;
; 82.587 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.360     ;
; 82.596 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.351     ;
; 82.600 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.347     ;
; 82.606 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.341     ;
; 82.608 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[3]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.339     ;
; 82.610 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.337     ;
; 82.612 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[3]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.335     ;
; 82.636 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[1]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.311     ;
; 82.640 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.307     ;
; 82.640 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[1]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.307     ;
; 82.644 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.303     ;
; 82.651 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.296     ;
; 82.655 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.292     ;
; 82.664 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.283     ;
; 82.668 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.279     ;
; 82.674 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.273     ;
; 82.675 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[2]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.272     ;
; 82.676 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[3]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.271     ;
; 82.678 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.269     ;
; 82.679 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[2]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.268     ;
; 82.680 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[3]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.267     ;
; 82.704 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[1]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.243     ;
; 82.708 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[17] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.239     ;
; 82.708 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[1]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.239     ;
; 82.713 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[16] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 17.235     ;
; 82.719 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.228     ;
; 82.723 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.224     ;
; 82.732 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.215     ;
; 82.736 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.211     ;
; 82.742 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.205     ;
; 82.743 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[2]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.204     ;
; 82.744 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[3]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.203     ;
; 82.746 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.201     ;
; 82.747 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[2]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.200     ;
; 82.748 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a0~portb_address_reg0 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.236     ; 17.003     ;
; 82.748 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[3]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.199     ;
; 82.752 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a0~portb_address_reg0 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.236     ; 16.999     ;
; 82.772 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[1]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.175     ;
; 82.776 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[1]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.171     ;
; 82.777 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[15] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 17.171     ;
; 82.781 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[14] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 17.167     ;
; 82.787 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.160     ;
; 82.791 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.156     ;
; 82.800 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.147     ;
; 82.804 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[4]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.143     ;
; 82.810 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[17] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.137     ;
; 82.811 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[2]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.136     ;
; 82.812 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[3]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.135     ;
; 82.815 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[2]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.132     ;
; 82.815 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[6]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[16] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 17.133     ;
; 82.816 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a0~portb_address_reg0 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.236     ; 16.935     ;
; 82.816 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[3]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.131     ;
; 82.820 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a0~portb_address_reg0 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.236     ; 16.931     ;
; 82.840 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[1]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.107     ;
; 82.844 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[1]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.103     ;
; 82.845 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[13] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 17.103     ;
; 82.849 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[12] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 17.099     ;
; 82.849 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[5]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 17.099     ;
; 82.855 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[19] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.092     ;
; 82.859 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 17.088     ;
; 82.868 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[3]                                                                            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 17.077     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.147 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[8]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.471      ;
; 0.150 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[7]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.474      ;
; 0.151 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[3]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.475      ;
; 0.151 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[5]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.475      ;
; 0.153 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[4]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.477      ;
; 0.155 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[9]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.479      ;
; 0.156 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[10]                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.480      ;
; 0.162 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[6]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.486      ;
; 0.173 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.493      ;
; 0.178 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.498      ;
; 0.178 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[7]                                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.501      ;
; 0.182 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[3]                                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.505      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[1]                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[1]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|stx_o_tmp                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|stx_o_tmp                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[0]                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[0]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[1]                   ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[1]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tf_pop                       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tf_pop                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[2]               ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[2]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[1]               ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[1]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_out                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_out                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_error                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_error                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_xor                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_xor                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[0]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[0]                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[2]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[2]                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_push                            ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_push                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[1]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[1]                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rframing_error                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rframing_error                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[2]                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[2]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[1]                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[1]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity                            ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[2]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[2]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rf_pop                                                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rf_pop                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr7r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr7r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr3r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr3r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr4r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr4r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr2r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr2r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[0]                                                       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[0]                                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[1]                                                       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[1]                                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[0]                                                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[0]                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|msip                    ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|msip                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[4]        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[4]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3] ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2] ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[0] ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[0]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dstate.001                                                              ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dstate.001                                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|state.s_idle              ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|state.s_idle                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[6]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[6]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[7]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                                 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|state.010                                                               ; vscale_wb_soc:soc|wb_vscale:wb_vscale|state.010                                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_cyc                                                          ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_cyc                                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|state.s_compute           ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|state.s_compute                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|instruction[25]                                                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[0]                   ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[0]                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[0]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[0]                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[3]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msi_reset                                                 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msi_reset                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|instruction[13]                                                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[13]                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|instruction[9]                                                          ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[9]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.196 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wbstate.10                                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wbstate.11                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.516      ;
; 0.197 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6_d                                                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.199 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.519      ;
; 0.199 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|delayed_modem_signals[0]                                  ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[0]                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wbstate.11                                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.201 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|iir[0]                                                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_o[0]                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.322      ;
; 0.203 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                                 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_ack_o                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.323      ;
; 0.203 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[6]                                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lcr[6]                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|iir[3]                                                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_o[3]                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[2]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[1]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_DX[19]                                   ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_WB[19]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[0]                                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|mcr[0]                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|priv_stack[3]           ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|priv_stack[0]                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_DX[17]                                   ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_WB[17]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.207 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[4]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[2]                                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|tx_reset                                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[2]                                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[11]                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_DX[18]                                   ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_WB[18]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[4]                                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[13]                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.331      ;
; 0.210 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|overrun         ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1r                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.331      ;
; 0.210 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|op[1]                     ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|negate_output                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.331      ;
; 0.211 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[4]                                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|mcr[4]                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.332      ;
; 0.211 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|state.s_done              ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|state.s_idle                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.332      ;
; 0.212 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_DX[0]                                    ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_WB[0]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
; 0.212 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|overrun         ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1_d                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
+-------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 196.899 ns




+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; 59.944 ; 0.147 ; N/A      ; N/A     ; 4.594               ;
;  CLK100MHZ                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 4.594               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 59.944 ; 0.147 ; N/A      ; N/A     ; 49.717              ;
; Design-wide TNS                                  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK100MHZ                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FTDI_BD1      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY1                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FTDI_BD2                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FTDI_BD3                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK100MHZ               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FTDI_BD0                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FTDI_BD1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; IO[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; IO[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FTDI_BD1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; IO[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; IO[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FTDI_BD1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; IO[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; IO[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+-------------------------------------------------+-------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+--------------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+-------------------------------------------------+-------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+--------------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                       ;
+------------------------------------------------------------------------------+-------------------------------------------------+-----------+---------------+
; Target                                                                       ; Clock                                           ; Type      ; Status        ;
+------------------------------------------------------------------------------+-------------------------------------------------+-----------+---------------+
; CLK100MHZ                                                                    ; CLK100MHZ                                       ; Base      ; Constrained   ;
; counter:counter|out[8]                                                       ;                                                 ; Base      ; Unconstrained ;
; pll|altpll_component|auto_generated|pll1|clk[0]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0] ;                                                 ; Base      ; Unconstrained ;
+------------------------------------------------------------------------------+-------------------------------------------------+-----------+---------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; FTDI_BD0   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; FTDI_BD1    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; FTDI_BD0   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; FTDI_BD1    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Sun Feb 26 17:21:27 2017
Info: Command: quartus_sta marsohod2bis-vscale-wb-soc_0
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (335093): TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: '../src/marsohod2bis-vscale-wb-soc_0/data/marsohod2.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332125): Found combinational loop of 11 nodes File: /home/antony/riscv/riscv-soc-cores/build/marsohod2bis-vscale-wb-soc_0/src/wb_riscvscale_0/vscale_ctrl.v Line: 45
    Warning (332126): Node "soc|wb_vscale|vscale_core|ctrl|kill_DX~0|combout"
    Warning (332126): Node "soc|wb_vscale|vscale_core|ctrl|md_req_valid~0|datac"
    Warning (332126): Node "soc|wb_vscale|vscale_core|ctrl|md_req_valid~0|combout"
    Warning (332126): Node "soc|wb_vscale|vscale_core|ctrl|stall_DX~6|dataa"
    Warning (332126): Node "soc|wb_vscale|vscale_core|ctrl|stall_DX~6|combout"
    Warning (332126): Node "soc|wb_vscale|vscale_core|ctrl|stall_DX~7|datac"
    Warning (332126): Node "soc|wb_vscale|vscale_core|ctrl|stall_DX~7|combout"
    Warning (332126): Node "soc|wb_vscale|vscale_core|ctrl|kill_DX~0|datab"
    Warning (332126): Node "soc|wb_vscale|vscale_core|ctrl|ex_DX~2|datab"
    Warning (332126): Node "soc|wb_vscale|vscale_core|ctrl|ex_DX~2|combout"
    Warning (332126): Node "soc|wb_vscale|vscale_core|ctrl|kill_DX~0|dataa"
Warning (332060): Node: counter:counter|out[8] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register reset:mreset|out[1] is being clocked by counter:counter|out[8]
Warning (332060): Node: vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[2] is being clocked by vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 59.944
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    59.944               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.413
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.413               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.934
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.934               0.000 CLK100MHZ 
    Info (332119):    49.720               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 192.714 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: counter:counter|out[8] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register reset:mreset|out[1] is being clocked by counter:counter|out[8]
Warning (332060): Node: vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[2] is being clocked by vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 62.372
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    62.372               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.396
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.396               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.943
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.943               0.000 CLK100MHZ 
    Info (332119):    49.717               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 193.250 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: counter:counter|out[8] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register reset:mreset|out[1] is being clocked by counter:counter|out[8]
Warning (332060): Node: vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|wdata_internal[2] is being clocked by vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 82.232
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    82.232               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.147
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.147               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.594               0.000 CLK100MHZ 
    Info (332119):    49.734               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 196.899 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 1136 megabytes
    Info: Processing ended: Sun Feb 26 17:21:34 2017
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


