	qsys_top u0 (
		.bmc_to_pcie_irq_generator_0_ext_irq_interface_irq_in                  (_connected_to_bmc_to_pcie_irq_generator_0_ext_irq_interface_irq_in_),                  //   input,   width = 2, bmc_to_pcie_irq_generator_0_ext_irq_interface.irq_in
		.pcie_irq_irq                                                          (_connected_to_pcie_irq_irq_),                                                          //  output,   width = 1,                                      pcie_irq.irq
		.pcie_to_bmc_irq_generator_0_ext_irq_interface_irq_in                  (_connected_to_pcie_to_bmc_irq_generator_0_ext_irq_interface_irq_in_),                  //   input,   width = 2, pcie_to_bmc_irq_generator_0_ext_irq_interface.irq_in
		.bmc_irq_irq                                                           (_connected_to_bmc_irq_irq_),                                                           //  output,   width = 1,                                       bmc_irq.irq
		.esram_0_iopll_lock_writeresponsevalid_n                               (_connected_to_esram_0_iopll_lock_writeresponsevalid_n_),                               //  output,   width = 1,                            esram_0_iopll_lock.writeresponsevalid_n
		.esram_0_refclk_clk                                                    (_connected_to_esram_0_refclk_clk_),                                                    //   input,   width = 1,                                esram_0_refclk.clk
		.pcie_user_clk_clk                                                     (_connected_to_pcie_user_clk_clk_),                                                     //  output,   width = 1,                                 pcie_user_clk.clk
		.processor_clock_crossing_bridge_s0_clk_clk                            (_connected_to_processor_clock_crossing_bridge_s0_clk_clk_),                            //   input,   width = 1,        processor_clock_crossing_bridge_s0_clk.clk
		.processor_clock_crossing_bridge_s0_reset_reset                        (_connected_to_processor_clock_crossing_bridge_s0_reset_reset_),                        //   input,   width = 1,      processor_clock_crossing_bridge_s0_reset.reset
		.processor_clock_crossing_bridge_s0_waitrequest                        (_connected_to_processor_clock_crossing_bridge_s0_waitrequest_),                        //  output,   width = 1,            processor_clock_crossing_bridge_s0.waitrequest
		.processor_clock_crossing_bridge_s0_readdata                           (_connected_to_processor_clock_crossing_bridge_s0_readdata_),                           //  output,  width = 32,                                              .readdata
		.processor_clock_crossing_bridge_s0_readdatavalid                      (_connected_to_processor_clock_crossing_bridge_s0_readdatavalid_),                      //  output,   width = 1,                                              .readdatavalid
		.processor_clock_crossing_bridge_s0_burstcount                         (_connected_to_processor_clock_crossing_bridge_s0_burstcount_),                         //   input,   width = 1,                                              .burstcount
		.processor_clock_crossing_bridge_s0_writedata                          (_connected_to_processor_clock_crossing_bridge_s0_writedata_),                          //   input,  width = 32,                                              .writedata
		.processor_clock_crossing_bridge_s0_address                            (_connected_to_processor_clock_crossing_bridge_s0_address_),                            //   input,  width = 18,                                              .address
		.processor_clock_crossing_bridge_s0_write                              (_connected_to_processor_clock_crossing_bridge_s0_write_),                              //   input,   width = 1,                                              .write
		.processor_clock_crossing_bridge_s0_read                               (_connected_to_processor_clock_crossing_bridge_s0_read_),                               //   input,   width = 1,                                              .read
		.processor_clock_crossing_bridge_s0_byteenable                         (_connected_to_processor_clock_crossing_bridge_s0_byteenable_),                         //   input,   width = 4,                                              .byteenable
		.processor_clock_crossing_bridge_s0_debugaccess                        (_connected_to_processor_clock_crossing_bridge_s0_debugaccess_),                        //   input,   width = 1,                                              .debugaccess
		.config_clk_clk                                                        (_connected_to_config_clk_clk_),                                                        //   input,   width = 1,                                    config_clk.clk
		.config_rstn_reset_n                                                   (_connected_to_config_rstn_reset_n_),                                                   //   input,   width = 1,                                   config_rstn.reset_n
		.avmm_master_waitrequest                                               (_connected_to_avmm_master_waitrequest_),                                               //   input,   width = 1,                                   avmm_master.waitrequest
		.avmm_master_readdata                                                  (_connected_to_avmm_master_readdata_),                                                  //   input,  width = 32,                                              .readdata
		.avmm_master_readdatavalid                                             (_connected_to_avmm_master_readdatavalid_),                                             //   input,   width = 1,                                              .readdatavalid
		.avmm_master_burstcount                                                (_connected_to_avmm_master_burstcount_),                                                //  output,   width = 1,                                              .burstcount
		.avmm_master_writedata                                                 (_connected_to_avmm_master_writedata_),                                                 //  output,  width = 32,                                              .writedata
		.avmm_master_address                                                   (_connected_to_avmm_master_address_),                                                   //  output,  width = 12,                                              .address
		.avmm_master_write                                                     (_connected_to_avmm_master_write_),                                                     //  output,   width = 1,                                              .write
		.avmm_master_read                                                      (_connected_to_avmm_master_read_),                                                      //  output,   width = 1,                                              .read
		.avmm_master_byteenable                                                (_connected_to_avmm_master_byteenable_),                                                //  output,   width = 4,                                              .byteenable
		.avmm_master_debugaccess                                               (_connected_to_avmm_master_debugaccess_),                                               //  output,   width = 1,                                              .debugaccess
		.pcie_refclk_clk                                                       (_connected_to_pcie_refclk_clk_),                                                       //   input,   width = 1,                                   pcie_refclk.clk
		.pcie_npor_npor                                                        (_connected_to_pcie_npor_npor_),                                                        //   input,   width = 1,                                     pcie_npor.npor
		.pcie_npor_pin_perst                                                   (_connected_to_pcie_npor_pin_perst_),                                                   //   input,   width = 1,                                              .pin_perst
		.qsys_top_pcie_s10_hip_avmm_gen3x16_ninit_done_ninit_done              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_ninit_done_ninit_done_),              //   input,   width = 1, qsys_top_pcie_s10_hip_avmm_gen3x16_ninit_done.ninit_done
		.qsys_top_pcie_s10_hip_avmm_gen3x16_flr_ctrl_flr_pf_done               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_flr_ctrl_flr_pf_done_),               //   input,   width = 1,   qsys_top_pcie_s10_hip_avmm_gen3x16_flr_ctrl.flr_pf_done
		.qsys_top_pcie_s10_hip_avmm_gen3x16_flr_ctrl_flr_pf_active             (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_flr_ctrl_flr_pf_active_),             //  output,   width = 1,                                              .flr_pf_active
		.pcie_hip_ctrl_simu_mode_pipe                                          (_connected_to_pcie_hip_ctrl_simu_mode_pipe_),                                          //   input,   width = 1,                                 pcie_hip_ctrl.simu_mode_pipe
		.pcie_hip_ctrl_test_in                                                 (_connected_to_pcie_hip_ctrl_test_in_),                                                 //   input,  width = 67,                                              .test_in
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_sim_pipe_pclk_in          (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_sim_pipe_pclk_in_),          //   input,   width = 1,   qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe.sim_pipe_pclk_in
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_sim_pipe_rate             (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_sim_pipe_rate_),             //  output,   width = 2,                                              .sim_pipe_rate
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_sim_ltssmstate            (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_sim_ltssmstate_),            //  output,   width = 6,                                              .sim_ltssmstate
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata0                   (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata0_),                   //  output,  width = 32,                                              .txdata0
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata1                   (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata1_),                   //  output,  width = 32,                                              .txdata1
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata2                   (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata2_),                   //  output,  width = 32,                                              .txdata2
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata3                   (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata3_),                   //  output,  width = 32,                                              .txdata3
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata4                   (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata4_),                   //  output,  width = 32,                                              .txdata4
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata5                   (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata5_),                   //  output,  width = 32,                                              .txdata5
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata6                   (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata6_),                   //  output,  width = 32,                                              .txdata6
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata7                   (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata7_),                   //  output,  width = 32,                                              .txdata7
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata8                   (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata8_),                   //  output,  width = 32,                                              .txdata8
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata9                   (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata9_),                   //  output,  width = 32,                                              .txdata9
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata10                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata10_),                  //  output,  width = 32,                                              .txdata10
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata11                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata11_),                  //  output,  width = 32,                                              .txdata11
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata12                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata12_),                  //  output,  width = 32,                                              .txdata12
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata13                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata13_),                  //  output,  width = 32,                                              .txdata13
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata14                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata14_),                  //  output,  width = 32,                                              .txdata14
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata15                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata15_),                  //  output,  width = 32,                                              .txdata15
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak0                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak0_),                  //  output,   width = 4,                                              .txdatak0
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak1                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak1_),                  //  output,   width = 4,                                              .txdatak1
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak2                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak2_),                  //  output,   width = 4,                                              .txdatak2
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak3                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak3_),                  //  output,   width = 4,                                              .txdatak3
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak4                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak4_),                  //  output,   width = 4,                                              .txdatak4
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak5                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak5_),                  //  output,   width = 4,                                              .txdatak5
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak6                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak6_),                  //  output,   width = 4,                                              .txdatak6
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak7                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak7_),                  //  output,   width = 4,                                              .txdatak7
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak8                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak8_),                  //  output,   width = 4,                                              .txdatak8
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak9                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak9_),                  //  output,   width = 4,                                              .txdatak9
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak10                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak10_),                 //  output,   width = 4,                                              .txdatak10
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak11                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak11_),                 //  output,   width = 4,                                              .txdatak11
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak12                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak12_),                 //  output,   width = 4,                                              .txdatak12
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak13                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak13_),                 //  output,   width = 4,                                              .txdatak13
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak14                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak14_),                 //  output,   width = 4,                                              .txdatak14
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak15                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak15_),                 //  output,   width = 4,                                              .txdatak15
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl0                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl0_),                  //  output,   width = 1,                                              .txcompl0
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl1                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl1_),                  //  output,   width = 1,                                              .txcompl1
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl2                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl2_),                  //  output,   width = 1,                                              .txcompl2
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl3                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl3_),                  //  output,   width = 1,                                              .txcompl3
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl4                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl4_),                  //  output,   width = 1,                                              .txcompl4
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl5                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl5_),                  //  output,   width = 1,                                              .txcompl5
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl6                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl6_),                  //  output,   width = 1,                                              .txcompl6
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl7                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl7_),                  //  output,   width = 1,                                              .txcompl7
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl8                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl8_),                  //  output,   width = 1,                                              .txcompl8
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl9                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl9_),                  //  output,   width = 1,                                              .txcompl9
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl10                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl10_),                 //  output,   width = 1,                                              .txcompl10
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl11                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl11_),                 //  output,   width = 1,                                              .txcompl11
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl12                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl12_),                 //  output,   width = 1,                                              .txcompl12
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl13                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl13_),                 //  output,   width = 1,                                              .txcompl13
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl14                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl14_),                 //  output,   width = 1,                                              .txcompl14
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl15                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl15_),                 //  output,   width = 1,                                              .txcompl15
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle0               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle0_),               //  output,   width = 1,                                              .txelecidle0
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle1               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle1_),               //  output,   width = 1,                                              .txelecidle1
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle2               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle2_),               //  output,   width = 1,                                              .txelecidle2
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle3               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle3_),               //  output,   width = 1,                                              .txelecidle3
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle4               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle4_),               //  output,   width = 1,                                              .txelecidle4
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle5               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle5_),               //  output,   width = 1,                                              .txelecidle5
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle6               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle6_),               //  output,   width = 1,                                              .txelecidle6
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle7               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle7_),               //  output,   width = 1,                                              .txelecidle7
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle8               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle8_),               //  output,   width = 1,                                              .txelecidle8
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle9               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle9_),               //  output,   width = 1,                                              .txelecidle9
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle10              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle10_),              //  output,   width = 1,                                              .txelecidle10
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle11              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle11_),              //  output,   width = 1,                                              .txelecidle11
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle12              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle12_),              //  output,   width = 1,                                              .txelecidle12
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle13              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle13_),              //  output,   width = 1,                                              .txelecidle13
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle14              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle14_),              //  output,   width = 1,                                              .txelecidle14
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle15              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle15_),              //  output,   width = 1,                                              .txelecidle15
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx0               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx0_),               //  output,   width = 1,                                              .txdetectrx0
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx1               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx1_),               //  output,   width = 1,                                              .txdetectrx1
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx2               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx2_),               //  output,   width = 1,                                              .txdetectrx2
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx3               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx3_),               //  output,   width = 1,                                              .txdetectrx3
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx4               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx4_),               //  output,   width = 1,                                              .txdetectrx4
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx5               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx5_),               //  output,   width = 1,                                              .txdetectrx5
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx6               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx6_),               //  output,   width = 1,                                              .txdetectrx6
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx7               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx7_),               //  output,   width = 1,                                              .txdetectrx7
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx8               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx8_),               //  output,   width = 1,                                              .txdetectrx8
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx9               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx9_),               //  output,   width = 1,                                              .txdetectrx9
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx10              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx10_),              //  output,   width = 1,                                              .txdetectrx10
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx11              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx11_),              //  output,   width = 1,                                              .txdetectrx11
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx12              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx12_),              //  output,   width = 1,                                              .txdetectrx12
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx13              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx13_),              //  output,   width = 1,                                              .txdetectrx13
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx14              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx14_),              //  output,   width = 1,                                              .txdetectrx14
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx15              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx15_),              //  output,   width = 1,                                              .txdetectrx15
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown0                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown0_),                //  output,   width = 2,                                              .powerdown0
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown1                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown1_),                //  output,   width = 2,                                              .powerdown1
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown2                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown2_),                //  output,   width = 2,                                              .powerdown2
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown3                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown3_),                //  output,   width = 2,                                              .powerdown3
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown4                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown4_),                //  output,   width = 2,                                              .powerdown4
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown5                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown5_),                //  output,   width = 2,                                              .powerdown5
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown6                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown6_),                //  output,   width = 2,                                              .powerdown6
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown7                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown7_),                //  output,   width = 2,                                              .powerdown7
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown8                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown8_),                //  output,   width = 2,                                              .powerdown8
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown9                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown9_),                //  output,   width = 2,                                              .powerdown9
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown10               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown10_),               //  output,   width = 2,                                              .powerdown10
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown11               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown11_),               //  output,   width = 2,                                              .powerdown11
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown12               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown12_),               //  output,   width = 2,                                              .powerdown12
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown13               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown13_),               //  output,   width = 2,                                              .powerdown13
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown14               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown14_),               //  output,   width = 2,                                              .powerdown14
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown15               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown15_),               //  output,   width = 2,                                              .powerdown15
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin0                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin0_),                 //  output,   width = 3,                                              .txmargin0
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin1                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin1_),                 //  output,   width = 3,                                              .txmargin1
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin2                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin2_),                 //  output,   width = 3,                                              .txmargin2
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin3                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin3_),                 //  output,   width = 3,                                              .txmargin3
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin4                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin4_),                 //  output,   width = 3,                                              .txmargin4
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin5                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin5_),                 //  output,   width = 3,                                              .txmargin5
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin6                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin6_),                 //  output,   width = 3,                                              .txmargin6
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin7                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin7_),                 //  output,   width = 3,                                              .txmargin7
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin8                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin8_),                 //  output,   width = 3,                                              .txmargin8
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin9                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin9_),                 //  output,   width = 3,                                              .txmargin9
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin10                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin10_),                //  output,   width = 3,                                              .txmargin10
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin11                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin11_),                //  output,   width = 3,                                              .txmargin11
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin12                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin12_),                //  output,   width = 3,                                              .txmargin12
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin13                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin13_),                //  output,   width = 3,                                              .txmargin13
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin14                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin14_),                //  output,   width = 3,                                              .txmargin14
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin15                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin15_),                //  output,   width = 3,                                              .txmargin15
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph0                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph0_),                 //  output,   width = 1,                                              .txdeemph0
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph1                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph1_),                 //  output,   width = 1,                                              .txdeemph1
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph2                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph2_),                 //  output,   width = 1,                                              .txdeemph2
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph3                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph3_),                 //  output,   width = 1,                                              .txdeemph3
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph4                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph4_),                 //  output,   width = 1,                                              .txdeemph4
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph5                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph5_),                 //  output,   width = 1,                                              .txdeemph5
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph6                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph6_),                 //  output,   width = 1,                                              .txdeemph6
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph7                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph7_),                 //  output,   width = 1,                                              .txdeemph7
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph8                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph8_),                 //  output,   width = 1,                                              .txdeemph8
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph9                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph9_),                 //  output,   width = 1,                                              .txdeemph9
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph10                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph10_),                //  output,   width = 1,                                              .txdeemph10
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph11                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph11_),                //  output,   width = 1,                                              .txdeemph11
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph12                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph12_),                //  output,   width = 1,                                              .txdeemph12
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph13                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph13_),                //  output,   width = 1,                                              .txdeemph13
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph14                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph14_),                //  output,   width = 1,                                              .txdeemph14
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph15                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph15_),                //  output,   width = 1,                                              .txdeemph15
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing0                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing0_),                  //  output,   width = 1,                                              .txswing0
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing1                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing1_),                  //  output,   width = 1,                                              .txswing1
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing2                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing2_),                  //  output,   width = 1,                                              .txswing2
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing3                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing3_),                  //  output,   width = 1,                                              .txswing3
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing4                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing4_),                  //  output,   width = 1,                                              .txswing4
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing5                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing5_),                  //  output,   width = 1,                                              .txswing5
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing6                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing6_),                  //  output,   width = 1,                                              .txswing6
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing7                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing7_),                  //  output,   width = 1,                                              .txswing7
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing8                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing8_),                  //  output,   width = 1,                                              .txswing8
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing9                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing9_),                  //  output,   width = 1,                                              .txswing9
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing10                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing10_),                 //  output,   width = 1,                                              .txswing10
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing11                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing11_),                 //  output,   width = 1,                                              .txswing11
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing12                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing12_),                 //  output,   width = 1,                                              .txswing12
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing13                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing13_),                 //  output,   width = 1,                                              .txswing13
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing14                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing14_),                 //  output,   width = 1,                                              .txswing14
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing15                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing15_),                 //  output,   width = 1,                                              .txswing15
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd0                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd0_),                 //  output,   width = 2,                                              .txsynchd0
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd1                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd1_),                 //  output,   width = 2,                                              .txsynchd1
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd2                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd2_),                 //  output,   width = 2,                                              .txsynchd2
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd3                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd3_),                 //  output,   width = 2,                                              .txsynchd3
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd4                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd4_),                 //  output,   width = 2,                                              .txsynchd4
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd5                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd5_),                 //  output,   width = 2,                                              .txsynchd5
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd6                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd6_),                 //  output,   width = 2,                                              .txsynchd6
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd7                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd7_),                 //  output,   width = 2,                                              .txsynchd7
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd8                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd8_),                 //  output,   width = 2,                                              .txsynchd8
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd9                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd9_),                 //  output,   width = 2,                                              .txsynchd9
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd10                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd10_),                //  output,   width = 2,                                              .txsynchd10
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd11                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd11_),                //  output,   width = 2,                                              .txsynchd11
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd12                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd12_),                //  output,   width = 2,                                              .txsynchd12
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd13                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd13_),                //  output,   width = 2,                                              .txsynchd13
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd14                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd14_),                //  output,   width = 2,                                              .txsynchd14
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd15                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd15_),                //  output,   width = 2,                                              .txsynchd15
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst0                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst0_),                  //  output,   width = 1,                                              .txblkst0
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst1                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst1_),                  //  output,   width = 1,                                              .txblkst1
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst2                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst2_),                  //  output,   width = 1,                                              .txblkst2
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst3                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst3_),                  //  output,   width = 1,                                              .txblkst3
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst4                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst4_),                  //  output,   width = 1,                                              .txblkst4
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst5                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst5_),                  //  output,   width = 1,                                              .txblkst5
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst6                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst6_),                  //  output,   width = 1,                                              .txblkst6
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst7                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst7_),                  //  output,   width = 1,                                              .txblkst7
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst8                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst8_),                  //  output,   width = 1,                                              .txblkst8
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst9                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst9_),                  //  output,   width = 1,                                              .txblkst9
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst10                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst10_),                 //  output,   width = 1,                                              .txblkst10
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst11                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst11_),                 //  output,   width = 1,                                              .txblkst11
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst12                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst12_),                 //  output,   width = 1,                                              .txblkst12
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst13                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst13_),                 //  output,   width = 1,                                              .txblkst13
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst14                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst14_),                 //  output,   width = 1,                                              .txblkst14
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst15                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst15_),                 //  output,   width = 1,                                              .txblkst15
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip0               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip0_),               //  output,   width = 1,                                              .txdataskip0
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip1               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip1_),               //  output,   width = 1,                                              .txdataskip1
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip2               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip2_),               //  output,   width = 1,                                              .txdataskip2
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip3               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip3_),               //  output,   width = 1,                                              .txdataskip3
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip4               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip4_),               //  output,   width = 1,                                              .txdataskip4
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip5               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip5_),               //  output,   width = 1,                                              .txdataskip5
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip6               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip6_),               //  output,   width = 1,                                              .txdataskip6
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip7               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip7_),               //  output,   width = 1,                                              .txdataskip7
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip8               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip8_),               //  output,   width = 1,                                              .txdataskip8
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip9               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip9_),               //  output,   width = 1,                                              .txdataskip9
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip10              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip10_),              //  output,   width = 1,                                              .txdataskip10
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip11              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip11_),              //  output,   width = 1,                                              .txdataskip11
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip12              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip12_),              //  output,   width = 1,                                              .txdataskip12
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip13              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip13_),              //  output,   width = 1,                                              .txdataskip13
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip14              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip14_),              //  output,   width = 1,                                              .txdataskip14
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip15              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip15_),              //  output,   width = 1,                                              .txdataskip15
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate0                     (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate0_),                     //  output,   width = 2,                                              .rate0
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate1                     (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate1_),                     //  output,   width = 2,                                              .rate1
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate2                     (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate2_),                     //  output,   width = 2,                                              .rate2
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate3                     (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate3_),                     //  output,   width = 2,                                              .rate3
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate4                     (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate4_),                     //  output,   width = 2,                                              .rate4
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate5                     (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate5_),                     //  output,   width = 2,                                              .rate5
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate6                     (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate6_),                     //  output,   width = 2,                                              .rate6
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate7                     (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate7_),                     //  output,   width = 2,                                              .rate7
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate8                     (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate8_),                     //  output,   width = 2,                                              .rate8
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate9                     (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate9_),                     //  output,   width = 2,                                              .rate9
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate10                    (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate10_),                    //  output,   width = 2,                                              .rate10
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate11                    (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate11_),                    //  output,   width = 2,                                              .rate11
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate12                    (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate12_),                    //  output,   width = 2,                                              .rate12
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate13                    (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate13_),                    //  output,   width = 2,                                              .rate13
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate14                    (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate14_),                    //  output,   width = 2,                                              .rate14
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate15                    (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate15_),                    //  output,   width = 2,                                              .rate15
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity0               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity0_),               //  output,   width = 1,                                              .rxpolarity0
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity1               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity1_),               //  output,   width = 1,                                              .rxpolarity1
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity2               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity2_),               //  output,   width = 1,                                              .rxpolarity2
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity3               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity3_),               //  output,   width = 1,                                              .rxpolarity3
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity4               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity4_),               //  output,   width = 1,                                              .rxpolarity4
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity5               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity5_),               //  output,   width = 1,                                              .rxpolarity5
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity6               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity6_),               //  output,   width = 1,                                              .rxpolarity6
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity7               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity7_),               //  output,   width = 1,                                              .rxpolarity7
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity8               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity8_),               //  output,   width = 1,                                              .rxpolarity8
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity9               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity9_),               //  output,   width = 1,                                              .rxpolarity9
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity10              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity10_),              //  output,   width = 1,                                              .rxpolarity10
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity11              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity11_),              //  output,   width = 1,                                              .rxpolarity11
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity12              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity12_),              //  output,   width = 1,                                              .rxpolarity12
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity13              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity13_),              //  output,   width = 1,                                              .rxpolarity13
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity14              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity14_),              //  output,   width = 1,                                              .rxpolarity14
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity15              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity15_),              //  output,   width = 1,                                              .rxpolarity15
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset0          (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset0_),          //  output,   width = 3,                                              .currentrxpreset0
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset1          (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset1_),          //  output,   width = 3,                                              .currentrxpreset1
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset2          (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset2_),          //  output,   width = 3,                                              .currentrxpreset2
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset3          (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset3_),          //  output,   width = 3,                                              .currentrxpreset3
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset4          (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset4_),          //  output,   width = 3,                                              .currentrxpreset4
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset5          (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset5_),          //  output,   width = 3,                                              .currentrxpreset5
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset6          (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset6_),          //  output,   width = 3,                                              .currentrxpreset6
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset7          (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset7_),          //  output,   width = 3,                                              .currentrxpreset7
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset8          (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset8_),          //  output,   width = 3,                                              .currentrxpreset8
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset9          (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset9_),          //  output,   width = 3,                                              .currentrxpreset9
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset10         (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset10_),         //  output,   width = 3,                                              .currentrxpreset10
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset11         (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset11_),         //  output,   width = 3,                                              .currentrxpreset11
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset12         (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset12_),         //  output,   width = 3,                                              .currentrxpreset12
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset13         (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset13_),         //  output,   width = 3,                                              .currentrxpreset13
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset14         (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset14_),         //  output,   width = 3,                                              .currentrxpreset14
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset15         (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset15_),         //  output,   width = 3,                                              .currentrxpreset15
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff0             (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff0_),             //  output,  width = 18,                                              .currentcoeff0
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff1             (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff1_),             //  output,  width = 18,                                              .currentcoeff1
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff2             (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff2_),             //  output,  width = 18,                                              .currentcoeff2
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff3             (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff3_),             //  output,  width = 18,                                              .currentcoeff3
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff4             (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff4_),             //  output,  width = 18,                                              .currentcoeff4
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff5             (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff5_),             //  output,  width = 18,                                              .currentcoeff5
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff6             (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff6_),             //  output,  width = 18,                                              .currentcoeff6
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff7             (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff7_),             //  output,  width = 18,                                              .currentcoeff7
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff8             (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff8_),             //  output,  width = 18,                                              .currentcoeff8
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff9             (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff9_),             //  output,  width = 18,                                              .currentcoeff9
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff10            (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff10_),            //  output,  width = 18,                                              .currentcoeff10
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff11            (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff11_),            //  output,  width = 18,                                              .currentcoeff11
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff12            (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff12_),            //  output,  width = 18,                                              .currentcoeff12
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff13            (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff13_),            //  output,  width = 18,                                              .currentcoeff13
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff14            (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff14_),            //  output,  width = 18,                                              .currentcoeff14
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff15            (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff15_),            //  output,  width = 18,                                              .currentcoeff15
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval0                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval0_),                 //  output,   width = 1,                                              .rxeqeval0
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval1                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval1_),                 //  output,   width = 1,                                              .rxeqeval1
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval2                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval2_),                 //  output,   width = 1,                                              .rxeqeval2
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval3                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval3_),                 //  output,   width = 1,                                              .rxeqeval3
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval4                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval4_),                 //  output,   width = 1,                                              .rxeqeval4
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval5                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval5_),                 //  output,   width = 1,                                              .rxeqeval5
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval6                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval6_),                 //  output,   width = 1,                                              .rxeqeval6
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval7                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval7_),                 //  output,   width = 1,                                              .rxeqeval7
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval8                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval8_),                 //  output,   width = 1,                                              .rxeqeval8
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval9                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval9_),                 //  output,   width = 1,                                              .rxeqeval9
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval10                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval10_),                //  output,   width = 1,                                              .rxeqeval10
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval11                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval11_),                //  output,   width = 1,                                              .rxeqeval11
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval12                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval12_),                //  output,   width = 1,                                              .rxeqeval12
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval13                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval13_),                //  output,   width = 1,                                              .rxeqeval13
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval14                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval14_),                //  output,   width = 1,                                              .rxeqeval14
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval15                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval15_),                //  output,   width = 1,                                              .rxeqeval15
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress0           (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress0_),           //  output,   width = 1,                                              .rxeqinprogress0
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress1           (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress1_),           //  output,   width = 1,                                              .rxeqinprogress1
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress2           (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress2_),           //  output,   width = 1,                                              .rxeqinprogress2
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress3           (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress3_),           //  output,   width = 1,                                              .rxeqinprogress3
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress4           (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress4_),           //  output,   width = 1,                                              .rxeqinprogress4
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress5           (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress5_),           //  output,   width = 1,                                              .rxeqinprogress5
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress6           (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress6_),           //  output,   width = 1,                                              .rxeqinprogress6
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress7           (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress7_),           //  output,   width = 1,                                              .rxeqinprogress7
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress8           (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress8_),           //  output,   width = 1,                                              .rxeqinprogress8
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress9           (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress9_),           //  output,   width = 1,                                              .rxeqinprogress9
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress10          (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress10_),          //  output,   width = 1,                                              .rxeqinprogress10
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress11          (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress11_),          //  output,   width = 1,                                              .rxeqinprogress11
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress12          (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress12_),          //  output,   width = 1,                                              .rxeqinprogress12
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress13          (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress13_),          //  output,   width = 1,                                              .rxeqinprogress13
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress14          (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress14_),          //  output,   width = 1,                                              .rxeqinprogress14
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress15          (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress15_),          //  output,   width = 1,                                              .rxeqinprogress15
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq0               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq0_),               //  output,   width = 1,                                              .invalidreq0
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq1               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq1_),               //  output,   width = 1,                                              .invalidreq1
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq2               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq2_),               //  output,   width = 1,                                              .invalidreq2
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq3               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq3_),               //  output,   width = 1,                                              .invalidreq3
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq4               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq4_),               //  output,   width = 1,                                              .invalidreq4
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq5               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq5_),               //  output,   width = 1,                                              .invalidreq5
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq6               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq6_),               //  output,   width = 1,                                              .invalidreq6
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq7               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq7_),               //  output,   width = 1,                                              .invalidreq7
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq8               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq8_),               //  output,   width = 1,                                              .invalidreq8
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq9               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq9_),               //  output,   width = 1,                                              .invalidreq9
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq10              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq10_),              //  output,   width = 1,                                              .invalidreq10
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq11              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq11_),              //  output,   width = 1,                                              .invalidreq11
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq12              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq12_),              //  output,   width = 1,                                              .invalidreq12
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq13              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq13_),              //  output,   width = 1,                                              .invalidreq13
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq14              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq14_),              //  output,   width = 1,                                              .invalidreq14
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq15              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq15_),              //  output,   width = 1,                                              .invalidreq15
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata0                   (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata0_),                   //   input,  width = 32,                                              .rxdata0
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata1                   (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata1_),                   //   input,  width = 32,                                              .rxdata1
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata2                   (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata2_),                   //   input,  width = 32,                                              .rxdata2
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata3                   (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata3_),                   //   input,  width = 32,                                              .rxdata3
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata4                   (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata4_),                   //   input,  width = 32,                                              .rxdata4
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata5                   (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata5_),                   //   input,  width = 32,                                              .rxdata5
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata6                   (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata6_),                   //   input,  width = 32,                                              .rxdata6
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata7                   (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata7_),                   //   input,  width = 32,                                              .rxdata7
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata8                   (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata8_),                   //   input,  width = 32,                                              .rxdata8
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata9                   (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata9_),                   //   input,  width = 32,                                              .rxdata9
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata10                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata10_),                  //   input,  width = 32,                                              .rxdata10
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata11                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata11_),                  //   input,  width = 32,                                              .rxdata11
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata12                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata12_),                  //   input,  width = 32,                                              .rxdata12
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata13                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata13_),                  //   input,  width = 32,                                              .rxdata13
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata14                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata14_),                  //   input,  width = 32,                                              .rxdata14
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata15                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata15_),                  //   input,  width = 32,                                              .rxdata15
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak0                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak0_),                  //   input,   width = 4,                                              .rxdatak0
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak1                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak1_),                  //   input,   width = 4,                                              .rxdatak1
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak2                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak2_),                  //   input,   width = 4,                                              .rxdatak2
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak3                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak3_),                  //   input,   width = 4,                                              .rxdatak3
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak4                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak4_),                  //   input,   width = 4,                                              .rxdatak4
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak5                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak5_),                  //   input,   width = 4,                                              .rxdatak5
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak6                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak6_),                  //   input,   width = 4,                                              .rxdatak6
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak7                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak7_),                  //   input,   width = 4,                                              .rxdatak7
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak8                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak8_),                  //   input,   width = 4,                                              .rxdatak8
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak9                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak9_),                  //   input,   width = 4,                                              .rxdatak9
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak10                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak10_),                 //   input,   width = 4,                                              .rxdatak10
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak11                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak11_),                 //   input,   width = 4,                                              .rxdatak11
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak12                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak12_),                 //   input,   width = 4,                                              .rxdatak12
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak13                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak13_),                 //   input,   width = 4,                                              .rxdatak13
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak14                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak14_),                 //   input,   width = 4,                                              .rxdatak14
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak15                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak15_),                 //   input,   width = 4,                                              .rxdatak15
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus0                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus0_),                //   input,   width = 1,                                              .phystatus0
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus1                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus1_),                //   input,   width = 1,                                              .phystatus1
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus2                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus2_),                //   input,   width = 1,                                              .phystatus2
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus3                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus3_),                //   input,   width = 1,                                              .phystatus3
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus4                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus4_),                //   input,   width = 1,                                              .phystatus4
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus5                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus5_),                //   input,   width = 1,                                              .phystatus5
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus6                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus6_),                //   input,   width = 1,                                              .phystatus6
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus7                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus7_),                //   input,   width = 1,                                              .phystatus7
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus8                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus8_),                //   input,   width = 1,                                              .phystatus8
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus9                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus9_),                //   input,   width = 1,                                              .phystatus9
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus10               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus10_),               //   input,   width = 1,                                              .phystatus10
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus11               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus11_),               //   input,   width = 1,                                              .phystatus11
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus12               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus12_),               //   input,   width = 1,                                              .phystatus12
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus13               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus13_),               //   input,   width = 1,                                              .phystatus13
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus14               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus14_),               //   input,   width = 1,                                              .phystatus14
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus15               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus15_),               //   input,   width = 1,                                              .phystatus15
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid0                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid0_),                  //   input,   width = 1,                                              .rxvalid0
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid1                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid1_),                  //   input,   width = 1,                                              .rxvalid1
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid2                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid2_),                  //   input,   width = 1,                                              .rxvalid2
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid3                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid3_),                  //   input,   width = 1,                                              .rxvalid3
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid4                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid4_),                  //   input,   width = 1,                                              .rxvalid4
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid5                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid5_),                  //   input,   width = 1,                                              .rxvalid5
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid6                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid6_),                  //   input,   width = 1,                                              .rxvalid6
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid7                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid7_),                  //   input,   width = 1,                                              .rxvalid7
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid8                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid8_),                  //   input,   width = 1,                                              .rxvalid8
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid9                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid9_),                  //   input,   width = 1,                                              .rxvalid9
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid10                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid10_),                 //   input,   width = 1,                                              .rxvalid10
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid11                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid11_),                 //   input,   width = 1,                                              .rxvalid11
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid12                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid12_),                 //   input,   width = 1,                                              .rxvalid12
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid13                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid13_),                 //   input,   width = 1,                                              .rxvalid13
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid14                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid14_),                 //   input,   width = 1,                                              .rxvalid14
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid15                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid15_),                 //   input,   width = 1,                                              .rxvalid15
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus0                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus0_),                 //   input,   width = 3,                                              .rxstatus0
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus1                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus1_),                 //   input,   width = 3,                                              .rxstatus1
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus2                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus2_),                 //   input,   width = 3,                                              .rxstatus2
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus3                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus3_),                 //   input,   width = 3,                                              .rxstatus3
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus4                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus4_),                 //   input,   width = 3,                                              .rxstatus4
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus5                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus5_),                 //   input,   width = 3,                                              .rxstatus5
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus6                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus6_),                 //   input,   width = 3,                                              .rxstatus6
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus7                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus7_),                 //   input,   width = 3,                                              .rxstatus7
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus8                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus8_),                 //   input,   width = 3,                                              .rxstatus8
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus9                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus9_),                 //   input,   width = 3,                                              .rxstatus9
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus10                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus10_),                //   input,   width = 3,                                              .rxstatus10
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus11                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus11_),                //   input,   width = 3,                                              .rxstatus11
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus12                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus12_),                //   input,   width = 3,                                              .rxstatus12
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus13                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus13_),                //   input,   width = 3,                                              .rxstatus13
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus14                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus14_),                //   input,   width = 3,                                              .rxstatus14
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus15                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus15_),                //   input,   width = 3,                                              .rxstatus15
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle0               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle0_),               //   input,   width = 1,                                              .rxelecidle0
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle1               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle1_),               //   input,   width = 1,                                              .rxelecidle1
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle2               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle2_),               //   input,   width = 1,                                              .rxelecidle2
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle3               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle3_),               //   input,   width = 1,                                              .rxelecidle3
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle4               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle4_),               //   input,   width = 1,                                              .rxelecidle4
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle5               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle5_),               //   input,   width = 1,                                              .rxelecidle5
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle6               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle6_),               //   input,   width = 1,                                              .rxelecidle6
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle7               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle7_),               //   input,   width = 1,                                              .rxelecidle7
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle8               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle8_),               //   input,   width = 1,                                              .rxelecidle8
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle9               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle9_),               //   input,   width = 1,                                              .rxelecidle9
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle10              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle10_),              //   input,   width = 1,                                              .rxelecidle10
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle11              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle11_),              //   input,   width = 1,                                              .rxelecidle11
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle12              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle12_),              //   input,   width = 1,                                              .rxelecidle12
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle13              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle13_),              //   input,   width = 1,                                              .rxelecidle13
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle14              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle14_),              //   input,   width = 1,                                              .rxelecidle14
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle15              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle15_),              //   input,   width = 1,                                              .rxelecidle15
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd0                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd0_),                 //   input,   width = 2,                                              .rxsynchd0
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd1                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd1_),                 //   input,   width = 2,                                              .rxsynchd1
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd2                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd2_),                 //   input,   width = 2,                                              .rxsynchd2
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd3                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd3_),                 //   input,   width = 2,                                              .rxsynchd3
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd4                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd4_),                 //   input,   width = 2,                                              .rxsynchd4
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd5                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd5_),                 //   input,   width = 2,                                              .rxsynchd5
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd6                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd6_),                 //   input,   width = 2,                                              .rxsynchd6
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd7                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd7_),                 //   input,   width = 2,                                              .rxsynchd7
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd8                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd8_),                 //   input,   width = 2,                                              .rxsynchd8
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd9                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd9_),                 //   input,   width = 2,                                              .rxsynchd9
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd10                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd10_),                //   input,   width = 2,                                              .rxsynchd10
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd11                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd11_),                //   input,   width = 2,                                              .rxsynchd11
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd12                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd12_),                //   input,   width = 2,                                              .rxsynchd12
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd13                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd13_),                //   input,   width = 2,                                              .rxsynchd13
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd14                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd14_),                //   input,   width = 2,                                              .rxsynchd14
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd15                (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd15_),                //   input,   width = 2,                                              .rxsynchd15
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst0                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst0_),                  //   input,   width = 1,                                              .rxblkst0
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst1                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst1_),                  //   input,   width = 1,                                              .rxblkst1
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst2                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst2_),                  //   input,   width = 1,                                              .rxblkst2
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst3                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst3_),                  //   input,   width = 1,                                              .rxblkst3
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst4                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst4_),                  //   input,   width = 1,                                              .rxblkst4
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst5                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst5_),                  //   input,   width = 1,                                              .rxblkst5
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst6                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst6_),                  //   input,   width = 1,                                              .rxblkst6
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst7                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst7_),                  //   input,   width = 1,                                              .rxblkst7
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst8                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst8_),                  //   input,   width = 1,                                              .rxblkst8
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst9                  (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst9_),                  //   input,   width = 1,                                              .rxblkst9
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst10                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst10_),                 //   input,   width = 1,                                              .rxblkst10
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst11                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst11_),                 //   input,   width = 1,                                              .rxblkst11
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst12                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst12_),                 //   input,   width = 1,                                              .rxblkst12
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst13                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst13_),                 //   input,   width = 1,                                              .rxblkst13
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst14                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst14_),                 //   input,   width = 1,                                              .rxblkst14
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst15                 (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst15_),                 //   input,   width = 1,                                              .rxblkst15
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip0               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip0_),               //   input,   width = 1,                                              .rxdataskip0
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip1               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip1_),               //   input,   width = 1,                                              .rxdataskip1
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip2               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip2_),               //   input,   width = 1,                                              .rxdataskip2
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip3               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip3_),               //   input,   width = 1,                                              .rxdataskip3
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip4               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip4_),               //   input,   width = 1,                                              .rxdataskip4
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip5               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip5_),               //   input,   width = 1,                                              .rxdataskip5
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip6               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip6_),               //   input,   width = 1,                                              .rxdataskip6
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip7               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip7_),               //   input,   width = 1,                                              .rxdataskip7
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip8               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip8_),               //   input,   width = 1,                                              .rxdataskip8
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip9               (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip9_),               //   input,   width = 1,                                              .rxdataskip9
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip10              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip10_),              //   input,   width = 1,                                              .rxdataskip10
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip11              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip11_),              //   input,   width = 1,                                              .rxdataskip11
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip12              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip12_),              //   input,   width = 1,                                              .rxdataskip12
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip13              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip13_),              //   input,   width = 1,                                              .rxdataskip13
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip14              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip14_),              //   input,   width = 1,                                              .rxdataskip14
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip15              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip15_),              //   input,   width = 1,                                              .rxdataskip15
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback0              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback0_),              //   input,   width = 6,                                              .dirfeedback0
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback1              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback1_),              //   input,   width = 6,                                              .dirfeedback1
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback2              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback2_),              //   input,   width = 6,                                              .dirfeedback2
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback3              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback3_),              //   input,   width = 6,                                              .dirfeedback3
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback4              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback4_),              //   input,   width = 6,                                              .dirfeedback4
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback5              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback5_),              //   input,   width = 6,                                              .dirfeedback5
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback6              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback6_),              //   input,   width = 6,                                              .dirfeedback6
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback7              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback7_),              //   input,   width = 6,                                              .dirfeedback7
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback8              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback8_),              //   input,   width = 6,                                              .dirfeedback8
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback9              (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback9_),              //   input,   width = 6,                                              .dirfeedback9
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback10             (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback10_),             //   input,   width = 6,                                              .dirfeedback10
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback11             (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback11_),             //   input,   width = 6,                                              .dirfeedback11
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback12             (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback12_),             //   input,   width = 6,                                              .dirfeedback12
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback13             (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback13_),             //   input,   width = 6,                                              .dirfeedback13
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback14             (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback14_),             //   input,   width = 6,                                              .dirfeedback14
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback15             (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback15_),             //   input,   width = 6,                                              .dirfeedback15
		.qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_sim_pipe_mask_tx_pll_lock (_connected_to_qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_sim_pipe_mask_tx_pll_lock_), //   input,   width = 1,                                              .sim_pipe_mask_tx_pll_lock
		.pcie_serial_rx_in0                                                    (_connected_to_pcie_serial_rx_in0_),                                                    //   input,   width = 1,                                   pcie_serial.rx_in0
		.pcie_serial_rx_in1                                                    (_connected_to_pcie_serial_rx_in1_),                                                    //   input,   width = 1,                                              .rx_in1
		.pcie_serial_rx_in2                                                    (_connected_to_pcie_serial_rx_in2_),                                                    //   input,   width = 1,                                              .rx_in2
		.pcie_serial_rx_in3                                                    (_connected_to_pcie_serial_rx_in3_),                                                    //   input,   width = 1,                                              .rx_in3
		.pcie_serial_rx_in4                                                    (_connected_to_pcie_serial_rx_in4_),                                                    //   input,   width = 1,                                              .rx_in4
		.pcie_serial_rx_in5                                                    (_connected_to_pcie_serial_rx_in5_),                                                    //   input,   width = 1,                                              .rx_in5
		.pcie_serial_rx_in6                                                    (_connected_to_pcie_serial_rx_in6_),                                                    //   input,   width = 1,                                              .rx_in6
		.pcie_serial_rx_in7                                                    (_connected_to_pcie_serial_rx_in7_),                                                    //   input,   width = 1,                                              .rx_in7
		.pcie_serial_rx_in8                                                    (_connected_to_pcie_serial_rx_in8_),                                                    //   input,   width = 1,                                              .rx_in8
		.pcie_serial_rx_in9                                                    (_connected_to_pcie_serial_rx_in9_),                                                    //   input,   width = 1,                                              .rx_in9
		.pcie_serial_rx_in10                                                   (_connected_to_pcie_serial_rx_in10_),                                                   //   input,   width = 1,                                              .rx_in10
		.pcie_serial_rx_in11                                                   (_connected_to_pcie_serial_rx_in11_),                                                   //   input,   width = 1,                                              .rx_in11
		.pcie_serial_rx_in12                                                   (_connected_to_pcie_serial_rx_in12_),                                                   //   input,   width = 1,                                              .rx_in12
		.pcie_serial_rx_in13                                                   (_connected_to_pcie_serial_rx_in13_),                                                   //   input,   width = 1,                                              .rx_in13
		.pcie_serial_rx_in14                                                   (_connected_to_pcie_serial_rx_in14_),                                                   //   input,   width = 1,                                              .rx_in14
		.pcie_serial_rx_in15                                                   (_connected_to_pcie_serial_rx_in15_),                                                   //   input,   width = 1,                                              .rx_in15
		.pcie_serial_tx_out0                                                   (_connected_to_pcie_serial_tx_out0_),                                                   //  output,   width = 1,                                              .tx_out0
		.pcie_serial_tx_out1                                                   (_connected_to_pcie_serial_tx_out1_),                                                   //  output,   width = 1,                                              .tx_out1
		.pcie_serial_tx_out2                                                   (_connected_to_pcie_serial_tx_out2_),                                                   //  output,   width = 1,                                              .tx_out2
		.pcie_serial_tx_out3                                                   (_connected_to_pcie_serial_tx_out3_),                                                   //  output,   width = 1,                                              .tx_out3
		.pcie_serial_tx_out4                                                   (_connected_to_pcie_serial_tx_out4_),                                                   //  output,   width = 1,                                              .tx_out4
		.pcie_serial_tx_out5                                                   (_connected_to_pcie_serial_tx_out5_),                                                   //  output,   width = 1,                                              .tx_out5
		.pcie_serial_tx_out6                                                   (_connected_to_pcie_serial_tx_out6_),                                                   //  output,   width = 1,                                              .tx_out6
		.pcie_serial_tx_out7                                                   (_connected_to_pcie_serial_tx_out7_),                                                   //  output,   width = 1,                                              .tx_out7
		.pcie_serial_tx_out8                                                   (_connected_to_pcie_serial_tx_out8_),                                                   //  output,   width = 1,                                              .tx_out8
		.pcie_serial_tx_out9                                                   (_connected_to_pcie_serial_tx_out9_),                                                   //  output,   width = 1,                                              .tx_out9
		.pcie_serial_tx_out10                                                  (_connected_to_pcie_serial_tx_out10_),                                                  //  output,   width = 1,                                              .tx_out10
		.pcie_serial_tx_out11                                                  (_connected_to_pcie_serial_tx_out11_),                                                  //  output,   width = 1,                                              .tx_out11
		.pcie_serial_tx_out12                                                  (_connected_to_pcie_serial_tx_out12_),                                                  //  output,   width = 1,                                              .tx_out12
		.pcie_serial_tx_out13                                                  (_connected_to_pcie_serial_tx_out13_),                                                  //  output,   width = 1,                                              .tx_out13
		.pcie_serial_tx_out14                                                  (_connected_to_pcie_serial_tx_out14_),                                                  //  output,   width = 1,                                              .tx_out14
		.pcie_serial_tx_out15                                                  (_connected_to_pcie_serial_tx_out15_),                                                  //  output,   width = 1,                                              .tx_out15
		.spi_mosi_to_the_spislave_inst_for_spichain                            (_connected_to_spi_mosi_to_the_spislave_inst_for_spichain_),                            //   input,   width = 1,                                           spi.mosi_to_the_spislave_inst_for_spichain
		.spi_nss_to_the_spislave_inst_for_spichain                             (_connected_to_spi_nss_to_the_spislave_inst_for_spichain_),                             //   input,   width = 1,                                              .nss_to_the_spislave_inst_for_spichain
		.spi_sclk_to_the_spislave_inst_for_spichain                            (_connected_to_spi_sclk_to_the_spislave_inst_for_spichain_),                            //   input,   width = 1,                                              .sclk_to_the_spislave_inst_for_spichain
		.spi_miso_to_and_from_the_spislave_inst_for_spichain                   (_connected_to_spi_miso_to_and_from_the_spislave_inst_for_spichain_),                   //   inout,   width = 1,                                              .miso_to_and_from_the_spislave_inst_for_spichain
		.pcie_user_rst_reset                                                   (_connected_to_pcie_user_rst_reset_),                                                   //  output,   width = 1,                                 pcie_user_rst.reset
		.system_arbiter_0_hps_gp_if_gp_out                                     (_connected_to_system_arbiter_0_hps_gp_if_gp_out_),                                     //   input,  width = 32,                    system_arbiter_0_hps_gp_if.gp_out
		.system_arbiter_0_hps_gp_if_gp_in                                      (_connected_to_system_arbiter_0_hps_gp_if_gp_in_),                                      //  output,  width = 32,                                              .gp_in
		.conf_d_conf_d                                                         (_connected_to_conf_d_conf_d_),                                                         //   inout,   width = 8,                                        conf_d.conf_d
		.soft_recfg_req_n_soft_reconfigure_req_n                               (_connected_to_soft_recfg_req_n_soft_reconfigure_req_n_),                               //  output,   width = 1,                              soft_recfg_req_n.soft_reconfigure_req_n
		.conf_c_out_conf_c_out                                                 (_connected_to_conf_c_out_conf_c_out_),                                                 //  output,   width = 4,                                    conf_c_out.conf_c_out
		.conf_c_in_conf_c_in                                                   (_connected_to_conf_c_in_conf_c_in_)                                                    //   input,   width = 4,                                     conf_c_in.conf_c_in
	);

