

================================================================
== Vivado HLS Report for 'merge'
================================================================
* Date:           Thu Mar  1 10:51:46 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        RTL_mergesort.prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.36|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    8|   41|    8|   41|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+--------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- MERGE_WHILE  |    1|    9|         1|          -|          -|  1 ~ 9 |    no    |
        |- MERGE_FOR1   |    0|    9|         1|          -|          -|  0 ~ 9 |    no    |
        |- MERGE_FOR2   |    0|    5|         1|          -|          -|  0 ~ 5 |    no    |
        |- MERGE_FOR3   |    4|   20|         2|          -|          -| 2 ~ 10 |    no    |
        +---------------+-----+-----+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (tmp_s)
	3  / (!tmp_s)
3 --> 
	3  / (!tmp_2 & !tmp_10) | (tmp_2 & !tmp_7)
	4  / (!tmp_2 & tmp_10) | (tmp_2 & tmp_7)
4 --> 
	5  / (!tmp_16)
5 --> 
	4  / true
* FSM state operations: 

 <State 1>: 5.38ns
ST_1: p_0 (25)  [1/1] 0.00ns
:0  %p_0 = alloca i64

ST_1: i2_1 (26)  [1/1] 0.00ns
:1  %i2_1 = alloca i64

ST_1: arr_9_read_1 (27)  [1/1] 0.00ns
:2  %arr_9_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %arr_9_read)

ST_1: arr_8_read_1 (28)  [1/1] 0.00ns
:3  %arr_8_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %arr_8_read)

ST_1: arr_7_read_1 (29)  [1/1] 0.00ns
:4  %arr_7_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %arr_7_read)

ST_1: arr_6_read_1 (30)  [1/1] 0.00ns
:5  %arr_6_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %arr_6_read)

ST_1: arr_5_read_1 (31)  [1/1] 0.00ns
:6  %arr_5_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %arr_5_read)

ST_1: arr_4_read_1 (32)  [1/1] 0.00ns
:7  %arr_4_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %arr_4_read)

ST_1: arr_3_read_1 (33)  [1/1] 0.00ns
:8  %arr_3_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %arr_3_read)

ST_1: arr_2_read_1 (34)  [1/1] 0.00ns
:9  %arr_2_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %arr_2_read)

ST_1: arr_1_read_1 (35)  [1/1] 0.00ns
:10  %arr_1_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %arr_1_read)

ST_1: arr_0_read_1 (36)  [1/1] 0.00ns
:11  %arr_0_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %arr_0_read)

ST_1: f2_read (37)  [1/1] 0.00ns
:12  %f2_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %f2)

ST_1: f1_read (38)  [1/1] 0.00ns
:13  %f1_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %f1)

ST_1: i1_read (39)  [1/1] 0.00ns
:14  %i1_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %i1)

ST_1: x (40)  [1/1] 2.32ns  loc: RTL_mergesort.prj/solution1/mergesort.c:8
:15  %x = alloca [10 x i64], align 16

ST_1: i2 (41)  [1/1] 3.79ns  loc: RTL_mergesort.prj/solution1/mergesort.c:9
:16  %i2 = add nsw i64 %f1_read, 1

ST_1: StgValue_23 (42)  [1/1] 1.59ns  loc: RTL_mergesort.prj/solution1/mergesort.c:9
:17  store i64 %i2, i64* %i2_1

ST_1: StgValue_24 (43)  [1/1] 1.59ns  loc: RTL_mergesort.prj/solution1/mergesort.c:6
:18  store i64 %i1_read, i64* %p_0

ST_1: StgValue_25 (44)  [1/1] 1.59ns  loc: RTL_mergesort.prj/solution1/mergesort.c:13
:19  br label %1


 <State 2>: 6.36ns
ST_2: i (46)  [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %i_1, %5 ]

ST_2: p_0_load (47)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:16
:1  %p_0_load = load i64* %p_0

ST_2: i2_1_load (48)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:18
:2  %i2_1_load = load i64* %i2_1

ST_2: i_cast (49)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:13
:3  %i_cast = zext i4 %i to i64

ST_2: slt (50)  [1/1] 3.73ns  loc: RTL_mergesort.prj/solution1/mergesort.c:13
:4  %slt = icmp slt i64 %f2_read, %i2_1_load

ST_2: rev (51)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:13 (grouped into LUT with out node tmp_s)
:5  %rev = xor i1 %slt, true

ST_2: slt1 (52)  [1/1] 3.73ns  loc: RTL_mergesort.prj/solution1/mergesort.c:13
:6  %slt1 = icmp slt i64 %f1_read, %p_0_load

ST_2: rev1 (53)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:13 (grouped into LUT with out node tmp_s)
:7  %rev1 = xor i1 %slt1, true

ST_2: tmp_s (54)  [1/1] 2.07ns  loc: RTL_mergesort.prj/solution1/mergesort.c:13 (out node of the LUT)
:8  %tmp_s = and i1 %rev, %rev1

ST_2: i_1 (55)  [1/1] 2.35ns  loc: RTL_mergesort.prj/solution1/mergesort.c:16
:9  %i_1 = add i4 %i, 1

ST_2: StgValue_36 (56)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:13
:10  br i1 %tmp_s, label %2, label %6

ST_2: StgValue_37 (58)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:14
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind

ST_2: tmp_3 (59)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:14
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)

ST_2: StgValue_39 (60)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:15
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 9, i32 5, [1 x i8]* @p_str1) nounwind

ST_2: tmp (61)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:16
:3  %tmp = trunc i64 %p_0_load to i4

ST_2: tmp_4 (62)  [1/1] 2.63ns  loc: RTL_mergesort.prj/solution1/mergesort.c:16
:4  %tmp_4 = call i64 @_ssdm_op_Mux.ap_auto.10i64.i4(i64 %arr_0_read_1, i64 %arr_1_read_1, i64 %arr_2_read_1, i64 %arr_3_read_1, i64 %arr_4_read_1, i64 %arr_5_read_1, i64 %arr_6_read_1, i64 %arr_7_read_1, i64 %arr_8_read_1, i64 %arr_9_read_1, i4 %tmp)

ST_2: tmp_13 (63)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:18
:5  %tmp_13 = trunc i64 %i2_1_load to i4

ST_2: tmp_18 (64)  [1/1] 2.63ns  loc: RTL_mergesort.prj/solution1/mergesort.c:18
:6  %tmp_18 = call i64 @_ssdm_op_Mux.ap_auto.10i64.i4(i64 %arr_0_read_1, i64 %arr_1_read_1, i64 %arr_2_read_1, i64 %arr_3_read_1, i64 %arr_4_read_1, i64 %arr_5_read_1, i64 %arr_6_read_1, i64 %arr_7_read_1, i64 %arr_8_read_1, i64 %arr_9_read_1, i4 %tmp_13)

ST_2: tmp_1 (65)  [1/1] 3.73ns  loc: RTL_mergesort.prj/solution1/mergesort.c:15
:7  %tmp_1 = icmp sgt i64 %tmp_4, %tmp_18

ST_2: StgValue_45 (66)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:15
:8  br i1 %tmp_1, label %4, label %3

ST_2: i1_assign (68)  [1/1] 3.79ns  loc: RTL_mergesort.prj/solution1/mergesort.c:16
:0  %i1_assign = add nsw i64 %p_0_load, 1

ST_2: x_addr_1 (69)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:16
:1  %x_addr_1 = getelementptr inbounds [10 x i64]* %x, i64 0, i64 %i_cast

ST_2: StgValue_48 (70)  [1/1] 2.32ns  loc: RTL_mergesort.prj/solution1/mergesort.c:16
:2  store i64 %tmp_4, i64* %x_addr_1, align 8

ST_2: StgValue_49 (71)  [1/1] 1.59ns  loc: RTL_mergesort.prj/solution1/mergesort.c:16
:3  store i64 %i1_assign, i64* %p_0

ST_2: StgValue_50 (72)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:16
:4  br label %5

ST_2: i2_2 (74)  [1/1] 3.79ns  loc: RTL_mergesort.prj/solution1/mergesort.c:18
:0  %i2_2 = add nsw i64 %i2_1_load, 1

ST_2: x_addr (75)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:18
:1  %x_addr = getelementptr inbounds [10 x i64]* %x, i64 0, i64 %i_cast

ST_2: StgValue_53 (76)  [1/1] 2.32ns  loc: RTL_mergesort.prj/solution1/mergesort.c:18
:2  store i64 %tmp_18, i64* %x_addr, align 8

ST_2: StgValue_54 (77)  [1/1] 1.59ns  loc: RTL_mergesort.prj/solution1/mergesort.c:18
:3  store i64 %i2_2, i64* %i2_1

ST_2: StgValue_55 (78)  [1/1] 0.00ns
:4  br label %5

ST_2: empty (80)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:19
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_3)

ST_2: StgValue_57 (81)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:19
:1  br label %1

ST_2: tmp_2 (83)  [1/1] 3.73ns  loc: RTL_mergesort.prj/solution1/mergesort.c:21
:0  %tmp_2 = icmp sgt i64 %p_0_load, %f1_read

ST_2: StgValue_59 (84)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:21
:1  br i1 %tmp_2, label %10, label %7

ST_2: tmp_20 (86)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:24
:0  %tmp_20 = trunc i64 %p_0_load to i8

ST_2: StgValue_61 (87)  [1/1] 1.59ns  loc: RTL_mergesort.prj/solution1/mergesort.c:24
:1  br label %8

ST_2: tmp_19 (109)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:29
:0  %tmp_19 = trunc i64 %i2_1_load to i8

ST_2: StgValue_63 (110)  [1/1] 1.59ns  loc: RTL_mergesort.prj/solution1/mergesort.c:29
:1  br label %11


 <State 3>: 4.95ns
ST_3: tmp_8 (89)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:24
:0  %tmp_8 = phi i8 [ %tmp_20, %7 ], [ %tmp_12, %9 ]

ST_3: i_2 (90)  [1/1] 0.00ns
:1  %i_2 = phi i64 [ %i_cast, %7 ], [ %i_6, %9 ]

ST_3: tmp_9 (91)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:24
:2  %tmp_9 = sext i8 %tmp_8 to i64

ST_3: tmp_10 (92)  [1/1] 3.73ns  loc: RTL_mergesort.prj/solution1/mergesort.c:24
:3  %tmp_10 = icmp sgt i64 %tmp_9, %f1_read

ST_3: StgValue_68 (93)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:24
:4  br i1 %tmp_10, label %.loopexit.loopexit46, label %9

ST_3: StgValue_69 (95)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:25
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind

ST_3: tmp_23 (96)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:25
:1  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str2)

ST_3: StgValue_71 (97)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:26
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 9, i32 4, [1 x i8]* @p_str1) nounwind

ST_3: tmp_27 (98)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:24
:3  %tmp_27 = trunc i8 %tmp_8 to i4

ST_3: tmp_24 (99)  [1/1] 2.63ns  loc: RTL_mergesort.prj/solution1/mergesort.c:24
:4  %tmp_24 = call i64 @_ssdm_op_Mux.ap_auto.10i64.i4(i64 %arr_0_read_1, i64 %arr_1_read_1, i64 %arr_2_read_1, i64 %arr_3_read_1, i64 %arr_4_read_1, i64 %arr_5_read_1, i64 %arr_6_read_1, i64 %arr_7_read_1, i64 %arr_8_read_1, i64 %arr_9_read_1, i4 %tmp_27)

ST_3: i_6 (100)  [1/1] 3.79ns  loc: RTL_mergesort.prj/solution1/mergesort.c:25
:5  %i_6 = add nsw i64 1, %i_2

ST_3: x_addr_3 (101)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:25
:6  %x_addr_3 = getelementptr inbounds [10 x i64]* %x, i64 0, i64 %i_2

ST_3: StgValue_76 (102)  [1/1] 2.32ns  loc: RTL_mergesort.prj/solution1/mergesort.c:25
:7  store i64 %tmp_24, i64* %x_addr_3, align 8

ST_3: empty_4 (103)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:25
:8  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str2, i32 %tmp_23)

ST_3: tmp_12 (104)  [1/1] 2.32ns  loc: RTL_mergesort.prj/solution1/mergesort.c:24
:9  %tmp_12 = add i8 1, %tmp_8

ST_3: StgValue_79 (105)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:24
:10  br label %8

ST_3: StgValue_80 (107)  [1/1] 0.00ns
.loopexit.loopexit46:0  br label %.loopexit

ST_3: tmp_5 (112)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:29
:0  %tmp_5 = phi i8 [ %tmp_19, %10 ], [ %tmp_11, %12 ]

ST_3: i_3 (113)  [1/1] 0.00ns
:1  %i_3 = phi i64 [ %i_cast, %10 ], [ %i_5, %12 ]

ST_3: tmp_6 (114)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:29
:2  %tmp_6 = sext i8 %tmp_5 to i64

ST_3: tmp_7 (115)  [1/1] 3.73ns  loc: RTL_mergesort.prj/solution1/mergesort.c:29
:3  %tmp_7 = icmp sgt i64 %tmp_6, %f2_read

ST_3: StgValue_85 (116)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:29
:4  br i1 %tmp_7, label %.loopexit.loopexit, label %12

ST_3: StgValue_86 (118)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:30
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind

ST_3: tmp_21 (119)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:30
:1  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3)

ST_3: StgValue_88 (120)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:31
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 5, i32 2, [1 x i8]* @p_str1) nounwind

ST_3: tmp_26 (121)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:29
:3  %tmp_26 = trunc i8 %tmp_5 to i4

ST_3: tmp_22 (122)  [1/1] 2.63ns  loc: RTL_mergesort.prj/solution1/mergesort.c:29
:4  %tmp_22 = call i64 @_ssdm_op_Mux.ap_auto.10i64.i4(i64 %arr_0_read_1, i64 %arr_1_read_1, i64 %arr_2_read_1, i64 %arr_3_read_1, i64 %arr_4_read_1, i64 %arr_5_read_1, i64 %arr_6_read_1, i64 %arr_7_read_1, i64 %arr_8_read_1, i64 %arr_9_read_1, i4 %tmp_26)

ST_3: i_5 (123)  [1/1] 3.79ns  loc: RTL_mergesort.prj/solution1/mergesort.c:30
:5  %i_5 = add nsw i64 1, %i_3

ST_3: x_addr_2 (124)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:30
:6  %x_addr_2 = getelementptr inbounds [10 x i64]* %x, i64 0, i64 %i_3

ST_3: StgValue_93 (125)  [1/1] 2.32ns  loc: RTL_mergesort.prj/solution1/mergesort.c:30
:7  store i64 %tmp_22, i64* %x_addr_2, align 8

ST_3: empty_5 (126)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:30
:8  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_21)

ST_3: tmp_11 (127)  [1/1] 2.32ns  loc: RTL_mergesort.prj/solution1/mergesort.c:29
:9  %tmp_11 = add i8 1, %tmp_5

ST_3: StgValue_96 (128)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:29
:10  br label %11

ST_3: StgValue_97 (130)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit

ST_3: tmp_28 (132)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:34
.loopexit:0  %tmp_28 = trunc i64 %i1_read to i8

ST_3: StgValue_99 (133)  [1/1] 1.59ns  loc: RTL_mergesort.prj/solution1/mergesort.c:34
.loopexit:1  br label %13


 <State 4>: 3.79ns
ST_4: tmp_14 (135)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:34
:0  %tmp_14 = phi i8 [ %tmp_28, %.loopexit ], [ %tmp_17, %15 ]

ST_4: i_4 (136)  [1/1] 0.00ns
:1  %i_4 = phi i64 [ 0, %.loopexit ], [ %i_7, %15 ]

ST_4: tmp_15 (137)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:34
:2  %tmp_15 = sext i8 %tmp_14 to i64

ST_4: tmp_16 (138)  [1/1] 3.73ns  loc: RTL_mergesort.prj/solution1/mergesort.c:34
:3  %tmp_16 = icmp sgt i64 %tmp_15, %f2_read

ST_4: i_7 (139)  [1/1] 3.79ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
:4  %i_7 = add nsw i64 %i_4, 1

ST_4: StgValue_105 (140)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:34
:5  br i1 %tmp_16, label %16, label %14

ST_4: x_addr_4 (145)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
:3  %x_addr_4 = getelementptr inbounds [10 x i64]* %x, i64 0, i64 %i_4

ST_4: x_load (146)  [2/2] 2.32ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
:4  %x_load = load i64* %x_addr_4, align 8

ST_4: StgValue_108 (184)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:34
:0  store i8 %tmp_14, i8* @h, align 1

ST_4: StgValue_109 (185)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:36
:1  ret void


 <State 5>: 3.31ns
ST_5: StgValue_110 (142)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind

ST_5: tmp_25 (143)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
:1  %tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4)

ST_5: StgValue_112 (144)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:36
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 2, i32 10, i32 5, [1 x i8]* @p_str1) nounwind

ST_5: x_load (146)  [1/2] 2.32ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
:4  %x_load = load i64* %x_addr_4, align 8

ST_5: tmp_29 (147)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:34
:5  %tmp_29 = trunc i8 %tmp_14 to i4

ST_5: StgValue_115 (148)  [1/1] 3.31ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
:6  switch i4 %tmp_29, label %branch9 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
  ]

ST_5: StgValue_116 (150)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
branch8:0  call void @_ssdm_op_Write.ap_auto.i64P(i64* %arr_8, i64 %x_load)

ST_5: StgValue_117 (151)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
branch8:1  br label %15

ST_5: StgValue_118 (153)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
branch7:0  call void @_ssdm_op_Write.ap_auto.i64P(i64* %arr_7, i64 %x_load)

ST_5: StgValue_119 (154)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
branch7:1  br label %15

ST_5: StgValue_120 (156)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
branch6:0  call void @_ssdm_op_Write.ap_auto.i64P(i64* %arr_6, i64 %x_load)

ST_5: StgValue_121 (157)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
branch6:1  br label %15

ST_5: StgValue_122 (159)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
branch5:0  call void @_ssdm_op_Write.ap_auto.i64P(i64* %arr_5, i64 %x_load)

ST_5: StgValue_123 (160)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
branch5:1  br label %15

ST_5: StgValue_124 (162)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
branch4:0  call void @_ssdm_op_Write.ap_auto.i64P(i64* %arr_4, i64 %x_load)

ST_5: StgValue_125 (163)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
branch4:1  br label %15

ST_5: StgValue_126 (165)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
branch3:0  call void @_ssdm_op_Write.ap_auto.i64P(i64* %arr_3, i64 %x_load)

ST_5: StgValue_127 (166)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
branch3:1  br label %15

ST_5: StgValue_128 (168)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
branch2:0  call void @_ssdm_op_Write.ap_auto.i64P(i64* %arr_2, i64 %x_load)

ST_5: StgValue_129 (169)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
branch2:1  br label %15

ST_5: StgValue_130 (171)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
branch1:0  call void @_ssdm_op_Write.ap_auto.i64P(i64* %arr_1, i64 %x_load)

ST_5: StgValue_131 (172)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
branch1:1  br label %15

ST_5: StgValue_132 (174)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
branch0:0  call void @_ssdm_op_Write.ap_auto.i64P(i64* %arr_0, i64 %x_load)

ST_5: StgValue_133 (175)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
branch0:1  br label %15

ST_5: StgValue_134 (177)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
branch9:0  call void @_ssdm_op_Write.ap_auto.i64P(i64* %arr_9, i64 %x_load)

ST_5: StgValue_135 (178)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
branch9:1  br label %15

ST_5: empty_6 (180)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
:0  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_25)

ST_5: tmp_17 (181)  [1/1] 2.32ns  loc: RTL_mergesort.prj/solution1/mergesort.c:34
:1  %tmp_17 = add i8 %tmp_14, 1

ST_5: StgValue_138 (182)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:34
:2  br label %13



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_4_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_5_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_6_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_7_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_8_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_9_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ h]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_0          (alloca           ) [ 011000]
i2_1         (alloca           ) [ 011000]
arr_9_read_1 (read             ) [ 001100]
arr_8_read_1 (read             ) [ 001100]
arr_7_read_1 (read             ) [ 001100]
arr_6_read_1 (read             ) [ 001100]
arr_5_read_1 (read             ) [ 001100]
arr_4_read_1 (read             ) [ 001100]
arr_3_read_1 (read             ) [ 001100]
arr_2_read_1 (read             ) [ 001100]
arr_1_read_1 (read             ) [ 001100]
arr_0_read_1 (read             ) [ 001100]
f2_read      (read             ) [ 001111]
f1_read      (read             ) [ 001100]
i1_read      (read             ) [ 001100]
x            (alloca           ) [ 001111]
i2           (add              ) [ 000000]
StgValue_23  (store            ) [ 000000]
StgValue_24  (store            ) [ 000000]
StgValue_25  (br               ) [ 011000]
i            (phi              ) [ 001000]
p_0_load     (load             ) [ 000000]
i2_1_load    (load             ) [ 000000]
i_cast       (zext             ) [ 001100]
slt          (icmp             ) [ 000000]
rev          (xor              ) [ 000000]
slt1         (icmp             ) [ 000000]
rev1         (xor              ) [ 000000]
tmp_s        (and              ) [ 001000]
i_1          (add              ) [ 011000]
StgValue_36  (br               ) [ 000000]
StgValue_37  (specloopname     ) [ 000000]
tmp_3        (specregionbegin  ) [ 000000]
StgValue_39  (speclooptripcount) [ 000000]
tmp          (trunc            ) [ 000000]
tmp_4        (mux              ) [ 000000]
tmp_13       (trunc            ) [ 000000]
tmp_18       (mux              ) [ 000000]
tmp_1        (icmp             ) [ 001000]
StgValue_45  (br               ) [ 000000]
i1_assign    (add              ) [ 000000]
x_addr_1     (getelementptr    ) [ 000000]
StgValue_48  (store            ) [ 000000]
StgValue_49  (store            ) [ 000000]
StgValue_50  (br               ) [ 000000]
i2_2         (add              ) [ 000000]
x_addr       (getelementptr    ) [ 000000]
StgValue_53  (store            ) [ 000000]
StgValue_54  (store            ) [ 000000]
StgValue_55  (br               ) [ 000000]
empty        (specregionend    ) [ 000000]
StgValue_57  (br               ) [ 011000]
tmp_2        (icmp             ) [ 001100]
StgValue_59  (br               ) [ 000000]
tmp_20       (trunc            ) [ 001100]
StgValue_61  (br               ) [ 001100]
tmp_19       (trunc            ) [ 001100]
StgValue_63  (br               ) [ 001100]
tmp_8        (phi              ) [ 000100]
i_2          (phi              ) [ 000100]
tmp_9        (sext             ) [ 000000]
tmp_10       (icmp             ) [ 000100]
StgValue_68  (br               ) [ 000000]
StgValue_69  (specloopname     ) [ 000000]
tmp_23       (specregionbegin  ) [ 000000]
StgValue_71  (speclooptripcount) [ 000000]
tmp_27       (trunc            ) [ 000000]
tmp_24       (mux              ) [ 000000]
i_6          (add              ) [ 001100]
x_addr_3     (getelementptr    ) [ 000000]
StgValue_76  (store            ) [ 000000]
empty_4      (specregionend    ) [ 000000]
tmp_12       (add              ) [ 001100]
StgValue_79  (br               ) [ 001100]
StgValue_80  (br               ) [ 000000]
tmp_5        (phi              ) [ 000100]
i_3          (phi              ) [ 000100]
tmp_6        (sext             ) [ 000000]
tmp_7        (icmp             ) [ 000100]
StgValue_85  (br               ) [ 000000]
StgValue_86  (specloopname     ) [ 000000]
tmp_21       (specregionbegin  ) [ 000000]
StgValue_88  (speclooptripcount) [ 000000]
tmp_26       (trunc            ) [ 000000]
tmp_22       (mux              ) [ 000000]
i_5          (add              ) [ 001100]
x_addr_2     (getelementptr    ) [ 000000]
StgValue_93  (store            ) [ 000000]
empty_5      (specregionend    ) [ 000000]
tmp_11       (add              ) [ 001100]
StgValue_96  (br               ) [ 001100]
StgValue_97  (br               ) [ 000000]
tmp_28       (trunc            ) [ 000111]
StgValue_99  (br               ) [ 000111]
tmp_14       (phi              ) [ 000011]
i_4          (phi              ) [ 000010]
tmp_15       (sext             ) [ 000000]
tmp_16       (icmp             ) [ 000011]
i_7          (add              ) [ 000111]
StgValue_105 (br               ) [ 000000]
x_addr_4     (getelementptr    ) [ 000001]
StgValue_108 (store            ) [ 000000]
StgValue_109 (ret              ) [ 000000]
StgValue_110 (specloopname     ) [ 000000]
tmp_25       (specregionbegin  ) [ 000000]
StgValue_112 (speclooptripcount) [ 000000]
x_load       (load             ) [ 000000]
tmp_29       (trunc            ) [ 000011]
StgValue_115 (switch           ) [ 000000]
StgValue_116 (write            ) [ 000000]
StgValue_117 (br               ) [ 000000]
StgValue_118 (write            ) [ 000000]
StgValue_119 (br               ) [ 000000]
StgValue_120 (write            ) [ 000000]
StgValue_121 (br               ) [ 000000]
StgValue_122 (write            ) [ 000000]
StgValue_123 (br               ) [ 000000]
StgValue_124 (write            ) [ 000000]
StgValue_125 (br               ) [ 000000]
StgValue_126 (write            ) [ 000000]
StgValue_127 (br               ) [ 000000]
StgValue_128 (write            ) [ 000000]
StgValue_129 (br               ) [ 000000]
StgValue_130 (write            ) [ 000000]
StgValue_131 (br               ) [ 000000]
StgValue_132 (write            ) [ 000000]
StgValue_133 (br               ) [ 000000]
StgValue_134 (write            ) [ 000000]
StgValue_135 (br               ) [ 000000]
empty_6      (specregionend    ) [ 000000]
tmp_17       (add              ) [ 000111]
StgValue_138 (br               ) [ 000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="f1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="f2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arr_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arr_0_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_0_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arr_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arr_1_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_1_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arr_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arr_2_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_2_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arr_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arr_3_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_3_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arr_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="arr_4_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="arr_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="arr_5_read">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_read"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="arr_6">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="arr_6_read">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_6_read"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="arr_7">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="arr_7_read">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_7_read"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="arr_8">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="arr_8_read">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_8_read"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="arr_9">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_9"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="arr_9_read">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_9_read"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="h">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.10i64.i4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="p_0_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="i2_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i2_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="x_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="arr_9_read_1_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_9_read_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="arr_8_read_1_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_8_read_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="arr_7_read_1_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_7_read_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="arr_6_read_1_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_6_read_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="arr_5_read_1_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_5_read_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="arr_4_read_1_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_4_read_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="arr_3_read_1_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_3_read_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="arr_2_read_1_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_2_read_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="arr_1_read_1_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_1_read_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="arr_0_read_1_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="0"/>
<pin id="181" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_0_read_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="f2_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="0"/>
<pin id="187" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f2_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="f1_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f1_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="i1_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="0" index="1" bw="64" slack="0"/>
<pin id="199" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i1_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="StgValue_116_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="0" index="2" bw="64" slack="0"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_116/5 "/>
</bind>
</comp>

<comp id="209" class="1004" name="StgValue_118_write_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="0" slack="0"/>
<pin id="211" dir="0" index="1" bw="64" slack="0"/>
<pin id="212" dir="0" index="2" bw="64" slack="0"/>
<pin id="213" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_118/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="StgValue_120_write_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="0"/>
<pin id="219" dir="0" index="2" bw="64" slack="0"/>
<pin id="220" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_120/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="StgValue_122_write_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="0" slack="0"/>
<pin id="225" dir="0" index="1" bw="64" slack="0"/>
<pin id="226" dir="0" index="2" bw="64" slack="0"/>
<pin id="227" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_122/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="StgValue_124_write_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="64" slack="0"/>
<pin id="233" dir="0" index="2" bw="64" slack="0"/>
<pin id="234" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_124/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="StgValue_126_write_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="0" slack="0"/>
<pin id="239" dir="0" index="1" bw="64" slack="0"/>
<pin id="240" dir="0" index="2" bw="64" slack="0"/>
<pin id="241" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_126/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="StgValue_128_write_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="0" slack="0"/>
<pin id="246" dir="0" index="1" bw="64" slack="0"/>
<pin id="247" dir="0" index="2" bw="64" slack="0"/>
<pin id="248" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_128/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="StgValue_130_write_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="0" slack="0"/>
<pin id="253" dir="0" index="1" bw="64" slack="0"/>
<pin id="254" dir="0" index="2" bw="64" slack="0"/>
<pin id="255" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_130/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="StgValue_132_write_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="0" slack="0"/>
<pin id="260" dir="0" index="1" bw="64" slack="0"/>
<pin id="261" dir="0" index="2" bw="64" slack="0"/>
<pin id="262" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_132/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="StgValue_134_write_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="0" slack="0"/>
<pin id="267" dir="0" index="1" bw="64" slack="0"/>
<pin id="268" dir="0" index="2" bw="64" slack="0"/>
<pin id="269" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_134/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="x_addr_1_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="4" slack="0"/>
<pin id="276" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_1/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="0" index="1" bw="64" slack="0"/>
<pin id="281" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_48/2 StgValue_53/2 StgValue_76/3 StgValue_93/3 x_load/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="x_addr_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="4" slack="0"/>
<pin id="287" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="x_addr_3_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="64" slack="0"/>
<pin id="294" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_3/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="x_addr_2_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="64" slack="0"/>
<pin id="301" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_2/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="x_addr_4_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="64" slack="0"/>
<pin id="308" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_4/4 "/>
</bind>
</comp>

<comp id="321" class="1005" name="i_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="1"/>
<pin id="323" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="i_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="4" slack="0"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="332" class="1005" name="tmp_8_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="334" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8 (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_8_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="1"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="8" slack="0"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="341" class="1005" name="i_2_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="343" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="i_2_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="1"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="64" slack="0"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/3 "/>
</bind>
</comp>

<comp id="351" class="1005" name="tmp_5_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="353" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_5_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="1"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="8" slack="0"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="360" class="1005" name="i_3_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="362" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="i_3_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="1"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="64" slack="0"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/3 "/>
</bind>
</comp>

<comp id="370" class="1005" name="tmp_14_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="1"/>
<pin id="372" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 (phireg) "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_14_phi_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="1"/>
<pin id="375" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="2" bw="8" slack="1"/>
<pin id="377" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="380" class="1005" name="i_4_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="1"/>
<pin id="382" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="384" class="1004" name="i_4_phi_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="1"/>
<pin id="386" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="64" slack="0"/>
<pin id="388" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="i2_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="64" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i2/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="StgValue_23_store_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="64" slack="0"/>
<pin id="400" dir="0" index="1" bw="64" slack="0"/>
<pin id="401" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_23/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="StgValue_24_store_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="64" slack="0"/>
<pin id="405" dir="0" index="1" bw="64" slack="0"/>
<pin id="406" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_24/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="p_0_load_load_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="1"/>
<pin id="410" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_load/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="i2_1_load_load_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="64" slack="1"/>
<pin id="413" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i2_1_load/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="i_cast_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="4" slack="0"/>
<pin id="416" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="slt_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="64" slack="1"/>
<pin id="422" dir="0" index="1" bw="64" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="slt/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="rev_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="slt1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="64" slack="1"/>
<pin id="433" dir="0" index="1" bw="64" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="slt1/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="rev1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev1/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_s_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="i_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="4" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="64" slack="0"/>
<pin id="456" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_4_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="64" slack="0"/>
<pin id="460" dir="0" index="1" bw="64" slack="1"/>
<pin id="461" dir="0" index="2" bw="64" slack="1"/>
<pin id="462" dir="0" index="3" bw="64" slack="1"/>
<pin id="463" dir="0" index="4" bw="64" slack="1"/>
<pin id="464" dir="0" index="5" bw="64" slack="1"/>
<pin id="465" dir="0" index="6" bw="64" slack="1"/>
<pin id="466" dir="0" index="7" bw="64" slack="1"/>
<pin id="467" dir="0" index="8" bw="64" slack="1"/>
<pin id="468" dir="0" index="9" bw="64" slack="1"/>
<pin id="469" dir="0" index="10" bw="64" slack="1"/>
<pin id="470" dir="0" index="11" bw="4" slack="0"/>
<pin id="471" dir="1" index="12" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_13_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="64" slack="0"/>
<pin id="477" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_18_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="64" slack="0"/>
<pin id="481" dir="0" index="1" bw="64" slack="1"/>
<pin id="482" dir="0" index="2" bw="64" slack="1"/>
<pin id="483" dir="0" index="3" bw="64" slack="1"/>
<pin id="484" dir="0" index="4" bw="64" slack="1"/>
<pin id="485" dir="0" index="5" bw="64" slack="1"/>
<pin id="486" dir="0" index="6" bw="64" slack="1"/>
<pin id="487" dir="0" index="7" bw="64" slack="1"/>
<pin id="488" dir="0" index="8" bw="64" slack="1"/>
<pin id="489" dir="0" index="9" bw="64" slack="1"/>
<pin id="490" dir="0" index="10" bw="64" slack="1"/>
<pin id="491" dir="0" index="11" bw="4" slack="0"/>
<pin id="492" dir="1" index="12" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="64" slack="0"/>
<pin id="498" dir="0" index="1" bw="64" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="i1_assign_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="64" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i1_assign/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="StgValue_49_store_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="64" slack="0"/>
<pin id="510" dir="0" index="1" bw="64" slack="1"/>
<pin id="511" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_49/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="i2_2_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="64" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i2_2/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="StgValue_54_store_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="64" slack="0"/>
<pin id="521" dir="0" index="1" bw="64" slack="1"/>
<pin id="522" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_54/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_2_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="0"/>
<pin id="526" dir="0" index="1" bw="64" slack="1"/>
<pin id="527" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_20_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="64" slack="0"/>
<pin id="531" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_19_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="64" slack="0"/>
<pin id="535" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_9_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="0"/>
<pin id="539" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_10_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="8" slack="0"/>
<pin id="543" dir="0" index="1" bw="64" slack="2"/>
<pin id="544" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_27_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="0"/>
<pin id="548" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_24_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="64" slack="0"/>
<pin id="552" dir="0" index="1" bw="64" slack="2"/>
<pin id="553" dir="0" index="2" bw="64" slack="2"/>
<pin id="554" dir="0" index="3" bw="64" slack="2"/>
<pin id="555" dir="0" index="4" bw="64" slack="2"/>
<pin id="556" dir="0" index="5" bw="64" slack="2"/>
<pin id="557" dir="0" index="6" bw="64" slack="2"/>
<pin id="558" dir="0" index="7" bw="64" slack="2"/>
<pin id="559" dir="0" index="8" bw="64" slack="2"/>
<pin id="560" dir="0" index="9" bw="64" slack="2"/>
<pin id="561" dir="0" index="10" bw="64" slack="2"/>
<pin id="562" dir="0" index="11" bw="4" slack="0"/>
<pin id="563" dir="1" index="12" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="567" class="1004" name="i_6_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="64" slack="0"/>
<pin id="570" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/3 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_12_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="8" slack="0"/>
<pin id="576" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_6_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="0"/>
<pin id="581" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_7_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="8" slack="0"/>
<pin id="585" dir="0" index="1" bw="64" slack="2"/>
<pin id="586" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_26_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="8" slack="0"/>
<pin id="590" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_26/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_22_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="64" slack="0"/>
<pin id="594" dir="0" index="1" bw="64" slack="2"/>
<pin id="595" dir="0" index="2" bw="64" slack="2"/>
<pin id="596" dir="0" index="3" bw="64" slack="2"/>
<pin id="597" dir="0" index="4" bw="64" slack="2"/>
<pin id="598" dir="0" index="5" bw="64" slack="2"/>
<pin id="599" dir="0" index="6" bw="64" slack="2"/>
<pin id="600" dir="0" index="7" bw="64" slack="2"/>
<pin id="601" dir="0" index="8" bw="64" slack="2"/>
<pin id="602" dir="0" index="9" bw="64" slack="2"/>
<pin id="603" dir="0" index="10" bw="64" slack="2"/>
<pin id="604" dir="0" index="11" bw="4" slack="0"/>
<pin id="605" dir="1" index="12" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_22/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="i_5_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="64" slack="0"/>
<pin id="612" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/3 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_11_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="8" slack="0"/>
<pin id="618" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_28_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="64" slack="2"/>
<pin id="623" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_28/3 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_15_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="0"/>
<pin id="626" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15/4 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_16_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="0"/>
<pin id="630" dir="0" index="1" bw="64" slack="3"/>
<pin id="631" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="633" class="1004" name="i_7_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="64" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/4 "/>
</bind>
</comp>

<comp id="639" class="1004" name="StgValue_108_store_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="8" slack="0"/>
<pin id="641" dir="0" index="1" bw="8" slack="0"/>
<pin id="642" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_108/4 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_29_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="8" slack="1"/>
<pin id="647" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_29/5 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp_17_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="8" slack="1"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/5 "/>
</bind>
</comp>

<comp id="655" class="1005" name="p_0_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="64" slack="0"/>
<pin id="657" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

<comp id="662" class="1005" name="i2_1_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="64" slack="0"/>
<pin id="664" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i2_1 "/>
</bind>
</comp>

<comp id="669" class="1005" name="arr_9_read_1_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="64" slack="1"/>
<pin id="671" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="arr_9_read_1 "/>
</bind>
</comp>

<comp id="677" class="1005" name="arr_8_read_1_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="64" slack="1"/>
<pin id="679" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="arr_8_read_1 "/>
</bind>
</comp>

<comp id="685" class="1005" name="arr_7_read_1_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="64" slack="1"/>
<pin id="687" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="arr_7_read_1 "/>
</bind>
</comp>

<comp id="693" class="1005" name="arr_6_read_1_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="64" slack="1"/>
<pin id="695" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="arr_6_read_1 "/>
</bind>
</comp>

<comp id="701" class="1005" name="arr_5_read_1_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="64" slack="1"/>
<pin id="703" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="arr_5_read_1 "/>
</bind>
</comp>

<comp id="709" class="1005" name="arr_4_read_1_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="64" slack="1"/>
<pin id="711" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_read_1 "/>
</bind>
</comp>

<comp id="717" class="1005" name="arr_3_read_1_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="64" slack="1"/>
<pin id="719" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="arr_3_read_1 "/>
</bind>
</comp>

<comp id="725" class="1005" name="arr_2_read_1_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="64" slack="1"/>
<pin id="727" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="arr_2_read_1 "/>
</bind>
</comp>

<comp id="733" class="1005" name="arr_1_read_1_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="64" slack="1"/>
<pin id="735" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="arr_1_read_1 "/>
</bind>
</comp>

<comp id="741" class="1005" name="arr_0_read_1_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="64" slack="1"/>
<pin id="743" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="arr_0_read_1 "/>
</bind>
</comp>

<comp id="749" class="1005" name="f2_read_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="64" slack="1"/>
<pin id="751" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="f2_read "/>
</bind>
</comp>

<comp id="756" class="1005" name="f1_read_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="64" slack="1"/>
<pin id="758" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="f1_read "/>
</bind>
</comp>

<comp id="763" class="1005" name="i1_read_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="64" slack="2"/>
<pin id="765" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="i1_read "/>
</bind>
</comp>

<comp id="768" class="1005" name="i_cast_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="64" slack="1"/>
<pin id="770" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="777" class="1005" name="i_1_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="4" slack="0"/>
<pin id="779" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="785" class="1005" name="tmp_2_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="1"/>
<pin id="787" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="789" class="1005" name="tmp_20_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="8" slack="1"/>
<pin id="791" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="794" class="1005" name="tmp_19_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="8" slack="1"/>
<pin id="796" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="802" class="1005" name="i_6_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="64" slack="0"/>
<pin id="804" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="807" class="1005" name="tmp_12_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="8" slack="0"/>
<pin id="809" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="815" class="1005" name="i_5_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="64" slack="0"/>
<pin id="817" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="820" class="1005" name="tmp_11_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="8" slack="0"/>
<pin id="822" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="825" class="1005" name="tmp_28_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="8" slack="1"/>
<pin id="827" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="833" class="1005" name="i_7_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="64" slack="0"/>
<pin id="835" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="838" class="1005" name="x_addr_4_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="4" slack="1"/>
<pin id="840" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_4 "/>
</bind>
</comp>

<comp id="846" class="1005" name="tmp_17_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="1"/>
<pin id="848" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="48" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="48" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="52" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="50" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="44" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="50" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="40" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="50" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="50" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="50" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="50" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="50" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="50" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="50" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="50" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="8" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="50" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="50" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="2" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="50" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="110" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="38" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="110" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="110" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="30" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="110" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="26" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="110" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="22" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="110" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="18" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="110" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="14" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="110" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="10" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="110" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="6" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="110" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="42" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="277"><net_src comp="76" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="272" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="76" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="289"><net_src comp="283" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="295"><net_src comp="76" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="296"><net_src comp="290" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="302"><net_src comp="76" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="303"><net_src comp="297" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="309"><net_src comp="76" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="310"><net_src comp="278" pin="2"/><net_sink comp="202" pin=2"/></net>

<net id="311"><net_src comp="278" pin="2"/><net_sink comp="209" pin=2"/></net>

<net id="312"><net_src comp="278" pin="2"/><net_sink comp="216" pin=2"/></net>

<net id="313"><net_src comp="278" pin="2"/><net_sink comp="223" pin=2"/></net>

<net id="314"><net_src comp="278" pin="2"/><net_sink comp="230" pin=2"/></net>

<net id="315"><net_src comp="278" pin="2"/><net_sink comp="237" pin=2"/></net>

<net id="316"><net_src comp="278" pin="2"/><net_sink comp="244" pin=2"/></net>

<net id="317"><net_src comp="278" pin="2"/><net_sink comp="251" pin=2"/></net>

<net id="318"><net_src comp="278" pin="2"/><net_sink comp="258" pin=2"/></net>

<net id="319"><net_src comp="278" pin="2"/><net_sink comp="265" pin=2"/></net>

<net id="320"><net_src comp="304" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="324"><net_src comp="54" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="321" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="350"><net_src comp="344" pin="4"/><net_sink comp="290" pin=2"/></net>

<net id="369"><net_src comp="363" pin="4"/><net_sink comp="297" pin=2"/></net>

<net id="379"><net_src comp="373" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="383"><net_src comp="76" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="390"><net_src comp="380" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="384" pin="4"/><net_sink comp="304" pin=2"/></net>

<net id="396"><net_src comp="190" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="52" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="196" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="417"><net_src comp="325" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="424"><net_src comp="411" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="429"><net_src comp="420" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="56" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="408" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="431" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="56" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="425" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="436" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="325" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="58" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="408" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="472"><net_src comp="74" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="473"><net_src comp="454" pin="1"/><net_sink comp="458" pin=11"/></net>

<net id="474"><net_src comp="458" pin="12"/><net_sink comp="278" pin=1"/></net>

<net id="478"><net_src comp="411" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="493"><net_src comp="74" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="494"><net_src comp="475" pin="1"/><net_sink comp="479" pin=11"/></net>

<net id="495"><net_src comp="479" pin="12"/><net_sink comp="278" pin=1"/></net>

<net id="500"><net_src comp="458" pin="12"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="479" pin="12"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="408" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="52" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="502" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="517"><net_src comp="411" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="52" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="513" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="528"><net_src comp="408" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="408" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="411" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="335" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="545"><net_src comp="537" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="549"><net_src comp="335" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="564"><net_src comp="74" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="565"><net_src comp="546" pin="1"/><net_sink comp="550" pin=11"/></net>

<net id="566"><net_src comp="550" pin="12"/><net_sink comp="278" pin=1"/></net>

<net id="571"><net_src comp="52" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="344" pin="4"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="86" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="335" pin="4"/><net_sink comp="573" pin=1"/></net>

<net id="582"><net_src comp="354" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="579" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="354" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="606"><net_src comp="74" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="607"><net_src comp="588" pin="1"/><net_sink comp="592" pin=11"/></net>

<net id="608"><net_src comp="592" pin="12"/><net_sink comp="278" pin=1"/></net>

<net id="613"><net_src comp="52" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="363" pin="4"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="86" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="354" pin="4"/><net_sink comp="615" pin=1"/></net>

<net id="627"><net_src comp="373" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="632"><net_src comp="624" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="637"><net_src comp="384" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="52" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="373" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="46" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="648"><net_src comp="370" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="653"><net_src comp="370" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="86" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="658"><net_src comp="112" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="661"><net_src comp="655" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="665"><net_src comp="116" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="668"><net_src comp="662" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="672"><net_src comp="124" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="458" pin=10"/></net>

<net id="674"><net_src comp="669" pin="1"/><net_sink comp="479" pin=10"/></net>

<net id="675"><net_src comp="669" pin="1"/><net_sink comp="550" pin=10"/></net>

<net id="676"><net_src comp="669" pin="1"/><net_sink comp="592" pin=10"/></net>

<net id="680"><net_src comp="130" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="458" pin=9"/></net>

<net id="682"><net_src comp="677" pin="1"/><net_sink comp="479" pin=9"/></net>

<net id="683"><net_src comp="677" pin="1"/><net_sink comp="550" pin=9"/></net>

<net id="684"><net_src comp="677" pin="1"/><net_sink comp="592" pin=9"/></net>

<net id="688"><net_src comp="136" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="458" pin=8"/></net>

<net id="690"><net_src comp="685" pin="1"/><net_sink comp="479" pin=8"/></net>

<net id="691"><net_src comp="685" pin="1"/><net_sink comp="550" pin=8"/></net>

<net id="692"><net_src comp="685" pin="1"/><net_sink comp="592" pin=8"/></net>

<net id="696"><net_src comp="142" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="458" pin=7"/></net>

<net id="698"><net_src comp="693" pin="1"/><net_sink comp="479" pin=7"/></net>

<net id="699"><net_src comp="693" pin="1"/><net_sink comp="550" pin=7"/></net>

<net id="700"><net_src comp="693" pin="1"/><net_sink comp="592" pin=7"/></net>

<net id="704"><net_src comp="148" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="458" pin=6"/></net>

<net id="706"><net_src comp="701" pin="1"/><net_sink comp="479" pin=6"/></net>

<net id="707"><net_src comp="701" pin="1"/><net_sink comp="550" pin=6"/></net>

<net id="708"><net_src comp="701" pin="1"/><net_sink comp="592" pin=6"/></net>

<net id="712"><net_src comp="154" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="458" pin=5"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="479" pin=5"/></net>

<net id="715"><net_src comp="709" pin="1"/><net_sink comp="550" pin=5"/></net>

<net id="716"><net_src comp="709" pin="1"/><net_sink comp="592" pin=5"/></net>

<net id="720"><net_src comp="160" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="458" pin=4"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="479" pin=4"/></net>

<net id="723"><net_src comp="717" pin="1"/><net_sink comp="550" pin=4"/></net>

<net id="724"><net_src comp="717" pin="1"/><net_sink comp="592" pin=4"/></net>

<net id="728"><net_src comp="166" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="458" pin=3"/></net>

<net id="730"><net_src comp="725" pin="1"/><net_sink comp="479" pin=3"/></net>

<net id="731"><net_src comp="725" pin="1"/><net_sink comp="550" pin=3"/></net>

<net id="732"><net_src comp="725" pin="1"/><net_sink comp="592" pin=3"/></net>

<net id="736"><net_src comp="172" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="739"><net_src comp="733" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="740"><net_src comp="733" pin="1"/><net_sink comp="592" pin=2"/></net>

<net id="744"><net_src comp="178" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="746"><net_src comp="741" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="747"><net_src comp="741" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="748"><net_src comp="741" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="752"><net_src comp="184" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="754"><net_src comp="749" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="755"><net_src comp="749" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="759"><net_src comp="190" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="762"><net_src comp="756" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="766"><net_src comp="196" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="771"><net_src comp="414" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="780"><net_src comp="448" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="788"><net_src comp="524" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="792"><net_src comp="529" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="797"><net_src comp="533" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="805"><net_src comp="567" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="810"><net_src comp="573" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="818"><net_src comp="609" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="823"><net_src comp="615" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="828"><net_src comp="621" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="836"><net_src comp="633" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="841"><net_src comp="304" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="849"><net_src comp="649" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="373" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr_0 | {5 }
	Port: arr_1 | {5 }
	Port: arr_2 | {5 }
	Port: arr_3 | {5 }
	Port: arr_4 | {5 }
	Port: arr_5 | {5 }
	Port: arr_6 | {5 }
	Port: arr_7 | {5 }
	Port: arr_8 | {5 }
	Port: arr_9 | {5 }
	Port: h | {4 }
 - Input state : 
	Port: merge : i1 | {1 }
	Port: merge : f1 | {1 }
	Port: merge : f2 | {1 }
	Port: merge : arr_0_read | {1 }
	Port: merge : arr_1_read | {1 }
	Port: merge : arr_2_read | {1 }
	Port: merge : arr_3_read | {1 }
	Port: merge : arr_4_read | {1 }
	Port: merge : arr_5_read | {1 }
	Port: merge : arr_6_read | {1 }
	Port: merge : arr_7_read | {1 }
	Port: merge : arr_8_read | {1 }
	Port: merge : arr_9_read | {1 }
  - Chain level:
	State 1
		StgValue_23 : 1
	State 2
		i_cast : 1
		slt : 1
		rev : 2
		slt1 : 1
		rev1 : 2
		tmp_s : 2
		i_1 : 1
		StgValue_36 : 2
		tmp : 1
		tmp_4 : 2
		tmp_13 : 1
		tmp_18 : 2
		tmp_1 : 3
		StgValue_45 : 4
		i1_assign : 1
		x_addr_1 : 2
		StgValue_48 : 3
		StgValue_49 : 2
		i2_2 : 1
		x_addr : 2
		StgValue_53 : 3
		StgValue_54 : 2
		empty : 1
		tmp_2 : 1
		StgValue_59 : 2
		tmp_20 : 1
		tmp_19 : 1
	State 3
		tmp_9 : 1
		tmp_10 : 2
		StgValue_68 : 3
		tmp_27 : 1
		tmp_24 : 2
		i_6 : 1
		x_addr_3 : 1
		StgValue_76 : 3
		empty_4 : 1
		tmp_12 : 1
		tmp_6 : 1
		tmp_7 : 2
		StgValue_85 : 3
		tmp_26 : 1
		tmp_22 : 2
		i_5 : 1
		x_addr_2 : 1
		StgValue_93 : 3
		empty_5 : 1
		tmp_11 : 1
	State 4
		tmp_15 : 1
		tmp_16 : 2
		i_7 : 1
		StgValue_105 : 3
		x_addr_4 : 1
		x_load : 2
		StgValue_108 : 1
	State 5
		StgValue_115 : 1
		StgValue_116 : 1
		StgValue_118 : 1
		StgValue_120 : 1
		StgValue_122 : 1
		StgValue_124 : 1
		StgValue_126 : 1
		StgValue_128 : 1
		StgValue_130 : 1
		StgValue_132 : 1
		StgValue_134 : 1
		empty_6 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |         i2_fu_392         |   197   |    69   |
|          |         i_1_fu_448        |    17   |    9    |
|          |      i1_assign_fu_502     |   197   |    69   |
|          |        i2_2_fu_513        |   197   |    69   |
|    add   |         i_6_fu_567        |   197   |    69   |
|          |       tmp_12_fu_573       |    29   |    13   |
|          |         i_5_fu_609        |   197   |    69   |
|          |       tmp_11_fu_615       |    29   |    13   |
|          |         i_7_fu_633        |   197   |    69   |
|          |       tmp_17_fu_649       |    29   |    13   |
|----------|---------------------------|---------|---------|
|          |        tmp_4_fu_458       |   182   |    55   |
|    mux   |       tmp_18_fu_479       |   182   |    55   |
|          |       tmp_24_fu_550       |   182   |    55   |
|          |       tmp_22_fu_592       |   182   |    55   |
|----------|---------------------------|---------|---------|
|          |         slt_fu_420        |    0    |    32   |
|          |        slt1_fu_431        |    0    |    32   |
|          |        tmp_1_fu_496       |    0    |    32   |
|   icmp   |        tmp_2_fu_524       |    0    |    32   |
|          |       tmp_10_fu_541       |    0    |    32   |
|          |        tmp_7_fu_583       |    0    |    32   |
|          |       tmp_16_fu_628       |    0    |    32   |
|----------|---------------------------|---------|---------|
|    xor   |         rev_fu_425        |    0    |    2    |
|          |        rev1_fu_436        |    0    |    2    |
|----------|---------------------------|---------|---------|
|    and   |        tmp_s_fu_442       |    0    |    2    |
|----------|---------------------------|---------|---------|
|          |  arr_9_read_1_read_fu_124 |    0    |    0    |
|          |  arr_8_read_1_read_fu_130 |    0    |    0    |
|          |  arr_7_read_1_read_fu_136 |    0    |    0    |
|          |  arr_6_read_1_read_fu_142 |    0    |    0    |
|          |  arr_5_read_1_read_fu_148 |    0    |    0    |
|          |  arr_4_read_1_read_fu_154 |    0    |    0    |
|   read   |  arr_3_read_1_read_fu_160 |    0    |    0    |
|          |  arr_2_read_1_read_fu_166 |    0    |    0    |
|          |  arr_1_read_1_read_fu_172 |    0    |    0    |
|          |  arr_0_read_1_read_fu_178 |    0    |    0    |
|          |    f2_read_read_fu_184    |    0    |    0    |
|          |    f1_read_read_fu_190    |    0    |    0    |
|          |    i1_read_read_fu_196    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          | StgValue_116_write_fu_202 |    0    |    0    |
|          | StgValue_118_write_fu_209 |    0    |    0    |
|          | StgValue_120_write_fu_216 |    0    |    0    |
|          | StgValue_122_write_fu_223 |    0    |    0    |
|   write  | StgValue_124_write_fu_230 |    0    |    0    |
|          | StgValue_126_write_fu_237 |    0    |    0    |
|          | StgValue_128_write_fu_244 |    0    |    0    |
|          | StgValue_130_write_fu_251 |    0    |    0    |
|          | StgValue_132_write_fu_258 |    0    |    0    |
|          | StgValue_134_write_fu_265 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |       i_cast_fu_414       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         tmp_fu_454        |    0    |    0    |
|          |       tmp_13_fu_475       |    0    |    0    |
|          |       tmp_20_fu_529       |    0    |    0    |
|   trunc  |       tmp_19_fu_533       |    0    |    0    |
|          |       tmp_27_fu_546       |    0    |    0    |
|          |       tmp_26_fu_588       |    0    |    0    |
|          |       tmp_28_fu_621       |    0    |    0    |
|          |       tmp_29_fu_645       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |        tmp_9_fu_537       |    0    |    0    |
|   sext   |        tmp_6_fu_579       |    0    |    0    |
|          |       tmp_15_fu_624       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |   2014  |   912   |
|----------|---------------------------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  x |    0   |   128  |   10   |
+----+--------+--------+--------+
|Total|    0   |   128  |   10   |
+----+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|arr_0_read_1_reg_741|   64   |
|arr_1_read_1_reg_733|   64   |
|arr_2_read_1_reg_725|   64   |
|arr_3_read_1_reg_717|   64   |
|arr_4_read_1_reg_709|   64   |
|arr_5_read_1_reg_701|   64   |
|arr_6_read_1_reg_693|   64   |
|arr_7_read_1_reg_685|   64   |
|arr_8_read_1_reg_677|   64   |
|arr_9_read_1_reg_669|   64   |
|   f1_read_reg_756  |   64   |
|   f2_read_reg_749  |   64   |
|   i1_read_reg_763  |   64   |
|    i2_1_reg_662    |   64   |
|     i_1_reg_777    |    4   |
|     i_2_reg_341    |   64   |
|     i_3_reg_360    |   64   |
|     i_4_reg_380    |   64   |
|     i_5_reg_815    |   64   |
|     i_6_reg_802    |   64   |
|     i_7_reg_833    |   64   |
|   i_cast_reg_768   |   64   |
|      i_reg_321     |    4   |
|     p_0_reg_655    |   64   |
|   tmp_11_reg_820   |    8   |
|   tmp_12_reg_807   |    8   |
|   tmp_14_reg_370   |    8   |
|   tmp_17_reg_846   |    8   |
|   tmp_19_reg_794   |    8   |
|   tmp_20_reg_789   |    8   |
|   tmp_28_reg_825   |    8   |
|    tmp_2_reg_785   |    1   |
|    tmp_5_reg_351   |    8   |
|    tmp_8_reg_332   |    8   |
|  x_addr_4_reg_838  |    4   |
+--------------------+--------+
|        Total       |  1493  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_278 |  p0  |   6  |   4  |   24   ||    33   |
| grp_access_fu_278 |  p1  |   4  |  64  |   256  ||    21   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   280  ||  4.286  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |  2014  |   912  |
|   Memory  |    0   |    -   |   128  |   10   |
|Multiplexer|    -   |    4   |    -   |   54   |
|  Register |    -   |    -   |  1493  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    4   |  3635  |   976  |
+-----------+--------+--------+--------+--------+
