# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do pwm_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is manuel@manuel-IdeaPadL7.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying /home/manuel/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/manuel/fpga/pwm {/home/manuel/fpga/pwm/pwm.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:04:00 on Mar 14,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/manuel/fpga/pwm" /home/manuel/fpga/pwm/pwm.v 
# -- Compiling module pwm
# 
# Top level modules:
# 	pwm
# End time: 18:04:00 on Mar 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/manuel/fpga/pwm {/home/manuel/fpga/pwm/pwm_tb1.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:04:00 on Mar 14,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/manuel/fpga/pwm" /home/manuel/fpga/pwm/pwm_tb1.v 
# -- Compiling module pwm_tb1
# 
# Top level modules:
# 	pwm_tb1
# End time: 18:04:00 on Mar 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  pwm_tb1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" pwm_tb1 
# Start time: 18:04:00 on Mar 14,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.pwm_tb1(fast)
# Loading work.pwm(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Time=                   0 | rst=1 | btn_left=0 | btn_right=0 | target_pulse=  65000 | pwm_out=1
# Time=               50000 | rst=0 | btn_left=0 | btn_right=0 | target_pulse=  65000 | pwm_out=1
# Time=              810000 | rst=1 | btn_left=0 | btn_right=0 | target_pulse=  65000 | pwm_out=1
# Time=              860000 | rst=0 | btn_left=0 | btn_right=0 | target_pulse=  65000 | pwm_out=1
# Time=           649995000 | rst=0 | btn_left=0 | btn_right=0 | target_pulse=  65000 | pwm_out=0
# Time=          9999995000 | rst=0 | btn_left=0 | btn_right=0 | target_pulse=  65000 | pwm_out=1
# Time=         10649995000 | rst=0 | btn_left=0 | btn_right=0 | target_pulse=  65000 | pwm_out=0
# ** Note: $finish    : /home/manuel/fpga/pwm/pwm_tb1.v(71)
#    Time: 11000860 ns  Iteration: 0  Instance: /pwm_tb1
# 1
# Break in Module pwm_tb1 at /home/manuel/fpga/pwm/pwm_tb1.v line 71
# Causality operation skipped due to absence of debug database file
# End time: 18:07:45 on Mar 14,2025, Elapsed time: 0:03:45
# Errors: 0, Warnings: 1
