<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/amdgpu/mxgpu_vi.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/amdgpu</a> - mxgpu_vi.c<span style="font-size: 80%;"> (source / <a href="mxgpu_vi.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">153</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-08-30 20:32:10</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">21</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2017 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  * Authors: Xiangliang.Yu@amd.com</a>
<a name="23"><span class="lineNum">      23 </span>            :  */</a>
<a name="24"><span class="lineNum">      24 </span>            : </a>
<a name="25"><span class="lineNum">      25 </span>            : #include &quot;amdgpu.h&quot;</a>
<a name="26"><span class="lineNum">      26 </span>            : #include &quot;vi.h&quot;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &quot;bif/bif_5_0_d.h&quot;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &quot;bif/bif_5_0_sh_mask.h&quot;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &quot;vid.h&quot;</a>
<a name="30"><span class="lineNum">      30 </span>            : #include &quot;gca/gfx_8_0_d.h&quot;</a>
<a name="31"><span class="lineNum">      31 </span>            : #include &quot;gca/gfx_8_0_sh_mask.h&quot;</a>
<a name="32"><span class="lineNum">      32 </span>            : #include &quot;gmc_v8_0.h&quot;</a>
<a name="33"><span class="lineNum">      33 </span>            : #include &quot;gfx_v8_0.h&quot;</a>
<a name="34"><span class="lineNum">      34 </span>            : #include &quot;sdma_v3_0.h&quot;</a>
<a name="35"><span class="lineNum">      35 </span>            : #include &quot;tonga_ih.h&quot;</a>
<a name="36"><span class="lineNum">      36 </span>            : #include &quot;gmc/gmc_8_2_d.h&quot;</a>
<a name="37"><span class="lineNum">      37 </span>            : #include &quot;gmc/gmc_8_2_sh_mask.h&quot;</a>
<a name="38"><span class="lineNum">      38 </span>            : #include &quot;oss/oss_3_0_d.h&quot;</a>
<a name="39"><span class="lineNum">      39 </span>            : #include &quot;oss/oss_3_0_sh_mask.h&quot;</a>
<a name="40"><span class="lineNum">      40 </span>            : #include &quot;dce/dce_10_0_d.h&quot;</a>
<a name="41"><span class="lineNum">      41 </span>            : #include &quot;dce/dce_10_0_sh_mask.h&quot;</a>
<a name="42"><span class="lineNum">      42 </span>            : #include &quot;smu/smu_7_1_3_d.h&quot;</a>
<a name="43"><span class="lineNum">      43 </span>            : #include &quot;mxgpu_vi.h&quot;</a>
<a name="44"><span class="lineNum">      44 </span>            : </a>
<a name="45"><span class="lineNum">      45 </span>            : #include &quot;amdgpu_reset.h&quot;</a>
<a name="46"><span class="lineNum">      46 </span>            : </a>
<a name="47"><span class="lineNum">      47 </span>            : /* VI golden setting */</a>
<a name="48"><span class="lineNum">      48 </span>            : static const u32 xgpu_fiji_mgcg_cgcg_init[] = {</a>
<a name="49"><span class="lineNum">      49 </span>            :         mmRLC_CGTT_MGCG_OVERRIDE, 0xffffffff, 0xffffffff,</a>
<a name="50"><span class="lineNum">      50 </span>            :         mmGRBM_GFX_INDEX, 0xffffffff, 0xe0000000,</a>
<a name="51"><span class="lineNum">      51 </span>            :         mmCB_CGTT_SCLK_CTRL, 0xffffffff, 0x00000100,</a>
<a name="52"><span class="lineNum">      52 </span>            :         mmCGTT_BCI_CLK_CTRL, 0xffffffff, 0x00000100,</a>
<a name="53"><span class="lineNum">      53 </span>            :         mmCGTT_CP_CLK_CTRL, 0xffffffff, 0x00000100,</a>
<a name="54"><span class="lineNum">      54 </span>            :         mmCGTT_CPC_CLK_CTRL, 0xffffffff, 0x00000100,</a>
<a name="55"><span class="lineNum">      55 </span>            :         mmCGTT_CPF_CLK_CTRL, 0xffffffff, 0x40000100,</a>
<a name="56"><span class="lineNum">      56 </span>            :         mmCGTT_DRM_CLK_CTRL0, 0xffffffff, 0x00600100,</a>
<a name="57"><span class="lineNum">      57 </span>            :         mmCGTT_GDS_CLK_CTRL, 0xffffffff, 0x00000100,</a>
<a name="58"><span class="lineNum">      58 </span>            :         mmCGTT_IA_CLK_CTRL, 0xffffffff, 0x06000100,</a>
<a name="59"><span class="lineNum">      59 </span>            :         mmCGTT_PA_CLK_CTRL, 0xffffffff, 0x00000100,</a>
<a name="60"><span class="lineNum">      60 </span>            :         mmCGTT_WD_CLK_CTRL, 0xffffffff, 0x06000100,</a>
<a name="61"><span class="lineNum">      61 </span>            :         mmCGTT_PC_CLK_CTRL, 0xffffffff, 0x00000100,</a>
<a name="62"><span class="lineNum">      62 </span>            :         mmCGTT_RLC_CLK_CTRL, 0xffffffff, 0x00000100,</a>
<a name="63"><span class="lineNum">      63 </span>            :         mmCGTT_SC_CLK_CTRL, 0xffffffff, 0x00000100,</a>
<a name="64"><span class="lineNum">      64 </span>            :         mmCGTT_SPI_CLK_CTRL, 0xffffffff, 0x00000100,</a>
<a name="65"><span class="lineNum">      65 </span>            :         mmCGTT_SQ_CLK_CTRL, 0xffffffff, 0x00000100,</a>
<a name="66"><span class="lineNum">      66 </span>            :         mmCGTT_SQG_CLK_CTRL, 0xffffffff, 0x00000100,</a>
<a name="67"><span class="lineNum">      67 </span>            :         mmCGTT_SX_CLK_CTRL0, 0xffffffff, 0x00000100,</a>
<a name="68"><span class="lineNum">      68 </span>            :         mmCGTT_SX_CLK_CTRL1, 0xffffffff, 0x00000100,</a>
<a name="69"><span class="lineNum">      69 </span>            :         mmCGTT_SX_CLK_CTRL2, 0xffffffff, 0x00000100,</a>
<a name="70"><span class="lineNum">      70 </span>            :         mmCGTT_SX_CLK_CTRL3, 0xffffffff, 0x00000100,</a>
<a name="71"><span class="lineNum">      71 </span>            :         mmCGTT_SX_CLK_CTRL4, 0xffffffff, 0x00000100,</a>
<a name="72"><span class="lineNum">      72 </span>            :         mmCGTT_TCI_CLK_CTRL, 0xffffffff, 0x00000100,</a>
<a name="73"><span class="lineNum">      73 </span>            :         mmCGTT_TCP_CLK_CTRL, 0xffffffff, 0x00000100,</a>
<a name="74"><span class="lineNum">      74 </span>            :         mmCGTT_VGT_CLK_CTRL, 0xffffffff, 0x06000100,</a>
<a name="75"><span class="lineNum">      75 </span>            :         mmDB_CGTT_CLK_CTRL_0, 0xffffffff, 0x00000100,</a>
<a name="76"><span class="lineNum">      76 </span>            :         mmTA_CGTT_CTRL, 0xffffffff, 0x00000100,</a>
<a name="77"><span class="lineNum">      77 </span>            :         mmTCA_CGTT_SCLK_CTRL, 0xffffffff, 0x00000100,</a>
<a name="78"><span class="lineNum">      78 </span>            :         mmTCC_CGTT_SCLK_CTRL, 0xffffffff, 0x00000100,</a>
<a name="79"><span class="lineNum">      79 </span>            :         mmTD_CGTT_CTRL, 0xffffffff, 0x00000100,</a>
<a name="80"><span class="lineNum">      80 </span>            :         mmGRBM_GFX_INDEX, 0xffffffff, 0xe0000000,</a>
<a name="81"><span class="lineNum">      81 </span>            :         mmCGTS_SM_CTRL_REG, 0xffffffff, 0x96e00200,</a>
<a name="82"><span class="lineNum">      82 </span>            :         mmCP_RB_WPTR_POLL_CNTL, 0xffffffff, 0x00900100,</a>
<a name="83"><span class="lineNum">      83 </span>            :         mmRLC_CGCG_CGLS_CTRL, 0xffffffff, 0x0020003c,</a>
<a name="84"><span class="lineNum">      84 </span>            :         mmPCIE_INDEX, 0xffffffff, 0x0140001c,</a>
<a name="85"><span class="lineNum">      85 </span>            :         mmPCIE_DATA, 0x000f0000, 0x00000000,</a>
<a name="86"><span class="lineNum">      86 </span>            :         mmSMC_IND_INDEX_4, 0xffffffff, 0xC060000C,</a>
<a name="87"><span class="lineNum">      87 </span>            :         mmSMC_IND_DATA_4, 0xc0000fff, 0x00000100,</a>
<a name="88"><span class="lineNum">      88 </span>            :         mmXDMA_CLOCK_GATING_CNTL, 0xffffffff, 0x00000100,</a>
<a name="89"><span class="lineNum">      89 </span>            :         mmXDMA_MEM_POWER_CNTL, 0x00000101, 0x00000000,</a>
<a name="90"><span class="lineNum">      90 </span>            :         mmMC_MEM_POWER_LS, 0xffffffff, 0x00000104,</a>
<a name="91"><span class="lineNum">      91 </span>            :         mmCGTT_DRM_CLK_CTRL0, 0xff000fff, 0x00000100,</a>
<a name="92"><span class="lineNum">      92 </span>            :         mmHDP_XDP_CGTT_BLK_CTRL, 0xc0000fff, 0x00000104,</a>
<a name="93"><span class="lineNum">      93 </span>            :         mmCP_MEM_SLP_CNTL, 0x00000001, 0x00000001,</a>
<a name="94"><span class="lineNum">      94 </span>            :         mmSDMA0_CLK_CTRL, 0xff000ff0, 0x00000100,</a>
<a name="95"><span class="lineNum">      95 </span>            :         mmSDMA1_CLK_CTRL, 0xff000ff0, 0x00000100,</a>
<a name="96"><span class="lineNum">      96 </span>            : };</a>
<a name="97"><span class="lineNum">      97 </span>            : </a>
<a name="98"><span class="lineNum">      98 </span>            : static const u32 xgpu_fiji_golden_settings_a10[] = {</a>
<a name="99"><span class="lineNum">      99 </span>            :         mmCB_HW_CONTROL_3, 0x000001ff, 0x00000040,</a>
<a name="100"><span class="lineNum">     100 </span>            :         mmDB_DEBUG2, 0xf00fffff, 0x00000400,</a>
<a name="101"><span class="lineNum">     101 </span>            :         mmDCI_CLK_CNTL, 0x00000080, 0x00000000,</a>
<a name="102"><span class="lineNum">     102 </span>            :         mmFBC_DEBUG_COMP, 0x000000f0, 0x00000070,</a>
<a name="103"><span class="lineNum">     103 </span>            :         mmFBC_MISC, 0x1f311fff, 0x12300000,</a>
<a name="104"><span class="lineNum">     104 </span>            :         mmHDMI_CONTROL, 0x31000111, 0x00000011,</a>
<a name="105"><span class="lineNum">     105 </span>            :         mmPA_SC_ENHANCE, 0xffffffff, 0x20000001,</a>
<a name="106"><span class="lineNum">     106 </span>            :         mmPA_SC_LINE_STIPPLE_STATE, 0x0000ff0f, 0x00000000,</a>
<a name="107"><span class="lineNum">     107 </span>            :         mmSDMA0_CHICKEN_BITS, 0xfc910007, 0x00810007,</a>
<a name="108"><span class="lineNum">     108 </span>            :         mmSDMA0_GFX_IB_CNTL, 0x800f0111, 0x00000100,</a>
<a name="109"><span class="lineNum">     109 </span>            :         mmSDMA0_RLC0_IB_CNTL, 0x800f0111, 0x00000100,</a>
<a name="110"><span class="lineNum">     110 </span>            :         mmSDMA0_RLC1_IB_CNTL, 0x800f0111, 0x00000100,</a>
<a name="111"><span class="lineNum">     111 </span>            :         mmSDMA1_CHICKEN_BITS, 0xfc910007, 0x00810007,</a>
<a name="112"><span class="lineNum">     112 </span>            :         mmSDMA1_GFX_IB_CNTL, 0x800f0111, 0x00000100,</a>
<a name="113"><span class="lineNum">     113 </span>            :         mmSDMA1_RLC0_IB_CNTL, 0x800f0111, 0x00000100,</a>
<a name="114"><span class="lineNum">     114 </span>            :         mmSDMA1_RLC1_IB_CNTL, 0x800f0111, 0x00000100,</a>
<a name="115"><span class="lineNum">     115 </span>            :         mmSQ_RANDOM_WAVE_PRI, 0x001fffff, 0x000006fd,</a>
<a name="116"><span class="lineNum">     116 </span>            :         mmTA_CNTL_AUX, 0x000f000f, 0x000b0000,</a>
<a name="117"><span class="lineNum">     117 </span>            :         mmTCC_EXE_DISABLE, 0x00000002, 0x00000002,</a>
<a name="118"><span class="lineNum">     118 </span>            :         mmTCP_ADDR_CONFIG, 0x000003ff, 0x000000ff,</a>
<a name="119"><span class="lineNum">     119 </span>            :         mmVGT_RESET_DEBUG, 0x00000004, 0x00000004,</a>
<a name="120"><span class="lineNum">     120 </span>            :         mmVM_PRT_APERTURE0_LOW_ADDR, 0x0fffffff, 0x0fffffff,</a>
<a name="121"><span class="lineNum">     121 </span>            :         mmVM_PRT_APERTURE1_LOW_ADDR, 0x0fffffff, 0x0fffffff,</a>
<a name="122"><span class="lineNum">     122 </span>            :         mmVM_PRT_APERTURE2_LOW_ADDR, 0x0fffffff, 0x0fffffff,</a>
<a name="123"><span class="lineNum">     123 </span>            :         mmVM_PRT_APERTURE3_LOW_ADDR, 0x0fffffff, 0x0fffffff,</a>
<a name="124"><span class="lineNum">     124 </span>            : };</a>
<a name="125"><span class="lineNum">     125 </span>            : </a>
<a name="126"><span class="lineNum">     126 </span>            : static const u32 xgpu_fiji_golden_common_all[] = {</a>
<a name="127"><span class="lineNum">     127 </span>            :         mmGRBM_GFX_INDEX, 0xffffffff, 0xe0000000,</a>
<a name="128"><span class="lineNum">     128 </span>            :         mmPA_SC_RASTER_CONFIG, 0xffffffff, 0x3a00161a,</a>
<a name="129"><span class="lineNum">     129 </span>            :         mmPA_SC_RASTER_CONFIG_1, 0xffffffff, 0x0000002e,</a>
<a name="130"><span class="lineNum">     130 </span>            :         mmGB_ADDR_CONFIG, 0xffffffff, 0x22011003,</a>
<a name="131"><span class="lineNum">     131 </span>            :         mmSPI_RESOURCE_RESERVE_CU_0, 0xffffffff, 0x00000800,</a>
<a name="132"><span class="lineNum">     132 </span>            :         mmSPI_RESOURCE_RESERVE_CU_1, 0xffffffff, 0x00000800,</a>
<a name="133"><span class="lineNum">     133 </span>            :         mmSPI_RESOURCE_RESERVE_EN_CU_0, 0xffffffff, 0x00007FBF,</a>
<a name="134"><span class="lineNum">     134 </span>            :         mmSPI_RESOURCE_RESERVE_EN_CU_1, 0xffffffff, 0x00007FAF,</a>
<a name="135"><span class="lineNum">     135 </span>            :         mmGRBM_GFX_INDEX, 0xffffffff, 0xe0000000,</a>
<a name="136"><span class="lineNum">     136 </span>            :         mmSPI_CONFIG_CNTL_1, 0x0000000f, 0x00000009,</a>
<a name="137"><span class="lineNum">     137 </span>            : };</a>
<a name="138"><span class="lineNum">     138 </span>            : </a>
<a name="139"><span class="lineNum">     139 </span>            : static const u32 xgpu_tonga_mgcg_cgcg_init[] = {</a>
<a name="140"><span class="lineNum">     140 </span>            :         mmRLC_CGTT_MGCG_OVERRIDE,   0xffffffff, 0xffffffff,</a>
<a name="141"><span class="lineNum">     141 </span>            :         mmGRBM_GFX_INDEX,           0xffffffff, 0xe0000000,</a>
<a name="142"><span class="lineNum">     142 </span>            :         mmCB_CGTT_SCLK_CTRL,        0xffffffff, 0x00000100,</a>
<a name="143"><span class="lineNum">     143 </span>            :         mmCGTT_BCI_CLK_CTRL,        0xffffffff, 0x00000100,</a>
<a name="144"><span class="lineNum">     144 </span>            :         mmCGTT_CP_CLK_CTRL,         0xffffffff, 0x00000100,</a>
<a name="145"><span class="lineNum">     145 </span>            :         mmCGTT_CPC_CLK_CTRL,        0xffffffff, 0x00000100,</a>
<a name="146"><span class="lineNum">     146 </span>            :         mmCGTT_CPF_CLK_CTRL,        0xffffffff, 0x40000100,</a>
<a name="147"><span class="lineNum">     147 </span>            :         mmCGTT_DRM_CLK_CTRL0,       0xffffffff, 0x00600100,</a>
<a name="148"><span class="lineNum">     148 </span>            :         mmCGTT_GDS_CLK_CTRL,        0xffffffff, 0x00000100,</a>
<a name="149"><span class="lineNum">     149 </span>            :         mmCGTT_IA_CLK_CTRL,         0xffffffff, 0x06000100,</a>
<a name="150"><span class="lineNum">     150 </span>            :         mmCGTT_PA_CLK_CTRL,         0xffffffff, 0x00000100,</a>
<a name="151"><span class="lineNum">     151 </span>            :         mmCGTT_WD_CLK_CTRL,         0xffffffff, 0x06000100,</a>
<a name="152"><span class="lineNum">     152 </span>            :         mmCGTT_PC_CLK_CTRL,         0xffffffff, 0x00000100,</a>
<a name="153"><span class="lineNum">     153 </span>            :         mmCGTT_RLC_CLK_CTRL,        0xffffffff, 0x00000100,</a>
<a name="154"><span class="lineNum">     154 </span>            :         mmCGTT_SC_CLK_CTRL,         0xffffffff, 0x00000100,</a>
<a name="155"><span class="lineNum">     155 </span>            :         mmCGTT_SPI_CLK_CTRL,        0xffffffff, 0x00000100,</a>
<a name="156"><span class="lineNum">     156 </span>            :         mmCGTT_SQ_CLK_CTRL,         0xffffffff, 0x00000100,</a>
<a name="157"><span class="lineNum">     157 </span>            :         mmCGTT_SQG_CLK_CTRL,        0xffffffff, 0x00000100,</a>
<a name="158"><span class="lineNum">     158 </span>            :         mmCGTT_SX_CLK_CTRL0,        0xffffffff, 0x00000100,</a>
<a name="159"><span class="lineNum">     159 </span>            :         mmCGTT_SX_CLK_CTRL1,        0xffffffff, 0x00000100,</a>
<a name="160"><span class="lineNum">     160 </span>            :         mmCGTT_SX_CLK_CTRL2,        0xffffffff, 0x00000100,</a>
<a name="161"><span class="lineNum">     161 </span>            :         mmCGTT_SX_CLK_CTRL3,        0xffffffff, 0x00000100,</a>
<a name="162"><span class="lineNum">     162 </span>            :         mmCGTT_SX_CLK_CTRL4,        0xffffffff, 0x00000100,</a>
<a name="163"><span class="lineNum">     163 </span>            :         mmCGTT_TCI_CLK_CTRL,        0xffffffff, 0x00000100,</a>
<a name="164"><span class="lineNum">     164 </span>            :         mmCGTT_TCP_CLK_CTRL,        0xffffffff, 0x00000100,</a>
<a name="165"><span class="lineNum">     165 </span>            :         mmCGTT_VGT_CLK_CTRL,        0xffffffff, 0x06000100,</a>
<a name="166"><span class="lineNum">     166 </span>            :         mmDB_CGTT_CLK_CTRL_0,       0xffffffff, 0x00000100,</a>
<a name="167"><span class="lineNum">     167 </span>            :         mmTA_CGTT_CTRL,             0xffffffff, 0x00000100,</a>
<a name="168"><span class="lineNum">     168 </span>            :         mmTCA_CGTT_SCLK_CTRL,       0xffffffff, 0x00000100,</a>
<a name="169"><span class="lineNum">     169 </span>            :         mmTCC_CGTT_SCLK_CTRL,       0xffffffff, 0x00000100,</a>
<a name="170"><span class="lineNum">     170 </span>            :         mmTD_CGTT_CTRL,             0xffffffff, 0x00000100,</a>
<a name="171"><span class="lineNum">     171 </span>            :         mmGRBM_GFX_INDEX,           0xffffffff, 0xe0000000,</a>
<a name="172"><span class="lineNum">     172 </span>            :         mmCGTS_CU0_SP0_CTRL_REG,    0xffffffff, 0x00010000,</a>
<a name="173"><span class="lineNum">     173 </span>            :         mmCGTS_CU0_LDS_SQ_CTRL_REG, 0xffffffff, 0x00030002,</a>
<a name="174"><span class="lineNum">     174 </span>            :         mmCGTS_CU0_TA_SQC_CTRL_REG, 0xffffffff, 0x00040007,</a>
<a name="175"><span class="lineNum">     175 </span>            :         mmCGTS_CU0_SP1_CTRL_REG,    0xffffffff, 0x00060005,</a>
<a name="176"><span class="lineNum">     176 </span>            :         mmCGTS_CU0_TD_TCP_CTRL_REG, 0xffffffff, 0x00090008,</a>
<a name="177"><span class="lineNum">     177 </span>            :         mmCGTS_CU1_SP0_CTRL_REG,    0xffffffff, 0x00010000,</a>
<a name="178"><span class="lineNum">     178 </span>            :         mmCGTS_CU1_LDS_SQ_CTRL_REG, 0xffffffff, 0x00030002,</a>
<a name="179"><span class="lineNum">     179 </span>            :         mmCGTS_CU1_TA_CTRL_REG,     0xffffffff, 0x00040007,</a>
<a name="180"><span class="lineNum">     180 </span>            :         mmCGTS_CU1_SP1_CTRL_REG,    0xffffffff, 0x00060005,</a>
<a name="181"><span class="lineNum">     181 </span>            :         mmCGTS_CU1_TD_TCP_CTRL_REG, 0xffffffff, 0x00090008,</a>
<a name="182"><span class="lineNum">     182 </span>            :         mmCGTS_CU2_SP0_CTRL_REG,    0xffffffff, 0x00010000,</a>
<a name="183"><span class="lineNum">     183 </span>            :         mmCGTS_CU2_LDS_SQ_CTRL_REG, 0xffffffff, 0x00030002,</a>
<a name="184"><span class="lineNum">     184 </span>            :         mmCGTS_CU2_TA_CTRL_REG,     0xffffffff, 0x00040007,</a>
<a name="185"><span class="lineNum">     185 </span>            :         mmCGTS_CU2_SP1_CTRL_REG,    0xffffffff, 0x00060005,</a>
<a name="186"><span class="lineNum">     186 </span>            :         mmCGTS_CU2_TD_TCP_CTRL_REG, 0xffffffff, 0x00090008,</a>
<a name="187"><span class="lineNum">     187 </span>            :         mmCGTS_CU3_SP0_CTRL_REG,    0xffffffff, 0x00010000,</a>
<a name="188"><span class="lineNum">     188 </span>            :         mmCGTS_CU3_LDS_SQ_CTRL_REG, 0xffffffff, 0x00030002,</a>
<a name="189"><span class="lineNum">     189 </span>            :         mmCGTS_CU3_TA_CTRL_REG,     0xffffffff, 0x00040007,</a>
<a name="190"><span class="lineNum">     190 </span>            :         mmCGTS_CU3_SP1_CTRL_REG,    0xffffffff, 0x00060005,</a>
<a name="191"><span class="lineNum">     191 </span>            :         mmCGTS_CU3_TD_TCP_CTRL_REG, 0xffffffff, 0x00090008,</a>
<a name="192"><span class="lineNum">     192 </span>            :         mmCGTS_CU4_SP0_CTRL_REG,    0xffffffff, 0x00010000,</a>
<a name="193"><span class="lineNum">     193 </span>            :         mmCGTS_CU4_LDS_SQ_CTRL_REG, 0xffffffff, 0x00030002,</a>
<a name="194"><span class="lineNum">     194 </span>            :         mmCGTS_CU4_TA_SQC_CTRL_REG, 0xffffffff, 0x00040007,</a>
<a name="195"><span class="lineNum">     195 </span>            :         mmCGTS_CU4_SP1_CTRL_REG,    0xffffffff, 0x00060005,</a>
<a name="196"><span class="lineNum">     196 </span>            :         mmCGTS_CU4_TD_TCP_CTRL_REG, 0xffffffff, 0x00090008,</a>
<a name="197"><span class="lineNum">     197 </span>            :         mmCGTS_CU5_SP0_CTRL_REG,    0xffffffff, 0x00010000,</a>
<a name="198"><span class="lineNum">     198 </span>            :         mmCGTS_CU5_LDS_SQ_CTRL_REG, 0xffffffff, 0x00030002,</a>
<a name="199"><span class="lineNum">     199 </span>            :         mmCGTS_CU5_TA_CTRL_REG,     0xffffffff, 0x00040007,</a>
<a name="200"><span class="lineNum">     200 </span>            :         mmCGTS_CU5_SP1_CTRL_REG,    0xffffffff, 0x00060005,</a>
<a name="201"><span class="lineNum">     201 </span>            :         mmCGTS_CU5_TD_TCP_CTRL_REG, 0xffffffff, 0x00090008,</a>
<a name="202"><span class="lineNum">     202 </span>            :         mmCGTS_CU6_SP0_CTRL_REG,    0xffffffff, 0x00010000,</a>
<a name="203"><span class="lineNum">     203 </span>            :         mmCGTS_CU6_LDS_SQ_CTRL_REG, 0xffffffff, 0x00030002,</a>
<a name="204"><span class="lineNum">     204 </span>            :         mmCGTS_CU6_TA_CTRL_REG,     0xffffffff, 0x00040007,</a>
<a name="205"><span class="lineNum">     205 </span>            :         mmCGTS_CU6_SP1_CTRL_REG,    0xffffffff, 0x00060005,</a>
<a name="206"><span class="lineNum">     206 </span>            :         mmCGTS_CU6_TD_TCP_CTRL_REG, 0xffffffff, 0x00090008,</a>
<a name="207"><span class="lineNum">     207 </span>            :         mmCGTS_CU7_SP0_CTRL_REG,    0xffffffff, 0x00010000,</a>
<a name="208"><span class="lineNum">     208 </span>            :         mmCGTS_CU7_LDS_SQ_CTRL_REG, 0xffffffff, 0x00030002,</a>
<a name="209"><span class="lineNum">     209 </span>            :         mmCGTS_CU7_TA_CTRL_REG,     0xffffffff, 0x00040007,</a>
<a name="210"><span class="lineNum">     210 </span>            :         mmCGTS_CU7_SP1_CTRL_REG,    0xffffffff, 0x00060005,</a>
<a name="211"><span class="lineNum">     211 </span>            :         mmCGTS_CU7_TD_TCP_CTRL_REG, 0xffffffff, 0x00090008,</a>
<a name="212"><span class="lineNum">     212 </span>            :         mmCGTS_SM_CTRL_REG,         0xffffffff, 0x96e00200,</a>
<a name="213"><span class="lineNum">     213 </span>            :         mmCP_RB_WPTR_POLL_CNTL,     0xffffffff, 0x00900100,</a>
<a name="214"><span class="lineNum">     214 </span>            :         mmRLC_CGCG_CGLS_CTRL,       0xffffffff, 0x0020003c,</a>
<a name="215"><span class="lineNum">     215 </span>            :         mmPCIE_INDEX,               0xffffffff, 0x0140001c,</a>
<a name="216"><span class="lineNum">     216 </span>            :         mmPCIE_DATA,                0x000f0000, 0x00000000,</a>
<a name="217"><span class="lineNum">     217 </span>            :         mmSMC_IND_INDEX_4,          0xffffffff, 0xC060000C,</a>
<a name="218"><span class="lineNum">     218 </span>            :         mmSMC_IND_DATA_4,           0xc0000fff, 0x00000100,</a>
<a name="219"><span class="lineNum">     219 </span>            :         mmXDMA_CLOCK_GATING_CNTL,   0xffffffff, 0x00000100,</a>
<a name="220"><span class="lineNum">     220 </span>            :         mmXDMA_MEM_POWER_CNTL,      0x00000101, 0x00000000,</a>
<a name="221"><span class="lineNum">     221 </span>            :         mmMC_MEM_POWER_LS,          0xffffffff, 0x00000104,</a>
<a name="222"><span class="lineNum">     222 </span>            :         mmCGTT_DRM_CLK_CTRL0,       0xff000fff, 0x00000100,</a>
<a name="223"><span class="lineNum">     223 </span>            :         mmHDP_XDP_CGTT_BLK_CTRL,    0xc0000fff, 0x00000104,</a>
<a name="224"><span class="lineNum">     224 </span>            :         mmCP_MEM_SLP_CNTL,          0x00000001, 0x00000001,</a>
<a name="225"><span class="lineNum">     225 </span>            :         mmSDMA0_CLK_CTRL,           0xff000ff0, 0x00000100,</a>
<a name="226"><span class="lineNum">     226 </span>            :         mmSDMA1_CLK_CTRL,           0xff000ff0, 0x00000100,</a>
<a name="227"><span class="lineNum">     227 </span>            : };</a>
<a name="228"><span class="lineNum">     228 </span>            : </a>
<a name="229"><span class="lineNum">     229 </span>            : static const u32 xgpu_tonga_golden_settings_a11[] = {</a>
<a name="230"><span class="lineNum">     230 </span>            :         mmCB_HW_CONTROL, 0xfffdf3cf, 0x00007208,</a>
<a name="231"><span class="lineNum">     231 </span>            :         mmCB_HW_CONTROL_3, 0x00000040, 0x00000040,</a>
<a name="232"><span class="lineNum">     232 </span>            :         mmDB_DEBUG2, 0xf00fffff, 0x00000400,</a>
<a name="233"><span class="lineNum">     233 </span>            :         mmDCI_CLK_CNTL, 0x00000080, 0x00000000,</a>
<a name="234"><span class="lineNum">     234 </span>            :         mmFBC_DEBUG_COMP, 0x000000f0, 0x00000070,</a>
<a name="235"><span class="lineNum">     235 </span>            :         mmFBC_MISC, 0x1f311fff, 0x12300000,</a>
<a name="236"><span class="lineNum">     236 </span>            :         mmGB_GPU_ID, 0x0000000f, 0x00000000,</a>
<a name="237"><span class="lineNum">     237 </span>            :         mmHDMI_CONTROL, 0x31000111, 0x00000011,</a>
<a name="238"><span class="lineNum">     238 </span>            :         mmMC_ARB_WTM_GRPWT_RD, 0x00000003, 0x00000000,</a>
<a name="239"><span class="lineNum">     239 </span>            :         mmMC_HUB_RDREQ_DMIF_LIMIT, 0x0000007f, 0x00000028,</a>
<a name="240"><span class="lineNum">     240 </span>            :         mmMC_HUB_WDP_UMC, 0x00007fb6, 0x00000991,</a>
<a name="241"><span class="lineNum">     241 </span>            :         mmPA_SC_ENHANCE, 0xffffffff, 0x20000001,</a>
<a name="242"><span class="lineNum">     242 </span>            :         mmPA_SC_FIFO_DEPTH_CNTL, 0x000003ff, 0x000000fc,</a>
<a name="243"><span class="lineNum">     243 </span>            :         mmPA_SC_LINE_STIPPLE_STATE, 0x0000ff0f, 0x00000000,</a>
<a name="244"><span class="lineNum">     244 </span>            :         mmRLC_CGCG_CGLS_CTRL, 0x00000003, 0x0000003c,</a>
<a name="245"><span class="lineNum">     245 </span>            :         mmSDMA0_CHICKEN_BITS, 0xfc910007, 0x00810007,</a>
<a name="246"><span class="lineNum">     246 </span>            :         mmSDMA0_CLK_CTRL, 0xff000fff, 0x00000000,</a>
<a name="247"><span class="lineNum">     247 </span>            :         mmSDMA0_GFX_IB_CNTL, 0x800f0111, 0x00000100,</a>
<a name="248"><span class="lineNum">     248 </span>            :         mmSDMA0_RLC0_IB_CNTL, 0x800f0111, 0x00000100,</a>
<a name="249"><span class="lineNum">     249 </span>            :         mmSDMA0_RLC1_IB_CNTL, 0x800f0111, 0x00000100,</a>
<a name="250"><span class="lineNum">     250 </span>            :         mmSDMA1_CHICKEN_BITS, 0xfc910007, 0x00810007,</a>
<a name="251"><span class="lineNum">     251 </span>            :         mmSDMA1_CLK_CTRL, 0xff000fff, 0x00000000,</a>
<a name="252"><span class="lineNum">     252 </span>            :         mmSDMA1_GFX_IB_CNTL, 0x800f0111, 0x00000100,</a>
<a name="253"><span class="lineNum">     253 </span>            :         mmSDMA1_RLC0_IB_CNTL, 0x800f0111, 0x00000100,</a>
<a name="254"><span class="lineNum">     254 </span>            :         mmSDMA1_RLC1_IB_CNTL, 0x800f0111, 0x00000100,</a>
<a name="255"><span class="lineNum">     255 </span>            :         mmSQ_RANDOM_WAVE_PRI, 0x001fffff, 0x000006fd,</a>
<a name="256"><span class="lineNum">     256 </span>            :         mmTA_CNTL_AUX, 0x000f000f, 0x000b0000,</a>
<a name="257"><span class="lineNum">     257 </span>            :         mmTCC_CTRL, 0x00100000, 0xf31fff7f,</a>
<a name="258"><span class="lineNum">     258 </span>            :         mmTCC_EXE_DISABLE, 0x00000002, 0x00000002,</a>
<a name="259"><span class="lineNum">     259 </span>            :         mmTCP_ADDR_CONFIG, 0x000003ff, 0x000002fb,</a>
<a name="260"><span class="lineNum">     260 </span>            :         mmTCP_CHAN_STEER_HI, 0xffffffff, 0x0000543b,</a>
<a name="261"><span class="lineNum">     261 </span>            :         mmTCP_CHAN_STEER_LO, 0xffffffff, 0xa9210876,</a>
<a name="262"><span class="lineNum">     262 </span>            :         mmVGT_RESET_DEBUG, 0x00000004, 0x00000004,</a>
<a name="263"><span class="lineNum">     263 </span>            :         mmVM_PRT_APERTURE0_LOW_ADDR, 0x0fffffff, 0x0fffffff,</a>
<a name="264"><span class="lineNum">     264 </span>            :         mmVM_PRT_APERTURE1_LOW_ADDR, 0x0fffffff, 0x0fffffff,</a>
<a name="265"><span class="lineNum">     265 </span>            :         mmVM_PRT_APERTURE2_LOW_ADDR, 0x0fffffff, 0x0fffffff,</a>
<a name="266"><span class="lineNum">     266 </span>            :         mmVM_PRT_APERTURE3_LOW_ADDR, 0x0fffffff, 0x0fffffff,</a>
<a name="267"><span class="lineNum">     267 </span>            : };</a>
<a name="268"><span class="lineNum">     268 </span>            : </a>
<a name="269"><span class="lineNum">     269 </span>            : static const u32 xgpu_tonga_golden_common_all[] = {</a>
<a name="270"><span class="lineNum">     270 </span>            :         mmGRBM_GFX_INDEX,               0xffffffff, 0xe0000000,</a>
<a name="271"><span class="lineNum">     271 </span>            :         mmPA_SC_RASTER_CONFIG,          0xffffffff, 0x16000012,</a>
<a name="272"><span class="lineNum">     272 </span>            :         mmPA_SC_RASTER_CONFIG_1,        0xffffffff, 0x0000002A,</a>
<a name="273"><span class="lineNum">     273 </span>            :         mmGB_ADDR_CONFIG,               0xffffffff, 0x22011002,</a>
<a name="274"><span class="lineNum">     274 </span>            :         mmSPI_RESOURCE_RESERVE_CU_0,    0xffffffff, 0x00000800,</a>
<a name="275"><span class="lineNum">     275 </span>            :         mmSPI_RESOURCE_RESERVE_CU_1,    0xffffffff, 0x00000800,</a>
<a name="276"><span class="lineNum">     276 </span>            :         mmSPI_RESOURCE_RESERVE_EN_CU_0, 0xffffffff, 0x00007FBF,</a>
<a name="277"><span class="lineNum">     277 </span>            : };</a>
<a name="278"><span class="lineNum">     278 </span>            : </a>
<a name="279"><span class="lineNum">     279 </span><span class="lineNoCov">          0 : void xgpu_vi_init_golden_registers(struct amdgpu_device *adev)</span></a>
<a name="280"><span class="lineNum">     280 </span>            : {</a>
<a name="281"><span class="lineNum">     281 </span><span class="lineNoCov">          0 :         switch (adev-&gt;asic_type) {</span></a>
<a name="282"><span class="lineNum">     282 </span>            :         case CHIP_FIJI:</a>
<a name="283"><span class="lineNum">     283 </span><span class="lineNoCov">          0 :                 amdgpu_device_program_register_sequence(adev,</span></a>
<a name="284"><span class="lineNum">     284 </span>            :                                                         xgpu_fiji_mgcg_cgcg_init,</a>
<a name="285"><span class="lineNum">     285 </span>            :                                                         ARRAY_SIZE(</a>
<a name="286"><span class="lineNum">     286 </span>            :                                                                 xgpu_fiji_mgcg_cgcg_init));</a>
<a name="287"><span class="lineNum">     287 </span><span class="lineNoCov">          0 :                 amdgpu_device_program_register_sequence(adev,</span></a>
<a name="288"><span class="lineNum">     288 </span>            :                                                         xgpu_fiji_golden_settings_a10,</a>
<a name="289"><span class="lineNum">     289 </span>            :                                                         ARRAY_SIZE(</a>
<a name="290"><span class="lineNum">     290 </span>            :                                                                 xgpu_fiji_golden_settings_a10));</a>
<a name="291"><span class="lineNum">     291 </span><span class="lineNoCov">          0 :                 amdgpu_device_program_register_sequence(adev,</span></a>
<a name="292"><span class="lineNum">     292 </span>            :                                                         xgpu_fiji_golden_common_all,</a>
<a name="293"><span class="lineNum">     293 </span>            :                                                         ARRAY_SIZE(</a>
<a name="294"><span class="lineNum">     294 </span>            :                                                                 xgpu_fiji_golden_common_all));</a>
<a name="295"><span class="lineNum">     295 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="296"><span class="lineNum">     296 </span>            :         case CHIP_TONGA:</a>
<a name="297"><span class="lineNum">     297 </span><span class="lineNoCov">          0 :                 amdgpu_device_program_register_sequence(adev,</span></a>
<a name="298"><span class="lineNum">     298 </span>            :                                                         xgpu_tonga_mgcg_cgcg_init,</a>
<a name="299"><span class="lineNum">     299 </span>            :                                                         ARRAY_SIZE(</a>
<a name="300"><span class="lineNum">     300 </span>            :                                                                 xgpu_tonga_mgcg_cgcg_init));</a>
<a name="301"><span class="lineNum">     301 </span><span class="lineNoCov">          0 :                 amdgpu_device_program_register_sequence(adev,</span></a>
<a name="302"><span class="lineNum">     302 </span>            :                                                         xgpu_tonga_golden_settings_a11,</a>
<a name="303"><span class="lineNum">     303 </span>            :                                                         ARRAY_SIZE(</a>
<a name="304"><span class="lineNum">     304 </span>            :                                                                 xgpu_tonga_golden_settings_a11));</a>
<a name="305"><span class="lineNum">     305 </span><span class="lineNoCov">          0 :                 amdgpu_device_program_register_sequence(adev,</span></a>
<a name="306"><span class="lineNum">     306 </span>            :                                                         xgpu_tonga_golden_common_all,</a>
<a name="307"><span class="lineNum">     307 </span>            :                                                         ARRAY_SIZE(</a>
<a name="308"><span class="lineNum">     308 </span>            :                                                                 xgpu_tonga_golden_common_all));</a>
<a name="309"><span class="lineNum">     309 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="310"><span class="lineNum">     310 </span>            :         default:</a>
<a name="311"><span class="lineNum">     311 </span><span class="lineNoCov">          0 :                 BUG_ON(&quot;Doesn't support chip type.\n&quot;);</span></a>
<a name="312"><span class="lineNum">     312 </span>            :                 break;</a>
<a name="313"><span class="lineNum">     313 </span>            :         }</a>
<a name="314"><span class="lineNum">     314 </span><span class="lineNoCov">          0 : }</span></a>
<a name="315"><span class="lineNum">     315 </span>            : </a>
<a name="316"><span class="lineNum">     316 </span>            : /*</a>
<a name="317"><span class="lineNum">     317 </span>            :  * Mailbox communication between GPU hypervisor and VFs</a>
<a name="318"><span class="lineNum">     318 </span>            :  */</a>
<a name="319"><span class="lineNum">     319 </span><span class="lineNoCov">          0 : static void xgpu_vi_mailbox_send_ack(struct amdgpu_device *adev)</span></a>
<a name="320"><span class="lineNum">     320 </span>            : {</a>
<a name="321"><span class="lineNum">     321 </span>            :         u32 reg;</a>
<a name="322"><span class="lineNum">     322 </span><span class="lineNoCov">          0 :         int timeout = VI_MAILBOX_TIMEDOUT;</span></a>
<a name="323"><span class="lineNum">     323 </span><span class="lineNoCov">          0 :         u32 mask = REG_FIELD_MASK(MAILBOX_CONTROL, RCV_MSG_VALID);</span></a>
<a name="324"><span class="lineNum">     324 </span>            : </a>
<a name="325"><span class="lineNum">     325 </span><span class="lineNoCov">          0 :         reg = RREG32_NO_KIQ(mmMAILBOX_CONTROL);</span></a>
<a name="326"><span class="lineNum">     326 </span><span class="lineNoCov">          0 :         reg = REG_SET_FIELD(reg, MAILBOX_CONTROL, RCV_MSG_ACK, 1);</span></a>
<a name="327"><span class="lineNum">     327 </span><span class="lineNoCov">          0 :         WREG32_NO_KIQ(mmMAILBOX_CONTROL, reg);</span></a>
<a name="328"><span class="lineNum">     328 </span>            : </a>
<a name="329"><span class="lineNum">     329 </span>            :         /*Wait for RCV_MSG_VALID to be 0*/</a>
<a name="330"><span class="lineNum">     330 </span><span class="lineNoCov">          0 :         reg = RREG32_NO_KIQ(mmMAILBOX_CONTROL);</span></a>
<a name="331"><span class="lineNum">     331 </span><span class="lineNoCov">          0 :         while (reg &amp; mask) {</span></a>
<a name="332"><span class="lineNum">     332 </span><span class="lineNoCov">          0 :                 if (timeout &lt;= 0) {</span></a>
<a name="333"><span class="lineNum">     333 </span><span class="lineNoCov">          0 :                         pr_err(&quot;RCV_MSG_VALID is not cleared\n&quot;);</span></a>
<a name="334"><span class="lineNum">     334 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="335"><span class="lineNum">     335 </span>            :                 }</a>
<a name="336"><span class="lineNum">     336 </span><span class="lineNoCov">          0 :                 mdelay(1);</span></a>
<a name="337"><span class="lineNum">     337 </span><span class="lineNoCov">          0 :                 timeout -=1;</span></a>
<a name="338"><span class="lineNum">     338 </span>            : </a>
<a name="339"><span class="lineNum">     339 </span><span class="lineNoCov">          0 :                 reg = RREG32_NO_KIQ(mmMAILBOX_CONTROL);</span></a>
<a name="340"><span class="lineNum">     340 </span>            :         }</a>
<a name="341"><span class="lineNum">     341 </span><span class="lineNoCov">          0 : }</span></a>
<a name="342"><span class="lineNum">     342 </span>            : </a>
<a name="343"><span class="lineNum">     343 </span><span class="lineNoCov">          0 : static void xgpu_vi_mailbox_set_valid(struct amdgpu_device *adev, bool val)</span></a>
<a name="344"><span class="lineNum">     344 </span>            : {</a>
<a name="345"><span class="lineNum">     345 </span>            :         u32 reg;</a>
<a name="346"><span class="lineNum">     346 </span>            : </a>
<a name="347"><span class="lineNum">     347 </span><span class="lineNoCov">          0 :         reg = RREG32_NO_KIQ(mmMAILBOX_CONTROL);</span></a>
<a name="348"><span class="lineNum">     348 </span><span class="lineNoCov">          0 :         reg = REG_SET_FIELD(reg, MAILBOX_CONTROL,</span></a>
<a name="349"><span class="lineNum">     349 </span>            :                             TRN_MSG_VALID, val ? 1 : 0);</a>
<a name="350"><span class="lineNum">     350 </span><span class="lineNoCov">          0 :         WREG32_NO_KIQ(mmMAILBOX_CONTROL, reg);</span></a>
<a name="351"><span class="lineNum">     351 </span><span class="lineNoCov">          0 : }</span></a>
<a name="352"><span class="lineNum">     352 </span>            : </a>
<a name="353"><span class="lineNum">     353 </span><span class="lineNoCov">          0 : static void xgpu_vi_mailbox_trans_msg(struct amdgpu_device *adev,</span></a>
<a name="354"><span class="lineNum">     354 </span>            :                                       enum idh_request req)</a>
<a name="355"><span class="lineNum">     355 </span>            : {</a>
<a name="356"><span class="lineNum">     356 </span>            :         u32 reg;</a>
<a name="357"><span class="lineNum">     357 </span>            : </a>
<a name="358"><span class="lineNum">     358 </span><span class="lineNoCov">          0 :         reg = RREG32_NO_KIQ(mmMAILBOX_MSGBUF_TRN_DW0);</span></a>
<a name="359"><span class="lineNum">     359 </span><span class="lineNoCov">          0 :         reg = REG_SET_FIELD(reg, MAILBOX_MSGBUF_TRN_DW0,</span></a>
<a name="360"><span class="lineNum">     360 </span>            :                             MSGBUF_DATA, req);</a>
<a name="361"><span class="lineNum">     361 </span><span class="lineNoCov">          0 :         WREG32_NO_KIQ(mmMAILBOX_MSGBUF_TRN_DW0, reg);</span></a>
<a name="362"><span class="lineNum">     362 </span>            : </a>
<a name="363"><span class="lineNum">     363 </span><span class="lineNoCov">          0 :         xgpu_vi_mailbox_set_valid(adev, true);</span></a>
<a name="364"><span class="lineNum">     364 </span><span class="lineNoCov">          0 : }</span></a>
<a name="365"><span class="lineNum">     365 </span>            : </a>
<a name="366"><span class="lineNum">     366 </span><span class="lineNoCov">          0 : static int xgpu_vi_mailbox_rcv_msg(struct amdgpu_device *adev,</span></a>
<a name="367"><span class="lineNum">     367 </span>            :                                    enum idh_event event)</a>
<a name="368"><span class="lineNum">     368 </span>            : {</a>
<a name="369"><span class="lineNum">     369 </span>            :         u32 reg;</a>
<a name="370"><span class="lineNum">     370 </span><span class="lineNoCov">          0 :         u32 mask = REG_FIELD_MASK(MAILBOX_CONTROL, RCV_MSG_VALID);</span></a>
<a name="371"><span class="lineNum">     371 </span>            : </a>
<a name="372"><span class="lineNum">     372 </span>            :         /* workaround: host driver doesn't set VALID for CMPL now */</a>
<a name="373"><span class="lineNum">     373 </span><span class="lineNoCov">          0 :         if (event != IDH_FLR_NOTIFICATION_CMPL) {</span></a>
<a name="374"><span class="lineNum">     374 </span><span class="lineNoCov">          0 :                 reg = RREG32_NO_KIQ(mmMAILBOX_CONTROL);</span></a>
<a name="375"><span class="lineNum">     375 </span><span class="lineNoCov">          0 :                 if (!(reg &amp; mask))</span></a>
<a name="376"><span class="lineNum">     376 </span>            :                         return -ENOENT;</a>
<a name="377"><span class="lineNum">     377 </span>            :         }</a>
<a name="378"><span class="lineNum">     378 </span>            : </a>
<a name="379"><span class="lineNum">     379 </span><span class="lineNoCov">          0 :         reg = RREG32_NO_KIQ(mmMAILBOX_MSGBUF_RCV_DW0);</span></a>
<a name="380"><span class="lineNum">     380 </span><span class="lineNoCov">          0 :         if (reg != event)</span></a>
<a name="381"><span class="lineNum">     381 </span>            :                 return -ENOENT;</a>
<a name="382"><span class="lineNum">     382 </span>            : </a>
<a name="383"><span class="lineNum">     383 </span>            :         /* send ack to PF */</a>
<a name="384"><span class="lineNum">     384 </span><span class="lineNoCov">          0 :         xgpu_vi_mailbox_send_ack(adev);</span></a>
<a name="385"><span class="lineNum">     385 </span>            : </a>
<a name="386"><span class="lineNum">     386 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="387"><span class="lineNum">     387 </span>            : }</a>
<a name="388"><span class="lineNum">     388 </span>            : </a>
<a name="389"><span class="lineNum">     389 </span><span class="lineNoCov">          0 : static int xgpu_vi_poll_ack(struct amdgpu_device *adev)</span></a>
<a name="390"><span class="lineNum">     390 </span>            : {</a>
<a name="391"><span class="lineNum">     391 </span><span class="lineNoCov">          0 :         int r = 0, timeout = VI_MAILBOX_TIMEDOUT;</span></a>
<a name="392"><span class="lineNum">     392 </span><span class="lineNoCov">          0 :         u32 mask = REG_FIELD_MASK(MAILBOX_CONTROL, TRN_MSG_ACK);</span></a>
<a name="393"><span class="lineNum">     393 </span>            :         u32 reg;</a>
<a name="394"><span class="lineNum">     394 </span>            : </a>
<a name="395"><span class="lineNum">     395 </span><span class="lineNoCov">          0 :         reg = RREG32_NO_KIQ(mmMAILBOX_CONTROL);</span></a>
<a name="396"><span class="lineNum">     396 </span><span class="lineNoCov">          0 :         while (!(reg &amp; mask)) {</span></a>
<a name="397"><span class="lineNum">     397 </span><span class="lineNoCov">          0 :                 if (timeout &lt;= 0) {</span></a>
<a name="398"><span class="lineNum">     398 </span><span class="lineNoCov">          0 :                         pr_err(&quot;Doesn't get ack from pf.\n&quot;);</span></a>
<a name="399"><span class="lineNum">     399 </span><span class="lineNoCov">          0 :                         r = -ETIME;</span></a>
<a name="400"><span class="lineNum">     400 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="401"><span class="lineNum">     401 </span>            :                 }</a>
<a name="402"><span class="lineNum">     402 </span><span class="lineNoCov">          0 :                 mdelay(5);</span></a>
<a name="403"><span class="lineNum">     403 </span><span class="lineNoCov">          0 :                 timeout -= 5;</span></a>
<a name="404"><span class="lineNum">     404 </span>            : </a>
<a name="405"><span class="lineNum">     405 </span><span class="lineNoCov">          0 :                 reg = RREG32_NO_KIQ(mmMAILBOX_CONTROL);</span></a>
<a name="406"><span class="lineNum">     406 </span>            :         }</a>
<a name="407"><span class="lineNum">     407 </span>            : </a>
<a name="408"><span class="lineNum">     408 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="409"><span class="lineNum">     409 </span>            : }</a>
<a name="410"><span class="lineNum">     410 </span>            : </a>
<a name="411"><span class="lineNum">     411 </span><span class="lineNoCov">          0 : static int xgpu_vi_poll_msg(struct amdgpu_device *adev, enum idh_event event)</span></a>
<a name="412"><span class="lineNum">     412 </span>            : {</a>
<a name="413"><span class="lineNum">     413 </span><span class="lineNoCov">          0 :         int r = 0, timeout = VI_MAILBOX_TIMEDOUT;</span></a>
<a name="414"><span class="lineNum">     414 </span>            : </a>
<a name="415"><span class="lineNum">     415 </span><span class="lineNoCov">          0 :         r = xgpu_vi_mailbox_rcv_msg(adev, event);</span></a>
<a name="416"><span class="lineNum">     416 </span><span class="lineNoCov">          0 :         while (r) {</span></a>
<a name="417"><span class="lineNum">     417 </span><span class="lineNoCov">          0 :                 if (timeout &lt;= 0) {</span></a>
<a name="418"><span class="lineNum">     418 </span><span class="lineNoCov">          0 :                         pr_err(&quot;Doesn't get ack from pf.\n&quot;);</span></a>
<a name="419"><span class="lineNum">     419 </span><span class="lineNoCov">          0 :                         r = -ETIME;</span></a>
<a name="420"><span class="lineNum">     420 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="421"><span class="lineNum">     421 </span>            :                 }</a>
<a name="422"><span class="lineNum">     422 </span><span class="lineNoCov">          0 :                 mdelay(5);</span></a>
<a name="423"><span class="lineNum">     423 </span><span class="lineNoCov">          0 :                 timeout -= 5;</span></a>
<a name="424"><span class="lineNum">     424 </span>            : </a>
<a name="425"><span class="lineNum">     425 </span><span class="lineNoCov">          0 :                 r = xgpu_vi_mailbox_rcv_msg(adev, event);</span></a>
<a name="426"><span class="lineNum">     426 </span>            :         }</a>
<a name="427"><span class="lineNum">     427 </span>            : </a>
<a name="428"><span class="lineNum">     428 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="429"><span class="lineNum">     429 </span>            : }</a>
<a name="430"><span class="lineNum">     430 </span>            : </a>
<a name="431"><span class="lineNum">     431 </span><span class="lineNoCov">          0 : static int xgpu_vi_send_access_requests(struct amdgpu_device *adev,</span></a>
<a name="432"><span class="lineNum">     432 </span>            :                                         enum idh_request request)</a>
<a name="433"><span class="lineNum">     433 </span>            : {</a>
<a name="434"><span class="lineNum">     434 </span>            :         int r;</a>
<a name="435"><span class="lineNum">     435 </span>            : </a>
<a name="436"><span class="lineNum">     436 </span><span class="lineNoCov">          0 :         xgpu_vi_mailbox_trans_msg(adev, request);</span></a>
<a name="437"><span class="lineNum">     437 </span>            : </a>
<a name="438"><span class="lineNum">     438 </span>            :         /* start to poll ack */</a>
<a name="439"><span class="lineNum">     439 </span><span class="lineNoCov">          0 :         r = xgpu_vi_poll_ack(adev);</span></a>
<a name="440"><span class="lineNum">     440 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="441"><span class="lineNum">     441 </span>            :                 return r;</a>
<a name="442"><span class="lineNum">     442 </span>            : </a>
<a name="443"><span class="lineNum">     443 </span><span class="lineNoCov">          0 :         xgpu_vi_mailbox_set_valid(adev, false);</span></a>
<a name="444"><span class="lineNum">     444 </span>            : </a>
<a name="445"><span class="lineNum">     445 </span>            :         /* start to check msg if request is idh_req_gpu_init_access */</a>
<a name="446"><span class="lineNum">     446 </span><span class="lineNoCov">          0 :         if (request == IDH_REQ_GPU_INIT_ACCESS ||</span></a>
<a name="447"><span class="lineNum">     447 </span><span class="lineNoCov">          0 :                 request == IDH_REQ_GPU_FINI_ACCESS ||</span></a>
<a name="448"><span class="lineNum">     448 </span>            :                 request == IDH_REQ_GPU_RESET_ACCESS) {</a>
<a name="449"><span class="lineNum">     449 </span><span class="lineNoCov">          0 :                 r = xgpu_vi_poll_msg(adev, IDH_READY_TO_ACCESS_GPU);</span></a>
<a name="450"><span class="lineNum">     450 </span><span class="lineNoCov">          0 :                 if (r) {</span></a>
<a name="451"><span class="lineNum">     451 </span><span class="lineNoCov">          0 :                         pr_err(&quot;Doesn't get ack from pf, give up\n&quot;);</span></a>
<a name="452"><span class="lineNum">     452 </span><span class="lineNoCov">          0 :                         return r;</span></a>
<a name="453"><span class="lineNum">     453 </span>            :                 }</a>
<a name="454"><span class="lineNum">     454 </span>            :         }</a>
<a name="455"><span class="lineNum">     455 </span>            : </a>
<a name="456"><span class="lineNum">     456 </span>            :         return 0;</a>
<a name="457"><span class="lineNum">     457 </span>            : }</a>
<a name="458"><span class="lineNum">     458 </span>            : </a>
<a name="459"><span class="lineNum">     459 </span><span class="lineNoCov">          0 : static int xgpu_vi_request_reset(struct amdgpu_device *adev)</span></a>
<a name="460"><span class="lineNum">     460 </span>            : {</a>
<a name="461"><span class="lineNum">     461 </span><span class="lineNoCov">          0 :         return xgpu_vi_send_access_requests(adev, IDH_REQ_GPU_RESET_ACCESS);</span></a>
<a name="462"><span class="lineNum">     462 </span>            : }</a>
<a name="463"><span class="lineNum">     463 </span>            : </a>
<a name="464"><span class="lineNum">     464 </span><span class="lineNoCov">          0 : static int xgpu_vi_wait_reset_cmpl(struct amdgpu_device *adev)</span></a>
<a name="465"><span class="lineNum">     465 </span>            : {</a>
<a name="466"><span class="lineNum">     466 </span><span class="lineNoCov">          0 :         return xgpu_vi_poll_msg(adev, IDH_FLR_NOTIFICATION_CMPL);</span></a>
<a name="467"><span class="lineNum">     467 </span>            : }</a>
<a name="468"><span class="lineNum">     468 </span>            : </a>
<a name="469"><span class="lineNum">     469 </span><span class="lineNoCov">          0 : static int xgpu_vi_request_full_gpu_access(struct amdgpu_device *adev,</span></a>
<a name="470"><span class="lineNum">     470 </span>            :                                            bool init)</a>
<a name="471"><span class="lineNum">     471 </span>            : {</a>
<a name="472"><span class="lineNum">     472 </span>            :         enum idh_request req;</a>
<a name="473"><span class="lineNum">     473 </span>            : </a>
<a name="474"><span class="lineNum">     474 </span><span class="lineNoCov">          0 :         req = init ? IDH_REQ_GPU_INIT_ACCESS : IDH_REQ_GPU_FINI_ACCESS;</span></a>
<a name="475"><span class="lineNum">     475 </span><span class="lineNoCov">          0 :         return xgpu_vi_send_access_requests(adev, req);</span></a>
<a name="476"><span class="lineNum">     476 </span>            : }</a>
<a name="477"><span class="lineNum">     477 </span>            : </a>
<a name="478"><span class="lineNum">     478 </span><span class="lineNoCov">          0 : static int xgpu_vi_release_full_gpu_access(struct amdgpu_device *adev,</span></a>
<a name="479"><span class="lineNum">     479 </span>            :                                            bool init)</a>
<a name="480"><span class="lineNum">     480 </span>            : {</a>
<a name="481"><span class="lineNum">     481 </span>            :         enum idh_request req;</a>
<a name="482"><span class="lineNum">     482 </span><span class="lineNoCov">          0 :         int r = 0;</span></a>
<a name="483"><span class="lineNum">     483 </span>            : </a>
<a name="484"><span class="lineNum">     484 </span><span class="lineNoCov">          0 :         req = init ? IDH_REL_GPU_INIT_ACCESS : IDH_REL_GPU_FINI_ACCESS;</span></a>
<a name="485"><span class="lineNum">     485 </span><span class="lineNoCov">          0 :         r = xgpu_vi_send_access_requests(adev, req);</span></a>
<a name="486"><span class="lineNum">     486 </span>            : </a>
<a name="487"><span class="lineNum">     487 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="488"><span class="lineNum">     488 </span>            : }</a>
<a name="489"><span class="lineNum">     489 </span>            : </a>
<a name="490"><span class="lineNum">     490 </span>            : /* add support mailbox interrupts */</a>
<a name="491"><span class="lineNum">     491 </span><span class="lineNoCov">          0 : static int xgpu_vi_mailbox_ack_irq(struct amdgpu_device *adev,</span></a>
<a name="492"><span class="lineNum">     492 </span>            :                                    struct amdgpu_irq_src *source,</a>
<a name="493"><span class="lineNum">     493 </span>            :                                    struct amdgpu_iv_entry *entry)</a>
<a name="494"><span class="lineNum">     494 </span>            : {</a>
<a name="495"><span class="lineNum">     495 </span><span class="lineNoCov">          0 :         DRM_DEBUG(&quot;get ack intr and do nothing.\n&quot;);</span></a>
<a name="496"><span class="lineNum">     496 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="497"><span class="lineNum">     497 </span>            : }</a>
<a name="498"><span class="lineNum">     498 </span>            : </a>
<a name="499"><span class="lineNum">     499 </span><span class="lineNoCov">          0 : static int xgpu_vi_set_mailbox_ack_irq(struct amdgpu_device *adev,</span></a>
<a name="500"><span class="lineNum">     500 </span>            :                                        struct amdgpu_irq_src *src,</a>
<a name="501"><span class="lineNum">     501 </span>            :                                        unsigned type,</a>
<a name="502"><span class="lineNum">     502 </span>            :                                        enum amdgpu_interrupt_state state)</a>
<a name="503"><span class="lineNum">     503 </span>            : {</a>
<a name="504"><span class="lineNum">     504 </span><span class="lineNoCov">          0 :         u32 tmp = RREG32_NO_KIQ(mmMAILBOX_INT_CNTL);</span></a>
<a name="505"><span class="lineNum">     505 </span>            : </a>
<a name="506"><span class="lineNum">     506 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MAILBOX_INT_CNTL, ACK_INT_EN,</span></a>
<a name="507"><span class="lineNum">     507 </span>            :                             (state == AMDGPU_IRQ_STATE_ENABLE) ? 1 : 0);</a>
<a name="508"><span class="lineNum">     508 </span><span class="lineNoCov">          0 :         WREG32_NO_KIQ(mmMAILBOX_INT_CNTL, tmp);</span></a>
<a name="509"><span class="lineNum">     509 </span>            : </a>
<a name="510"><span class="lineNum">     510 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="511"><span class="lineNum">     511 </span>            : }</a>
<a name="512"><span class="lineNum">     512 </span>            : </a>
<a name="513"><span class="lineNum">     513 </span><span class="lineNoCov">          0 : static void xgpu_vi_mailbox_flr_work(struct work_struct *work)</span></a>
<a name="514"><span class="lineNum">     514 </span>            : {</a>
<a name="515"><span class="lineNum">     515 </span><span class="lineNoCov">          0 :         struct amdgpu_virt *virt = container_of(work, struct amdgpu_virt, flr_work);</span></a>
<a name="516"><span class="lineNum">     516 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = container_of(virt, struct amdgpu_device, virt);</span></a>
<a name="517"><span class="lineNum">     517 </span>            : </a>
<a name="518"><span class="lineNum">     518 </span>            :         /* wait until RCV_MSG become 3 */</a>
<a name="519"><span class="lineNum">     519 </span><span class="lineNoCov">          0 :         if (xgpu_vi_poll_msg(adev, IDH_FLR_NOTIFICATION_CMPL)) {</span></a>
<a name="520"><span class="lineNum">     520 </span><span class="lineNoCov">          0 :                 pr_err(&quot;failed to receive FLR_CMPL\n&quot;);</span></a>
<a name="521"><span class="lineNum">     521 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="522"><span class="lineNum">     522 </span>            :         }</a>
<a name="523"><span class="lineNum">     523 </span>            : </a>
<a name="524"><span class="lineNum">     524 </span>            :         /* Trigger recovery due to world switch failure */</a>
<a name="525"><span class="lineNum">     525 </span><span class="lineNoCov">          0 :         if (amdgpu_device_should_recover_gpu(adev)) {</span></a>
<a name="526"><span class="lineNum">     526 </span>            :                 struct amdgpu_reset_context reset_context;</a>
<a name="527"><span class="lineNum">     527 </span><span class="lineNoCov">          0 :                 memset(&amp;reset_context, 0, sizeof(reset_context));</span></a>
<a name="528"><span class="lineNum">     528 </span>            : </a>
<a name="529"><span class="lineNum">     529 </span><span class="lineNoCov">          0 :                 reset_context.method = AMD_RESET_METHOD_NONE;</span></a>
<a name="530"><span class="lineNum">     530 </span><span class="lineNoCov">          0 :                 reset_context.reset_req_dev = adev;</span></a>
<a name="531"><span class="lineNum">     531 </span><span class="lineNoCov">          0 :                 clear_bit(AMDGPU_NEED_FULL_RESET, &amp;reset_context.flags);</span></a>
<a name="532"><span class="lineNum">     532 </span><span class="lineNoCov">          0 :                 clear_bit(AMDGPU_SKIP_MODE2_RESET, &amp;reset_context.flags);</span></a>
<a name="533"><span class="lineNum">     533 </span>            : </a>
<a name="534"><span class="lineNum">     534 </span><span class="lineNoCov">          0 :                 amdgpu_device_gpu_recover(adev, NULL, &amp;reset_context);</span></a>
<a name="535"><span class="lineNum">     535 </span>            :         }</a>
<a name="536"><span class="lineNum">     536 </span>            : }</a>
<a name="537"><span class="lineNum">     537 </span>            : </a>
<a name="538"><span class="lineNum">     538 </span><span class="lineNoCov">          0 : static int xgpu_vi_set_mailbox_rcv_irq(struct amdgpu_device *adev,</span></a>
<a name="539"><span class="lineNum">     539 </span>            :                                        struct amdgpu_irq_src *src,</a>
<a name="540"><span class="lineNum">     540 </span>            :                                        unsigned type,</a>
<a name="541"><span class="lineNum">     541 </span>            :                                        enum amdgpu_interrupt_state state)</a>
<a name="542"><span class="lineNum">     542 </span>            : {</a>
<a name="543"><span class="lineNum">     543 </span><span class="lineNoCov">          0 :         u32 tmp = RREG32_NO_KIQ(mmMAILBOX_INT_CNTL);</span></a>
<a name="544"><span class="lineNum">     544 </span>            : </a>
<a name="545"><span class="lineNum">     545 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MAILBOX_INT_CNTL, VALID_INT_EN,</span></a>
<a name="546"><span class="lineNum">     546 </span>            :                             (state == AMDGPU_IRQ_STATE_ENABLE) ? 1 : 0);</a>
<a name="547"><span class="lineNum">     547 </span><span class="lineNoCov">          0 :         WREG32_NO_KIQ(mmMAILBOX_INT_CNTL, tmp);</span></a>
<a name="548"><span class="lineNum">     548 </span>            : </a>
<a name="549"><span class="lineNum">     549 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="550"><span class="lineNum">     550 </span>            : }</a>
<a name="551"><span class="lineNum">     551 </span>            : </a>
<a name="552"><span class="lineNum">     552 </span><span class="lineNoCov">          0 : static int xgpu_vi_mailbox_rcv_irq(struct amdgpu_device *adev,</span></a>
<a name="553"><span class="lineNum">     553 </span>            :                                    struct amdgpu_irq_src *source,</a>
<a name="554"><span class="lineNum">     554 </span>            :                                    struct amdgpu_iv_entry *entry)</a>
<a name="555"><span class="lineNum">     555 </span>            : {</a>
<a name="556"><span class="lineNum">     556 </span>            :         int r;</a>
<a name="557"><span class="lineNum">     557 </span>            : </a>
<a name="558"><span class="lineNum">     558 </span>            :         /* trigger gpu-reset by hypervisor only if TDR disabled */</a>
<a name="559"><span class="lineNum">     559 </span><span class="lineNoCov">          0 :         if (!amdgpu_gpu_recovery) {</span></a>
<a name="560"><span class="lineNum">     560 </span>            :                 /* see what event we get */</a>
<a name="561"><span class="lineNum">     561 </span><span class="lineNoCov">          0 :                 r = xgpu_vi_mailbox_rcv_msg(adev, IDH_FLR_NOTIFICATION);</span></a>
<a name="562"><span class="lineNum">     562 </span>            : </a>
<a name="563"><span class="lineNum">     563 </span>            :                 /* only handle FLR_NOTIFY now */</a>
<a name="564"><span class="lineNum">     564 </span><span class="lineNoCov">          0 :                 if (!r &amp;&amp; !amdgpu_in_reset(adev))</span></a>
<a name="565"><span class="lineNum">     565 </span><span class="lineNoCov">          0 :                         WARN_ONCE(!amdgpu_reset_domain_schedule(adev-&gt;reset_domain,</span></a>
<a name="566"><span class="lineNum">     566 </span>            :                                                                 &amp;adev-&gt;virt.flr_work),</a>
<a name="567"><span class="lineNum">     567 </span>            :                                   &quot;Failed to queue work! at %s&quot;,</a>
<a name="568"><span class="lineNum">     568 </span>            :                                   __func__);</a>
<a name="569"><span class="lineNum">     569 </span>            :         }</a>
<a name="570"><span class="lineNum">     570 </span>            : </a>
<a name="571"><span class="lineNum">     571 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="572"><span class="lineNum">     572 </span>            : }</a>
<a name="573"><span class="lineNum">     573 </span>            : </a>
<a name="574"><span class="lineNum">     574 </span>            : static const struct amdgpu_irq_src_funcs xgpu_vi_mailbox_ack_irq_funcs = {</a>
<a name="575"><span class="lineNum">     575 </span>            :         .set = xgpu_vi_set_mailbox_ack_irq,</a>
<a name="576"><span class="lineNum">     576 </span>            :         .process = xgpu_vi_mailbox_ack_irq,</a>
<a name="577"><span class="lineNum">     577 </span>            : };</a>
<a name="578"><span class="lineNum">     578 </span>            : </a>
<a name="579"><span class="lineNum">     579 </span>            : static const struct amdgpu_irq_src_funcs xgpu_vi_mailbox_rcv_irq_funcs = {</a>
<a name="580"><span class="lineNum">     580 </span>            :         .set = xgpu_vi_set_mailbox_rcv_irq,</a>
<a name="581"><span class="lineNum">     581 </span>            :         .process = xgpu_vi_mailbox_rcv_irq,</a>
<a name="582"><span class="lineNum">     582 </span>            : };</a>
<a name="583"><span class="lineNum">     583 </span>            : </a>
<a name="584"><span class="lineNum">     584 </span><span class="lineNoCov">          0 : void xgpu_vi_mailbox_set_irq_funcs(struct amdgpu_device *adev)</span></a>
<a name="585"><span class="lineNum">     585 </span>            : {</a>
<a name="586"><span class="lineNum">     586 </span><span class="lineNoCov">          0 :         adev-&gt;virt.ack_irq.num_types = 1;</span></a>
<a name="587"><span class="lineNum">     587 </span><span class="lineNoCov">          0 :         adev-&gt;virt.ack_irq.funcs = &amp;xgpu_vi_mailbox_ack_irq_funcs;</span></a>
<a name="588"><span class="lineNum">     588 </span><span class="lineNoCov">          0 :         adev-&gt;virt.rcv_irq.num_types = 1;</span></a>
<a name="589"><span class="lineNum">     589 </span><span class="lineNoCov">          0 :         adev-&gt;virt.rcv_irq.funcs = &amp;xgpu_vi_mailbox_rcv_irq_funcs;</span></a>
<a name="590"><span class="lineNum">     590 </span><span class="lineNoCov">          0 : }</span></a>
<a name="591"><span class="lineNum">     591 </span>            : </a>
<a name="592"><span class="lineNum">     592 </span><span class="lineNoCov">          0 : int xgpu_vi_mailbox_add_irq_id(struct amdgpu_device *adev)</span></a>
<a name="593"><span class="lineNum">     593 </span>            : {</a>
<a name="594"><span class="lineNum">     594 </span>            :         int r;</a>
<a name="595"><span class="lineNum">     595 </span>            : </a>
<a name="596"><span class="lineNum">     596 </span><span class="lineNoCov">          0 :         r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 135, &amp;adev-&gt;virt.rcv_irq);</span></a>
<a name="597"><span class="lineNum">     597 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="598"><span class="lineNum">     598 </span>            :                 return r;</a>
<a name="599"><span class="lineNum">     599 </span>            : </a>
<a name="600"><span class="lineNum">     600 </span><span class="lineNoCov">          0 :         r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 138, &amp;adev-&gt;virt.ack_irq);</span></a>
<a name="601"><span class="lineNum">     601 </span><span class="lineNoCov">          0 :         if (r) {</span></a>
<a name="602"><span class="lineNum">     602 </span><span class="lineNoCov">          0 :                 amdgpu_irq_put(adev, &amp;adev-&gt;virt.rcv_irq, 0);</span></a>
<a name="603"><span class="lineNum">     603 </span><span class="lineNoCov">          0 :                 return r;</span></a>
<a name="604"><span class="lineNum">     604 </span>            :         }</a>
<a name="605"><span class="lineNum">     605 </span>            : </a>
<a name="606"><span class="lineNum">     606 </span>            :         return 0;</a>
<a name="607"><span class="lineNum">     607 </span>            : }</a>
<a name="608"><span class="lineNum">     608 </span>            : </a>
<a name="609"><span class="lineNum">     609 </span><span class="lineNoCov">          0 : int xgpu_vi_mailbox_get_irq(struct amdgpu_device *adev)</span></a>
<a name="610"><span class="lineNum">     610 </span>            : {</a>
<a name="611"><span class="lineNum">     611 </span>            :         int r;</a>
<a name="612"><span class="lineNum">     612 </span>            : </a>
<a name="613"><span class="lineNum">     613 </span><span class="lineNoCov">          0 :         r = amdgpu_irq_get(adev, &amp;adev-&gt;virt.rcv_irq, 0);</span></a>
<a name="614"><span class="lineNum">     614 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="615"><span class="lineNum">     615 </span>            :                 return r;</a>
<a name="616"><span class="lineNum">     616 </span><span class="lineNoCov">          0 :         r = amdgpu_irq_get(adev, &amp;adev-&gt;virt.ack_irq, 0);</span></a>
<a name="617"><span class="lineNum">     617 </span><span class="lineNoCov">          0 :         if (r) {</span></a>
<a name="618"><span class="lineNum">     618 </span><span class="lineNoCov">          0 :                 amdgpu_irq_put(adev, &amp;adev-&gt;virt.rcv_irq, 0);</span></a>
<a name="619"><span class="lineNum">     619 </span><span class="lineNoCov">          0 :                 return r;</span></a>
<a name="620"><span class="lineNum">     620 </span>            :         }</a>
<a name="621"><span class="lineNum">     621 </span>            : </a>
<a name="622"><span class="lineNum">     622 </span><span class="lineNoCov">          0 :         INIT_WORK(&amp;adev-&gt;virt.flr_work, xgpu_vi_mailbox_flr_work);</span></a>
<a name="623"><span class="lineNum">     623 </span>            : </a>
<a name="624"><span class="lineNum">     624 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="625"><span class="lineNum">     625 </span>            : }</a>
<a name="626"><span class="lineNum">     626 </span>            : </a>
<a name="627"><span class="lineNum">     627 </span><span class="lineNoCov">          0 : void xgpu_vi_mailbox_put_irq(struct amdgpu_device *adev)</span></a>
<a name="628"><span class="lineNum">     628 </span>            : {</a>
<a name="629"><span class="lineNum">     629 </span><span class="lineNoCov">          0 :         amdgpu_irq_put(adev, &amp;adev-&gt;virt.ack_irq, 0);</span></a>
<a name="630"><span class="lineNum">     630 </span><span class="lineNoCov">          0 :         amdgpu_irq_put(adev, &amp;adev-&gt;virt.rcv_irq, 0);</span></a>
<a name="631"><span class="lineNum">     631 </span><span class="lineNoCov">          0 : }</span></a>
<a name="632"><span class="lineNum">     632 </span>            : </a>
<a name="633"><span class="lineNum">     633 </span>            : const struct amdgpu_virt_ops xgpu_vi_virt_ops = {</a>
<a name="634"><span class="lineNum">     634 </span>            :         .req_full_gpu           = xgpu_vi_request_full_gpu_access,</a>
<a name="635"><span class="lineNum">     635 </span>            :         .rel_full_gpu           = xgpu_vi_release_full_gpu_access,</a>
<a name="636"><span class="lineNum">     636 </span>            :         .reset_gpu              = xgpu_vi_request_reset,</a>
<a name="637"><span class="lineNum">     637 </span>            :         .wait_reset             = xgpu_vi_wait_reset_cmpl,</a>
<a name="638"><span class="lineNum">     638 </span>            :         .trans_msg              = NULL, /* Does not need to trans VF errors to host. */</a>
<a name="639"><span class="lineNum">     639 </span>            : };</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
