{"index": 129, "svad": "This property verifies that when the active-high reset signal rst_i becomes asserted, the state signal will match the previous value of wait_state on the next clock cycle.\n\nThe verification is triggered at every positive edge of the clock signal clk_i when rst_i equals 1. When this occurs, the property expects that one clock cycle later, the state signal must equal the value that wait_state had in the previous clock cycle.\n\nThe property is disabled and not checked when rst_i is deasserted (equal to 0).", "reference_sva": "property p_state_reset_logic;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i == 1 |-> ##1 state == $past(wait_state);\nendproperty\nassert_p_state_reset_logic: assert property (p_state_reset_logic) else $error(\"Assertion failed: state does not match the previous wait_state after reset\");", "generated_sva": "property p_rst_state_check;\n  @(posedge clk_i) disable iff (!rst_i)\n  rst_i |=> state == $past(wait_state);\nendproperty\n\nassert property (p_rst_state_check);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_state_reset_logic\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `state`, `wait_state`\n\n* **Clocks & Resets:**\n    * Primary Clock: `clk_i` (posedge)\n    * Reset Signal: `rst_i` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `rst_i == 1`\n    * Response condition: `##1 state == $past(wait_state)`\n\n* **Edge/Change Detection & Built-in Functions:**\n    * `$past(wait_state)`: Reference to signal value from previous cycles\n\n* **Past Values:**\n    * Reference to previous value of `wait_state`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `rst_i == 1`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `##1 state == $past(wait_state)`\n    * Timing: 1 cycle(s)\n\n* **Temporal Operators Used:**\n    * `##`: Cycle delay operator\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (rst_i == 0)`\n    * Property is disabled when reset `rst_i` is active high\n\n* **Assertion Structure:**\n    * `@(posedge clk_i) rst_i == 1 |-> ##1 state == $past(wait_state)`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_state_reset_logic;\n    @(posedge clk_i) disable iff (rst_i == 0)\n        rst_i == 1 |-> ##1 state == $past(wait_state);\nendproperty\nassert_p_state_reset_logic: assert property (p_state_reset_logic) else $error(\"Assertion failed: state does not match the previous wait_state after reset\");\n```\n\n**Summary:**\nProperty `p_state_reset_logic` uses overlapping implication synchronized to `clk_i` using built-in functions: $past.", "error_message": null, "generation_time": 39.12627124786377, "verification_time": 0.017117977142333984, "from_cache": false}