
*** Running vivado
    with args -log controller.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source controller.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source controller.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top controller -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5734 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1271.594 ; gain = 86.984 ; free physical = 4682 ; free virtual = 8274
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'controller' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/Controller.vhd:30]
	Parameter g_CLKS_PER_BIT bound to: 10417 - type: integer 
INFO: [Synth 8-3491] module 'L1' declared at '/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L1.vhd:6' bound to instance 'L1_inst' of component 'L1' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/Controller.vhd:130]
INFO: [Synth 8-638] synthesizing module 'L1' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L1.vhd:17]
INFO: [Synth 8-3491] module 'L1_block_wrapper' declared at '/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/imports/hdl/L1_block_wrapper.vhd:14' bound to instance 'L1_Block_i' of component 'L1_Block_wrapper' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L1.vhd:69]
INFO: [Synth 8-638] synthesizing module 'L1_block_wrapper' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/imports/hdl/L1_block_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'L1_block' declared at '/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/bd/L1_block/synth/L1_block.vhd:14' bound to instance 'L1_block_i' of component 'L1_block' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/imports/hdl/L1_block_wrapper.vhd:35]
INFO: [Synth 8-638] synthesizing module 'L1_block' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/bd/L1_block/synth/L1_block.vhd:28]
INFO: [Synth 8-3491] module 'L1_block_blk_mem_gen_0_0' declared at '/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.runs/synth_1/.Xil/Vivado-5709-nk7u/realtime/L1_block_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'L1_block_blk_mem_gen_0_0' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/bd/L1_block/synth/L1_block.vhd:57]
INFO: [Synth 8-638] synthesizing module 'L1_block_blk_mem_gen_0_0' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.runs/synth_1/.Xil/Vivado-5709-nk7u/realtime/L1_block_blk_mem_gen_0_0_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'L1_block' (1#1) [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/bd/L1_block/synth/L1_block.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'L1_block_wrapper' (2#1) [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/imports/hdl/L1_block_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'L1_lru_wrapper' declared at '/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/imports/hdl/L1_lru_wrapper.vhd:14' bound to instance 'L1_lru_i' of component 'L1_lru_wrapper' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L1.vhd:77]
INFO: [Synth 8-638] synthesizing module 'L1_lru_wrapper' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/imports/hdl/L1_lru_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'L1_lru' declared at '/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/bd/L1_lru/synth/L1_lru.vhd:14' bound to instance 'L1_lru_i' of component 'L1_lru' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/imports/hdl/L1_lru_wrapper.vhd:35]
INFO: [Synth 8-638] synthesizing module 'L1_lru' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/bd/L1_lru/synth/L1_lru.vhd:28]
INFO: [Synth 8-3491] module 'L1_lru_blk_mem_gen_0_0' declared at '/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.runs/synth_1/.Xil/Vivado-5709-nk7u/realtime/L1_lru_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'L1_lru_blk_mem_gen_0_0' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/bd/L1_lru/synth/L1_lru.vhd:57]
INFO: [Synth 8-638] synthesizing module 'L1_lru_blk_mem_gen_0_0' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.runs/synth_1/.Xil/Vivado-5709-nk7u/realtime/L1_lru_blk_mem_gen_0_0_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'L1_lru' (3#1) [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/bd/L1_lru/synth/L1_lru.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'L1_lru_wrapper' (4#1) [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/imports/hdl/L1_lru_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'L1_mru_wrapper' declared at '/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/imports/hdl/L1_mru_wrapper.vhd:14' bound to instance 'L1_mru_i' of component 'L1_mru_wrapper' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L1.vhd:85]
INFO: [Synth 8-638] synthesizing module 'L1_mru_wrapper' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/imports/hdl/L1_mru_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'L1_mru' declared at '/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/bd/L1_mru/synth/L1_mru.vhd:14' bound to instance 'L1_mru_i' of component 'L1_mru' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/imports/hdl/L1_mru_wrapper.vhd:35]
INFO: [Synth 8-638] synthesizing module 'L1_mru' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/bd/L1_mru/synth/L1_mru.vhd:28]
INFO: [Synth 8-3491] module 'L1_mru_blk_mem_gen_0_0' declared at '/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.runs/synth_1/.Xil/Vivado-5709-nk7u/realtime/L1_mru_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'L1_mru_blk_mem_gen_0_0' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/bd/L1_mru/synth/L1_mru.vhd:57]
INFO: [Synth 8-638] synthesizing module 'L1_mru_blk_mem_gen_0_0' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.runs/synth_1/.Xil/Vivado-5709-nk7u/realtime/L1_mru_blk_mem_gen_0_0_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'L1_mru' (5#1) [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/bd/L1_mru/synth/L1_mru.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'L1_mru_wrapper' (6#1) [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/imports/hdl/L1_mru_wrapper.vhd:24]
WARNING: [Synth 8-6014] Unused sequential element equal_b0_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L1.vhd:129]
WARNING: [Synth 8-6014] Unused sequential element equal_b1_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L1.vhd:130]
WARNING: [Synth 8-6014] Unused sequential element equal_b2_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L1.vhd:131]
WARNING: [Synth 8-6014] Unused sequential element equal_b3_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L1.vhd:132]
WARNING: [Synth 8-6014] Unused sequential element is_b0_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L1.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element is_b1_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L1.vhd:134]
WARNING: [Synth 8-6014] Unused sequential element is_b2_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L1.vhd:135]
WARNING: [Synth 8-6014] Unused sequential element is_b3_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L1.vhd:136]
WARNING: [Synth 8-6014] Unused sequential element hit_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L1.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element lru_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L1.vhd:167]
WARNING: [Synth 8-6014] Unused sequential element lru_value_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L1.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'L1' (7#1) [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L1.vhd:17]
INFO: [Synth 8-3491] module 'L2' declared at '/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L2.vhd:8' bound to instance 'L2_inst' of component 'L2' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/Controller.vhd:131]
INFO: [Synth 8-638] synthesizing module 'L2' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L2.vhd:19]
INFO: [Synth 8-3491] module 'L2_block_wrapper' declared at '/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/imports/hdl/L2_block_wrapper.vhd:14' bound to instance 'L2_Block_i' of component 'L2_Block_wrapper' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L2.vhd:68]
INFO: [Synth 8-638] synthesizing module 'L2_block_wrapper' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/imports/hdl/L2_block_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'L2_block' declared at '/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/bd/L2_block/synth/L2_block.vhd:14' bound to instance 'L2_block_i' of component 'L2_block' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/imports/hdl/L2_block_wrapper.vhd:35]
INFO: [Synth 8-638] synthesizing module 'L2_block' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/bd/L2_block/synth/L2_block.vhd:28]
INFO: [Synth 8-3491] module 'L2_block_blk_mem_gen_0_0' declared at '/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.runs/synth_1/.Xil/Vivado-5709-nk7u/realtime/L2_block_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'L2_block_blk_mem_gen_0_0' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/bd/L2_block/synth/L2_block.vhd:57]
INFO: [Synth 8-638] synthesizing module 'L2_block_blk_mem_gen_0_0' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.runs/synth_1/.Xil/Vivado-5709-nk7u/realtime/L2_block_blk_mem_gen_0_0_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'L2_block' (8#1) [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/bd/L2_block/synth/L2_block.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'L2_block_wrapper' (9#1) [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/imports/hdl/L2_block_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'L2_lru_wrapper' declared at '/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/imports/hdl/L2_lru_wrapper.vhd:14' bound to instance 'L2_lru_i' of component 'L2_lru_wrapper' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L2.vhd:76]
INFO: [Synth 8-638] synthesizing module 'L2_lru_wrapper' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/imports/hdl/L2_lru_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'L2_lru' declared at '/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/bd/L2_lru/synth/L2_lru.vhd:14' bound to instance 'L2_lru_i' of component 'L2_lru' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/imports/hdl/L2_lru_wrapper.vhd:35]
INFO: [Synth 8-638] synthesizing module 'L2_lru' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/bd/L2_lru/synth/L2_lru.vhd:28]
INFO: [Synth 8-3491] module 'L2_lru_blk_mem_gen_0_0' declared at '/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.runs/synth_1/.Xil/Vivado-5709-nk7u/realtime/L2_lru_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'L2_lru_blk_mem_gen_0_0' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/bd/L2_lru/synth/L2_lru.vhd:57]
INFO: [Synth 8-638] synthesizing module 'L2_lru_blk_mem_gen_0_0' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.runs/synth_1/.Xil/Vivado-5709-nk7u/realtime/L2_lru_blk_mem_gen_0_0_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'L2_lru' (10#1) [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/bd/L2_lru/synth/L2_lru.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'L2_lru_wrapper' (11#1) [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/imports/hdl/L2_lru_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'L2_mru_wrapper' declared at '/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/imports/hdl/L2_mru_wrapper.vhd:14' bound to instance 'L2_mru_i' of component 'L2_mru_wrapper' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L2.vhd:84]
INFO: [Synth 8-638] synthesizing module 'L2_mru_wrapper' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/imports/hdl/L2_mru_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'L2_mru' declared at '/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/bd/L2_mru/synth/L2_mru.vhd:14' bound to instance 'L2_mru_i' of component 'L2_mru' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/imports/hdl/L2_mru_wrapper.vhd:35]
INFO: [Synth 8-638] synthesizing module 'L2_mru' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/bd/L2_mru/synth/L2_mru.vhd:28]
INFO: [Synth 8-3491] module 'L2_mru_blk_mem_gen_0_0' declared at '/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.runs/synth_1/.Xil/Vivado-5709-nk7u/realtime/L2_mru_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'L2_mru_blk_mem_gen_0_0' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/bd/L2_mru/synth/L2_mru.vhd:57]
INFO: [Synth 8-638] synthesizing module 'L2_mru_blk_mem_gen_0_0' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.runs/synth_1/.Xil/Vivado-5709-nk7u/realtime/L2_mru_blk_mem_gen_0_0_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'L2_mru' (12#1) [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/bd/L2_mru/synth/L2_mru.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'L2_mru_wrapper' (13#1) [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/imports/hdl/L2_mru_wrapper.vhd:24]
WARNING: [Synth 8-6014] Unused sequential element equal_b0_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L2.vhd:136]
WARNING: [Synth 8-6014] Unused sequential element equal_b1_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L2.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element equal_b2_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L2.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element equal_b3_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L2.vhd:139]
WARNING: [Synth 8-6014] Unused sequential element equal_b4_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L2.vhd:140]
WARNING: [Synth 8-6014] Unused sequential element equal_b5_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L2.vhd:141]
WARNING: [Synth 8-6014] Unused sequential element equal_b6_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L2.vhd:142]
WARNING: [Synth 8-6014] Unused sequential element equal_b7_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L2.vhd:143]
WARNING: [Synth 8-6014] Unused sequential element is_b0_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L2.vhd:144]
WARNING: [Synth 8-6014] Unused sequential element is_b1_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L2.vhd:145]
WARNING: [Synth 8-6014] Unused sequential element is_b2_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L2.vhd:146]
WARNING: [Synth 8-6014] Unused sequential element is_b3_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L2.vhd:147]
WARNING: [Synth 8-6014] Unused sequential element is_b4_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L2.vhd:148]
WARNING: [Synth 8-6014] Unused sequential element is_b5_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L2.vhd:149]
WARNING: [Synth 8-6014] Unused sequential element is_b6_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L2.vhd:150]
WARNING: [Synth 8-6014] Unused sequential element is_b7_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L2.vhd:151]
WARNING: [Synth 8-6014] Unused sequential element hit_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L2.vhd:152]
WARNING: [Synth 8-6014] Unused sequential element lru_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L2.vhd:201]
WARNING: [Synth 8-6014] Unused sequential element lru_value_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L2.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'L2' (14#1) [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L2.vhd:19]
INFO: [Synth 8-638] synthesizing module 'UART_TX' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/UART_Tx.vhd:30]
	Parameter g_CLKS_PER_BIT bound to: 10417 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_TX' (15#1) [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/UART_Tx.vhd:30]
INFO: [Synth 8-3491] module 'traceram_wrapper' declared at '/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/imports/hdl/traceram_wrapper.vhd:14' bound to instance 'TR_i' of component 'traceram_wrapper' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/Controller.vhd:133]
INFO: [Synth 8-638] synthesizing module 'traceram_wrapper' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/imports/hdl/traceram_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'traceram' declared at '/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/bd/traceram/synth/traceram.vhd:14' bound to instance 'traceram_i' of component 'traceram' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/imports/hdl/traceram_wrapper.vhd:35]
INFO: [Synth 8-638] synthesizing module 'traceram' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/bd/traceram/synth/traceram.vhd:28]
INFO: [Synth 8-3491] module 'traceram_blk_mem_gen_0_0' declared at '/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.runs/synth_1/.Xil/Vivado-5709-nk7u/realtime/traceram_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'traceram_blk_mem_gen_0_0' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/bd/traceram/synth/traceram.vhd:57]
INFO: [Synth 8-638] synthesizing module 'traceram_blk_mem_gen_0_0' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.runs/synth_1/.Xil/Vivado-5709-nk7u/realtime/traceram_blk_mem_gen_0_0_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'traceram' (16#1) [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/bd/traceram/synth/traceram.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'traceram_wrapper' (17#1) [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/imports/hdl/traceram_wrapper.vhd:24]
INFO: [Synth 8-226] default block is never used [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/Controller.vhd:399]
WARNING: [Synth 8-614] signal 'index' is read in the process but is not in the sensitivity list [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/Controller.vhd:396]
WARNING: [Synth 8-614] signal 'sel' is read in the process but is not in the sensitivity list [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/Controller.vhd:396]
WARNING: [Synth 8-614] signal 'hit_count1' is read in the process but is not in the sensitivity list [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/Controller.vhd:396]
WARNING: [Synth 8-614] signal 'hit_count2' is read in the process but is not in the sensitivity list [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/Controller.vhd:396]
WARNING: [Synth 8-614] signal 'miss_count1' is read in the process but is not in the sensitivity list [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/Controller.vhd:396]
WARNING: [Synth 8-614] signal 'miss_count2' is read in the process but is not in the sensitivity list [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/Controller.vhd:396]
WARNING: [Synth 8-6014] Unused sequential element r_RX_DV_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/Controller.vhd:152]
WARNING: [Synth 8-6014] Unused sequential element done_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/Controller.vhd:239]
WARNING: [Synth 8-6014] Unused sequential element addr_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/Controller.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'controller' (18#1) [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/Controller.vhd:30]
WARNING: [Synth 8-3331] design L2 has unconnected port addr[3]
WARNING: [Synth 8-3331] design L2 has unconnected port addr[2]
WARNING: [Synth 8-3331] design L2 has unconnected port addr[1]
WARNING: [Synth 8-3331] design L2 has unconnected port addr[0]
WARNING: [Synth 8-3331] design L2 has unconnected port carry_in[10]
WARNING: [Synth 8-3331] design L2 has unconnected port carry_in[9]
WARNING: [Synth 8-3331] design L2 has unconnected port carry_in[8]
WARNING: [Synth 8-3331] design L2 has unconnected port carry_in[7]
WARNING: [Synth 8-3331] design L2 has unconnected port carry_in[6]
WARNING: [Synth 8-3331] design L2 has unconnected port carry_in[5]
WARNING: [Synth 8-3331] design L2 has unconnected port carry_in[4]
WARNING: [Synth 8-3331] design L2 has unconnected port carry_in[3]
WARNING: [Synth 8-3331] design L2 has unconnected port carry_in[2]
WARNING: [Synth 8-3331] design L2 has unconnected port carry_in[1]
WARNING: [Synth 8-3331] design L2 has unconnected port carry_in[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1319.125 ; gain = 134.516 ; free physical = 4684 ; free virtual = 8279
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1319.125 ; gain = 134.516 ; free physical = 4686 ; free virtual = 8281
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.runs/synth_1/.Xil/Vivado-5709-nk7u/dcp7/traceram_blk_mem_gen_0_0_in_context.xdc] for cell 'TR_i/traceram_i/blk_mem_gen_0'
Finished Parsing XDC File [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.runs/synth_1/.Xil/Vivado-5709-nk7u/dcp7/traceram_blk_mem_gen_0_0_in_context.xdc] for cell 'TR_i/traceram_i/blk_mem_gen_0'
Parsing XDC File [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.runs/synth_1/.Xil/Vivado-5709-nk7u/dcp8/L2_mru_blk_mem_gen_0_0_in_context.xdc] for cell 'L2_inst/L2_mru_i/L2_mru_i/blk_mem_gen_0'
Finished Parsing XDC File [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.runs/synth_1/.Xil/Vivado-5709-nk7u/dcp8/L2_mru_blk_mem_gen_0_0_in_context.xdc] for cell 'L2_inst/L2_mru_i/L2_mru_i/blk_mem_gen_0'
Parsing XDC File [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.runs/synth_1/.Xil/Vivado-5709-nk7u/dcp9/L2_lru_blk_mem_gen_0_0_in_context.xdc] for cell 'L2_inst/L2_lru_i/L2_lru_i/blk_mem_gen_0'
Finished Parsing XDC File [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.runs/synth_1/.Xil/Vivado-5709-nk7u/dcp9/L2_lru_blk_mem_gen_0_0_in_context.xdc] for cell 'L2_inst/L2_lru_i/L2_lru_i/blk_mem_gen_0'
Parsing XDC File [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.runs/synth_1/.Xil/Vivado-5709-nk7u/dcp10/L2_block_blk_mem_gen_0_0_in_context.xdc] for cell 'L2_inst/L2_Block_i/L2_block_i/blk_mem_gen_0'
Finished Parsing XDC File [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.runs/synth_1/.Xil/Vivado-5709-nk7u/dcp10/L2_block_blk_mem_gen_0_0_in_context.xdc] for cell 'L2_inst/L2_Block_i/L2_block_i/blk_mem_gen_0'
Parsing XDC File [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.runs/synth_1/.Xil/Vivado-5709-nk7u/dcp11/L1_mru_blk_mem_gen_0_0_in_context.xdc] for cell 'L1_inst/L1_mru_i/L1_mru_i/blk_mem_gen_0'
Finished Parsing XDC File [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.runs/synth_1/.Xil/Vivado-5709-nk7u/dcp11/L1_mru_blk_mem_gen_0_0_in_context.xdc] for cell 'L1_inst/L1_mru_i/L1_mru_i/blk_mem_gen_0'
Parsing XDC File [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.runs/synth_1/.Xil/Vivado-5709-nk7u/dcp12/L1_lru_blk_mem_gen_0_0_in_context.xdc] for cell 'L1_inst/L1_lru_i/L1_lru_i/blk_mem_gen_0'
Finished Parsing XDC File [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.runs/synth_1/.Xil/Vivado-5709-nk7u/dcp12/L1_lru_blk_mem_gen_0_0_in_context.xdc] for cell 'L1_inst/L1_lru_i/L1_lru_i/blk_mem_gen_0'
Parsing XDC File [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.runs/synth_1/.Xil/Vivado-5709-nk7u/dcp13/L1_lru_blk_mem_gen_0_0_in_context.xdc] for cell 'L1_inst/L1_Block_i/L1_block_i/blk_mem_gen_0'
Finished Parsing XDC File [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.runs/synth_1/.Xil/Vivado-5709-nk7u/dcp13/L1_lru_blk_mem_gen_0_0_in_context.xdc] for cell 'L1_inst/L1_Block_i/L1_block_i/blk_mem_gen_0'
Parsing XDC File [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/constrs_1/new/basys.xdc]
Finished Parsing XDC File [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/constrs_1/new/basys.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/constrs_1/new/basys.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/controller_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/controller_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1643.328 ; gain = 0.000 ; free physical = 4405 ; free virtual = 8035
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 1643.328 ; gain = 458.719 ; free physical = 4478 ; free virtual = 8108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:45 . Memory (MB): peak = 1643.328 ; gain = 458.719 ; free physical = 4478 ; free virtual = 8108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for L1_inst/L1_Block_i/L1_block_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for L1_inst/L1_Block_i/L1_block_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for L1_inst/L1_lru_i/L1_lru_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for L1_inst/L1_lru_i/L1_lru_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for L1_inst/L1_mru_i/L1_mru_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for L1_inst/L1_mru_i/L1_mru_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for L2_inst/L2_Block_i/L2_block_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for L2_inst/L2_Block_i/L2_block_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for L2_inst/L2_lru_i/L2_lru_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for L2_inst/L2_lru_i/L2_lru_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for L2_inst/L2_mru_i/L2_mru_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for L2_inst/L2_mru_i/L2_mru_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TR_i/traceram_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TR_i/traceram_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:45 . Memory (MB): peak = 1643.328 ; gain = 458.719 ; free physical = 4479 ; free virtual = 8109
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'mru_enable_reg' into 'lru_enable_reg' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L1.vhd:91]
WARNING: [Synth 8-6014] Unused sequential element mru_enable_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L1.vhd:91]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'L1'
INFO: [Synth 8-5545] ROM "hit_miss" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "done" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mru_value" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "lru_enable" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mru_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "block_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "block_enable" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "hit_miss" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "done" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mru_value" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "lru_enable" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mru_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "block_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "block_enable" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'mru_enable_reg' into 'lru_enable_reg' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L2.vhd:90]
INFO: [Synth 8-4471] merging register 'block_enable_reg' into 'lru_enable_reg' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L2.vhd:74]
WARNING: [Synth 8-6014] Unused sequential element mru_enable_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L2.vhd:90]
WARNING: [Synth 8-6014] Unused sequential element block_enable_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/L2.vhd:74]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'L2'
INFO: [Synth 8-5545] ROM "done" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "hit_miss" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mru_value" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "lru_enable" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "block_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "done" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "hit_miss" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mru_value" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "lru_enable" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "block_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'controller'
INFO: [Synth 8-802] inferred FSM for state register 'printer_reg' in module 'controller'
INFO: [Synth 8-5546] ROM "r_SM_Main" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_tx_dv" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "index" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tr_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "X" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "waiter" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "pcout" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "printer" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-6014] Unused sequential element hit_count1_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/Controller.vhd:255]
WARNING: [Synth 8-6014] Unused sequential element miss_count1_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/Controller.vhd:258]
WARNING: [Synth 8-6014] Unused sequential element hit_count2_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/Controller.vhd:272]
WARNING: [Synth 8-6014] Unused sequential element miss_count2_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/Controller.vhd:274]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 | 00000000000000000000000000000000
                 iSTATE0 |                             0001 | 00000000000000000000000000000001
                 iSTATE1 |                             0010 | 00000000000000000000000000001100
                 iSTATE2 |                             0011 | 00000000000000000000000000000010
                 iSTATE3 |                             0100 | 00000000000000000000000000010001
                 iSTATE4 |                             0101 | 00000000000000000000000000000111
                 iSTATE5 |                             0110 | 00000000000000000000000000000011
                 iSTATE6 |                             0111 | 00000000000000000000000000001010
                 iSTATE7 |                             1000 | 00000000000000000000000000000100
                 iSTATE8 |                             1001 | 00000000000000000000000000001000
                 iSTATE9 |                             1010 | 00000000000000000000000000001001
                iSTATE10 |                             1011 | 00000000000000000000000000000101
                iSTATE11 |                             1100 | 00000000000000000000000000000110
                iSTATE12 |                             1101 | 00000000000000000000000000010000
                iSTATE13 |                             1110 | 00000000000000000000000000011010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'L1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 | 00000000000000000000000000000000
                 iSTATE0 |                             0001 | 00000000000000000000000000000001
                 iSTATE1 |                             0010 | 00000000000000000000000000001100
                 iSTATE2 |                             0011 | 00000000000000000000000000000010
                 iSTATE3 |                             0100 | 00000000000000000000000000010001
                 iSTATE4 |                             0101 | 00000000000000000000000000000111
                 iSTATE5 |                             0110 | 00000000000000000000000000000011
                 iSTATE6 |                             0111 | 00000000000000000000000000001010
                 iSTATE7 |                             1000 | 00000000000000000000000000000100
                 iSTATE8 |                             1001 | 00000000000000000000000000001000
                 iSTATE9 |                             1010 | 00000000000000000000000000001001
                iSTATE10 |                             1011 | 00000000000000000000000000000101
                iSTATE11 |                             1100 | 00000000000000000000000000000110
                iSTATE12 |                             1101 | 00000000000000000000000000010000
                iSTATE13 |                             1110 | 00000000000000000000000000011010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'L2'
WARNING: [Synth 8-327] inferring latch for variable 'res_reg' [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/Controller.vhd:401]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                            00000
                 iSTATE0 |                             0001 |                            00001
                 iSTATE1 |                             0010 |                            00010
                 iSTATE2 |                             0011 |                            00011
                 iSTATE3 |                             0100 |                            00100
                 iSTATE4 |                             0101 |                            00101
                 iSTATE5 |                             0110 |                            00110
                 iSTATE6 |                             0111 |                            00111
                 iSTATE7 |                             1000 |                            01000
                 iSTATE8 |                             1001 |                            01001
                 iSTATE9 |                             1010 |                            01010
                iSTATE10 |                             1011 |                            01011
                iSTATE11 |                             1100 |                            01100
                iSTATE12 |                             1101 |                            01101
                iSTATE13 |                             1110 |                            01110
                iSTATE14 |                             1111 |                            01111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'printer_reg' using encoding 'sequential' in module 'controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                            00000 |                            00000
          s_rx_start_bit |                            00001 |                            00001
          s_rx_data_bits |                            00010 |                            00010
           s_rx_stop_bit |                            00011 |                            00011
               s_cleanup |                            00100 |                            00100
                    save |                            00101 |                            00101
                   save2 |                            00110 |                            00110
                     s_5 |                            00111 |                            01100
                    s_15 |                            01000 |                            10000
                     s_0 |                            01001 |                            00111
                     s_4 |                            01010 |                            01011
                     s_1 |                            01011 |                            01000
                     s_2 |                            01100 |                            01001
                     s_3 |                            01101 |                            01010
                     s_6 |                            01110 |                            01101
                    s_26 |                            01111 |                            10010
                    s_36 |                            10000 |                            10011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1643.328 ; gain = 458.719 ; free physical = 4470 ; free virtual = 8099
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 4     
	   2 Input      6 Bit         XORs := 8     
+---Registers : 
	               64 Bit    Registers := 2     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               20 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   8 Input     64 Bit        Muxes := 1     
	  15 Input     64 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 1     
	   8 Input     48 Bit        Muxes := 1     
	  15 Input     48 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   6 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	  17 Input     14 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	  17 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	  16 Input      8 Bit        Muxes := 1     
	  17 Input      8 Bit        Muxes := 1     
	  30 Input      5 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 24    
	   6 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 5     
	  17 Input      1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	  17 Input     14 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	  17 Input     11 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  17 Input      8 Bit        Muxes := 1     
	  30 Input      5 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 5     
	  17 Input      1 Bit        Muxes := 21    
Module L1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 4     
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 4     
	   4 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 14    
Module L2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 8     
+---Registers : 
	               64 Bit    Registers := 2     
	               48 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   8 Input     64 Bit        Muxes := 1     
	  15 Input     64 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 1     
	   8 Input     48 Bit        Muxes := 1     
	  15 Input     48 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 6     
	  16 Input      4 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 10    
Module UART_TX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "i_tx_dv" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_SM_Main" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element hit_count1_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/Controller.vhd:255]
WARNING: [Synth 8-6014] Unused sequential element hit_count2_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/Controller.vhd:272]
WARNING: [Synth 8-6014] Unused sequential element miss_count1_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/Controller.vhd:258]
WARNING: [Synth 8-6014] Unused sequential element miss_count2_reg was removed.  [/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.srcs/sources_1/new/Controller.vhd:274]
WARNING: [Synth 8-3331] design L2 has unconnected port addr[3]
WARNING: [Synth 8-3331] design L2 has unconnected port addr[2]
WARNING: [Synth 8-3331] design L2 has unconnected port addr[1]
WARNING: [Synth 8-3331] design L2 has unconnected port addr[0]
WARNING: [Synth 8-3331] design L2 has unconnected port carry_in[10]
WARNING: [Synth 8-3331] design L2 has unconnected port carry_in[9]
WARNING: [Synth 8-3331] design L2 has unconnected port carry_in[8]
WARNING: [Synth 8-3331] design L2 has unconnected port carry_in[7]
WARNING: [Synth 8-3331] design L2 has unconnected port carry_in[6]
WARNING: [Synth 8-3331] design L2 has unconnected port carry_in[5]
WARNING: [Synth 8-3331] design L2 has unconnected port carry_in[4]
WARNING: [Synth 8-3331] design L2 has unconnected port carry_in[3]
WARNING: [Synth 8-3331] design L2 has unconnected port carry_in[2]
WARNING: [Synth 8-3331] design L2 has unconnected port carry_in[1]
WARNING: [Synth 8-3331] design L2 has unconnected port carry_in[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\L1_inst/tag_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (L2_inst/\tag_reg[5] )
WARNING: [Synth 8-3332] Sequential element (tag_reg[5]) is unused and will be removed from module L2.
WARNING: [Synth 8-3332] Sequential element (addr1_reg[3]) is unused and will be removed from module controller.
WARNING: [Synth 8-3332] Sequential element (addr1_reg[2]) is unused and will be removed from module controller.
WARNING: [Synth 8-3332] Sequential element (addr1_reg[1]) is unused and will be removed from module controller.
WARNING: [Synth 8-3332] Sequential element (addr1_reg[0]) is unused and will be removed from module controller.
WARNING: [Synth 8-3332] Sequential element (L1_inst/tag_reg[7]) is unused and will be removed from module controller.
WARNING: [Synth 8-3332] Sequential element (L1_inst/carry_out_reg[10]) is unused and will be removed from module controller.
WARNING: [Synth 8-3332] Sequential element (L1_inst/carry_out_reg[9]) is unused and will be removed from module controller.
WARNING: [Synth 8-3332] Sequential element (L1_inst/carry_out_reg[8]) is unused and will be removed from module controller.
WARNING: [Synth 8-3332] Sequential element (L1_inst/carry_out_reg[7]) is unused and will be removed from module controller.
WARNING: [Synth 8-3332] Sequential element (L1_inst/carry_out_reg[6]) is unused and will be removed from module controller.
WARNING: [Synth 8-3332] Sequential element (L1_inst/carry_out_reg[5]) is unused and will be removed from module controller.
WARNING: [Synth 8-3332] Sequential element (L1_inst/carry_out_reg[4]) is unused and will be removed from module controller.
WARNING: [Synth 8-3332] Sequential element (L1_inst/carry_out_reg[3]) is unused and will be removed from module controller.
WARNING: [Synth 8-3332] Sequential element (L1_inst/carry_out_reg[2]) is unused and will be removed from module controller.
WARNING: [Synth 8-3332] Sequential element (L1_inst/carry_out_reg[1]) is unused and will be removed from module controller.
WARNING: [Synth 8-3332] Sequential element (L1_inst/carry_out_reg[0]) is unused and will be removed from module controller.
WARNING: [Synth 8-3332] Sequential element (addr2_reg[3]) is unused and will be removed from module controller.
WARNING: [Synth 8-3332] Sequential element (addr2_reg[2]) is unused and will be removed from module controller.
WARNING: [Synth 8-3332] Sequential element (addr2_reg[1]) is unused and will be removed from module controller.
WARNING: [Synth 8-3332] Sequential element (addr2_reg[0]) is unused and will be removed from module controller.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:52 . Memory (MB): peak = 1643.328 ; gain = 458.719 ; free physical = 4433 ; free virtual = 8065
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:01:02 . Memory (MB): peak = 1643.328 ; gain = 458.719 ; free physical = 4305 ; free virtual = 7944
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:02 . Memory (MB): peak = 1643.328 ; gain = 458.719 ; free physical = 4304 ; free virtual = 7943
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:01:03 . Memory (MB): peak = 1667.352 ; gain = 482.742 ; free physical = 4300 ; free virtual = 7939
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:01:03 . Memory (MB): peak = 1667.352 ; gain = 482.742 ; free physical = 4300 ; free virtual = 7939
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:01:03 . Memory (MB): peak = 1667.352 ; gain = 482.742 ; free physical = 4300 ; free virtual = 7939
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:01:03 . Memory (MB): peak = 1667.352 ; gain = 482.742 ; free physical = 4300 ; free virtual = 7939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:01:03 . Memory (MB): peak = 1667.352 ; gain = 482.742 ; free physical = 4300 ; free virtual = 7939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:01:04 . Memory (MB): peak = 1667.352 ; gain = 482.742 ; free physical = 4300 ; free virtual = 7939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:01:04 . Memory (MB): peak = 1667.352 ; gain = 482.742 ; free physical = 4300 ; free virtual = 7939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |L1_block_blk_mem_gen_0_0 |         1|
|2     |L1_lru_blk_mem_gen_0_0   |         1|
|3     |L1_mru_blk_mem_gen_0_0   |         1|
|4     |L2_block_blk_mem_gen_0_0 |         1|
|5     |L2_lru_blk_mem_gen_0_0   |         1|
|6     |L2_mru_blk_mem_gen_0_0   |         1|
|7     |traceram_blk_mem_gen_0_0 |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |L1_block_blk_mem_gen_0_0_bbox_0 |     1|
|2     |L1_lru_blk_mem_gen_0_0_bbox_1   |     1|
|3     |L1_mru_blk_mem_gen_0_0_bbox_2   |     1|
|4     |L2_block_blk_mem_gen_0_0_bbox_3 |     1|
|5     |L2_lru_blk_mem_gen_0_0_bbox_4   |     1|
|6     |L2_mru_blk_mem_gen_0_0_bbox_5   |     1|
|7     |traceram_blk_mem_gen_0_0_bbox_6 |     1|
|8     |BUFG                            |     1|
|9     |CARRY4                          |    39|
|10    |LUT1                            |    10|
|11    |LUT2                            |    21|
|12    |LUT3                            |    53|
|13    |LUT4                            |   123|
|14    |LUT5                            |   126|
|15    |LUT6                            |   325|
|16    |MUXF7                           |     8|
|17    |FDCE                            |     1|
|18    |FDRE                            |   643|
|19    |LD                              |    16|
|20    |IBUF                            |     4|
|21    |OBUF                            |    17|
+------+--------------------------------+------+

Report Instance Areas: 
+------+-----------------+-----------------+------+
|      |Instance         |Module           |Cells |
+------+-----------------+-----------------+------+
|1     |top              |                 |  1595|
|2     |  L1_inst        |L1               |   421|
|3     |    L1_Block_i   |L1_block_wrapper |    46|
|4     |      L1_block_i |L1_block         |    32|
|5     |    L1_lru_i     |L1_lru_wrapper   |    64|
|6     |      L1_lru_i   |L1_lru           |    32|
|7     |    L1_mru_i     |L1_mru_wrapper   |     8|
|8     |      L1_mru_i   |L1_mru           |     8|
|9     |  L2_inst        |L2               |   710|
|10    |    L2_Block_i   |L2_block_wrapper |   108|
|11    |      L2_block_i |L2_block         |    48|
|12    |    L2_lru_i     |L2_lru_wrapper   |   144|
|13    |      L2_lru_i   |L2_lru           |    64|
|14    |    L2_mru_i     |L2_mru_wrapper   |     8|
|15    |      L2_mru_i   |L2_mru           |     8|
|16    |  TR_i           |traceram_wrapper |    16|
|17    |    traceram_i   |traceram         |    16|
|18    |  outstream      |UART_TX          |    56|
+------+-----------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:01:04 . Memory (MB): peak = 1667.352 ; gain = 482.742 ; free physical = 4300 ; free virtual = 7939
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 48 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1667.352 ; gain = 158.539 ; free physical = 4351 ; free virtual = 7991
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:01:04 . Memory (MB): peak = 1667.359 ; gain = 482.742 ; free physical = 4358 ; free virtual = 7997
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
146 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:13 . Memory (MB): peak = 1667.359 ; gain = 501.863 ; free physical = 4367 ; free virtual = 8006
INFO: [Common 17-1381] The checkpoint '/home/nk7/Lab6_BRAM_final/Lab6_BRAM2.runs/synth_1/controller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file controller_utilization_synth.rpt -pb controller_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1691.363 ; gain = 0.000 ; free physical = 4366 ; free virtual = 8006
INFO: [Common 17-206] Exiting Vivado at Wed Apr  4 20:17:16 2018...
