// Seed: 802200817
module module_0;
  logic id_1;
  bit id_2, id_3, id_4;
  initial id_2 <= 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  module_0 modCall_1 ();
  output wire id_3;
  inout wire id_2;
  output logic [7:0] id_1;
  assign id_1[""] = id_2;
  logic id_6;
  assign id_4 = 1;
endmodule
module module_2 (
    id_1,
    id_2#(
        .id_3(1),
        .id_4(-1'b0),
        .id_5(-1),
        .id_6(1)
    ),
    id_7
);
  input wire id_3;
  inout wire id_2;
  module_0 modCall_1 ();
  inout wire id_1;
endmodule
