# Variational Autoencoder on FPGA

Hardware Implementation of a variational autoencoder on a Nexys 4 DDR FPGA.

### Key Points:
* 16b quantized VAE.
* Training and encoding on host device.
* Decoding and output on FPGA.
* BRAM and UART not implemented.

Testbench code can be found here:
https://pranavjoshiiitgn.notion.site/Digital-Systems-Project-dc1164969b4342769945748a24a9ef5e?pvs=4
