Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec 15 12:27:15 2022
| Host         : MaysternLaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SimulatedDevice_control_sets_placed.rpt
| Design       : SimulatedDevice
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    33 |
| Unused register locations in slices containing registers |   107 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              45 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             234 |           63 |
| Yes          | No                    | No                     |              53 |           20 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              57 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+-------------------------------------------+------------------------------------------------+------------------+----------------+
|      Clock Signal     |               Enable Signal               |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+-----------------------+-------------------------------------------+------------------------------------------------+------------------+----------------+
|  sys_clk_IBUF_BUFG    | manual_device/manual_not_starting_i_1_n_0 | manual_device/FSM_onehot_state_reg_n_0_[0]     |                1 |              1 |
|  md/my_divclk/clk_16x | md/rx/rxd1_i_1_n_0                        |                                                |                1 |              1 |
|  md/my_divclk/clk_ms  |                                           |                                                |                1 |              1 |
|  sys_clk_IBUF_BUFG    | manual_device/reverse_shutdown            |                                                |                1 |              1 |
|  sys_clk_IBUF_BUFG    |                                           | manual_device/FSM_onehot_state_reg_n_0_[2]     |                1 |              2 |
|  sys_clk_IBUF_BUFG    |                                           | manual_device/FSM_onehot_state_reg_n_0_[0]     |                2 |              2 |
|  md/my_divclk/clk_x   |                                           |                                                |                1 |              3 |
|  sys_clk_IBUF_BUFG    | manual_device/om/nums[31]_i_1_n_0         | manual_device/FSM_onehot_state_reg_n_0_[0]     |                1 |              4 |
|  sys_clk_IBUF_BUFG    | manual_device/om/nums[27]_i_1_n_0         |                                                |                1 |              4 |
|  sys_clk_IBUF_BUFG    | manual_device/om/nums[7]_i_1_n_0          |                                                |                1 |              4 |
|  sys_clk_IBUF_BUFG    | manual_device/om/sw1_0                    |                                                |                2 |              4 |
|  sys_clk_IBUF_BUFG    | manual_device/om/sw0_1                    |                                                |                1 |              4 |
|  sys_clk_IBUF_BUFG    |                                           | manual_device/right_detector_reg               |                2 |              4 |
|  sys_clk_IBUF_BUFG    | manual_device/om/nums[11]_i_1_n_0         |                                                |                2 |              4 |
|  sys_clk_IBUF_BUFG    | manual_device/om/nums[15]_i_1_n_0         |                                                |                2 |              4 |
|  sys_clk_IBUF_BUFG    | manual_device/om/nums[23]_i_1_n_0         | manual_device/FSM_onehot_state_reg_n_0_[0]     |                2 |              4 |
|  md/my_divclk/clk_16x | md/rx/data_out1[3]_i_1_n_0                |                                                |                1 |              4 |
|  sys_clk_IBUF_BUFG    | manual_device/om/nums[3]_i_1_n_0          |                                                |                3 |              4 |
|  sys_clk_IBUF_BUFG    |                                           | manual_device/FSM_onehot_next_state[4]_i_1_n_0 |                2 |              5 |
|  md/my_divclk/clk_x   | md/tx/present_state                       |                                                |                2 |              5 |
|  md/my_divclk/clk_x   | md/tx/data_in_buf                         |                                                |                2 |              6 |
|  sys_clk_IBUF_BUFG    | manual_device/om/next_cnt_2               |                                                |                1 |              8 |
|  md/my_divclk/clk_16x |                                           |                                                |                5 |              9 |
|  md/my_divclk/clk_16x | md/rx/clk_16x_cnt[15]_i_2_n_0             | md/rx/clk_16x_cnt[15]_i_1_n_0                  |                4 |             16 |
|  sys_clk_IBUF_BUFG    |                                           | md/my_divclk/clk_x_1                           |                8 |             31 |
|  sys_clk_IBUF_BUFG    |                                           | md/my_divclk/clk_ms_3                          |                8 |             31 |
|  sys_clk_IBUF_BUFG    |                                           | md/my_divclk/clk_16x_5                         |                8 |             31 |
|  sys_clk_IBUF_BUFG    |                                           | stop_engine_signal_IBUF                        |                6 |             32 |
|  sys_clk_IBUF_BUFG    |                                           | manual_device/om/ttt[31]_i_1_n_0               |                9 |             32 |
|  sys_clk_IBUF_BUFG    |                                           | manual_device/reverse_shutdown                 |                9 |             32 |
|  sys_clk_IBUF_BUFG    | manual_device/p_0_in                      | manual_device/FSM_onehot_state_reg_n_0_[0]     |                8 |             32 |
|  sys_clk_IBUF_BUFG    |                                           | manual_device/www                              |                8 |             32 |
|  sys_clk_IBUF_BUFG    |                                           |                                                |               12 |             32 |
+-----------------------+-------------------------------------------+------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     4 |
| 2      |                     2 |
| 3      |                     1 |
| 4      |                    11 |
| 5      |                     2 |
| 6      |                     1 |
| 8      |                     1 |
| 9      |                     1 |
| 16+    |                    10 |
+--------+-----------------------+


