<?xml version="1.0"?>
<dblpperson name="Luca G. Amar&#249;" pid="129/7719" n="66">
<person key="homepages/129/7719" mdate="2019-07-11">
<author pid="129/7719">Luca G. Amar&#249;</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<url>https://sites.google.com/site/lucaamarushomepage/</url>
<url>https://scholar.google.com/citations?user=pQ5i4LIAAAAJ</url>
<note type="affiliation">Synopsys Inc, Mountain View, CA, USA</note>
</person>
<r><inproceedings key="conf/aspdac/NetoMAYG21" mdate="2021-02-09">
<author pid="188/8998">Walter Lau Neto</author>
<author pid="23/3940">Matheus Trevisan Moreira</author>
<author pid="129/7719">Luca G. Amar&#249;</author>
<author pid="163/3654">Cunxi Yu</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<title>Read your Circuit: Leveraging Word Embedding to Guide Logic Optimization.</title>
<pages>530-535</pages>
<year>2021</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1145/3394885.3431560</ee>
<crossref>conf/aspdac/2021</crossref>
<url>db/conf/aspdac/aspdac2021.html#NetoMAYG21</url>
</inproceedings>
</r>
<r><article key="journals/access/TestaASMVGM20" mdate="2021-03-02">
<author orcid="0000-0003-1114-8476" pid="185/8771">Eleonora Testa</author>
<author pid="129/7719">Luca G. Amar&#249;</author>
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author pid="50/976">Alan Mishchenko</author>
<author pid="86/1604">Patrick Vuillod</author>
<author orcid="0000-0003-3634-3999" pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author orcid="0000-0002-7827-3215" pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Extending Boolean Methods for Scalable Logic Synthesis.</title>
<pages>226828-226844</pages>
<year>2020</year>
<volume>8</volume>
<journal>IEEE Access</journal>
<ee type="oa">https://doi.org/10.1109/ACCESS.2020.3045014</ee>
<url>db/journals/access/access8.html#TestaASMVGM20</url>
</article>
</r>
<r><inproceedings key="conf/dac/AmaruMTCPLVMM20" mdate="2020-10-15">
<author pid="129/7719">Luca G. Amar&#249;</author>
<author pid="47/10504">Felipe S. Marranghello</author>
<author pid="185/8771">Eleonora Testa</author>
<author pid="241/1143">Christopher Casares</author>
<author pid="121/4474">Vinicius N. Possani</author>
<author pid="69/2626">Jiong Luo</author>
<author pid="86/1604">Patrick Vuillod</author>
<author pid="50/976">Alan Mishchenko</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>SAT-Sweeping Enhanced for Logic Synthesis.</title>
<pages>1-6</pages>
<year>2020</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1109/DAC18072.2020.9218691</ee>
<crossref>conf/dac/2020</crossref>
<url>db/conf/dac/dac2020.html#AmaruMTCPLVMM20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/TestaSRAM20" mdate="2020-06-25">
<author pid="185/8771">Eleonora Testa</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="117/2577">Heinz Riener</author>
<author pid="129/7719">Luca G. Amar&#249;</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>A Logic Synthesis Toolbox for Reducing the Multiplicative Complexity in Logic Networks.</title>
<pages>568-573</pages>
<year>2020</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE48585.2020.9116467</ee>
<crossref>conf/date/2020</crossref>
<url>db/conf/date/date2020.html#TestaSRAM20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/AustinTNATG20" mdate="2020-06-25">
<author pid="249/3113">Max Austin</author>
<author pid="258/6383">Scott Temple</author>
<author pid="188/8998">Walter Lau Neto</author>
<author pid="129/7719">Luca G. Amar&#249;</author>
<author pid="133/5914">Xifan Tang</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<title>A Scalable Mixed Synthesis Framework for Heterogeneous Networks.</title>
<pages>670-673</pages>
<year>2020</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE48585.2020.9116534</ee>
<crossref>conf/date/2020</crossref>
<url>db/conf/date/date2020.html#AustinTNATG20</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/iacr/TestaSRAM20" mdate="2020-06-30">
<author pid="185/8771">Eleonora Testa</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="117/2577">Heinz Riener</author>
<author pid="129/7719">Luca G. Amar&#249;</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>A Logic Synthesis Toolbox for Reducing the Multiplicative Complexity in Logic Networks.</title>
<pages>706</pages>
<year>2020</year>
<volume>2020</volume>
<journal>IACR Cryptol. ePrint Arch.</journal>
<ee type="oa">https://eprint.iacr.org/2020/706</ee>
<url>db/journals/iacr/iacr2020.html#TestaSRAM20</url>
</article>
</r>
<r><article key="journals/pieee/TestaSAM19" mdate="2020-10-02">
<author orcid="0000-0003-1114-8476" pid="185/8771">Eleonora Testa</author>
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author orcid="0000-0002-7827-3215" pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Logic Synthesis for Established and Emerging Computing.</title>
<pages>165-184</pages>
<year>2019</year>
<volume>107</volume>
<journal>Proc. IEEE</journal>
<number>1</number>
<ee type="oa">https://doi.org/10.1109/JPROC.2018.2869760</ee>
<ee>https://www.wikidata.org/entity/Q62594283</ee>
<url>db/journals/pieee/pieee107.html#TestaSAM19</url>
</article>
</r>
<r><article key="journals/tc/TestaSAHM19" mdate="2019-05-31">
<author orcid="0000-0003-1114-8476" pid="185/8771">Eleonora Testa</author>
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="166/7011">Winston Haaswijk</author>
<author orcid="0000-0002-7827-3215" pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Mapping Monotone Boolean Functions into Majority.</title>
<pages>791-797</pages>
<year>2019</year>
<volume>68</volume>
<journal>IEEE Trans. Computers</journal>
<number>5</number>
<ee>https://doi.org/10.1109/TC.2018.2881245</ee>
<url>db/journals/tc/tc68.html#TestaSAHM19</url>
</article>
</r>
<r><inproceedings key="conf/dac/RienerTHMAMS19" mdate="2019-08-29">
<author pid="117/2577">Heinz Riener</author>
<author pid="185/8771">Eleonora Testa</author>
<author pid="166/7011">Winston Haaswijk</author>
<author pid="50/976">Alan Mishchenko</author>
<author pid="129/7719">Luca G. Amar&#249;</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<author pid="20/3466">Mathias Soeken</author>
<title>Scalable Generic Logic Synthesis: One Approach to Rule Them All.</title>
<pages>70</pages>
<year>2019</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/3316781.3317905</ee>
<ee>http://ieeexplore.ieee.org/document/8807039</ee>
<crossref>conf/dac/2019</crossref>
<url>db/conf/dac/dac2019.html#RienerTHMAMS19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/TestaSAM19" mdate="2019-08-29">
<author pid="185/8771">Eleonora Testa</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="129/7719">Luca G. Amar&#249;</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Reducing the Multiplicative Complexity in Logic Networks for Cryptography and Security Applications.</title>
<pages>74</pages>
<year>2019</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/3316781.3317893</ee>
<ee>http://ieeexplore.ieee.org/document/8806905</ee>
<crossref>conf/dac/2019</crossref>
<url>db/conf/dac/dac2019.html#TestaSAM19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/TestaASMVLCGM19" mdate="2019-07-11">
<author pid="185/8771">Eleonora Testa</author>
<author pid="129/7719">Luca G. Amar&#249;</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="50/976">Alan Mishchenko</author>
<author pid="86/1604">Patrick Vuillod</author>
<author pid="69/2626">Jiong Luo</author>
<author pid="241/1143">Christopher Casares</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Scalable Boolean Methods in a Modern Synthesis Flow.</title>
<pages>1643-1648</pages>
<year>2019</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2019.8714776</ee>
<crossref>conf/date/2019</crossref>
<url>db/conf/date/date2019.html#TestaASMVLCGM19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/NetoATATG19" mdate="2020-02-19">
<author pid="188/8998">Walter Lau Neto</author>
<author pid="249/3113">Max Austin</author>
<author pid="258/6383">Scott Temple</author>
<author pid="129/7719">Luca G. Amar&#249;</author>
<author pid="133/5914">Xifan Tang</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<title>LSOracle: a Logic Synthesis Framework Driven by Artificial Intelligence: Invited Paper.</title>
<pages>1-6</pages>
<year>2019</year>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1109/ICCAD45719.2019.8942145</ee>
<crossref>conf/iccad/2019</crossref>
<url>db/conf/iccad/iccad2019.html#NetoATATG19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isvlsi/NetoTAAG19" mdate="2019-09-24">
<author pid="188/8998">Walter Lau Neto</author>
<author pid="133/5914">Xifan Tang</author>
<author pid="249/3113">Max Austin</author>
<author pid="129/7719">Luca G. Amar&#249;</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<title>Improving Logic Optimization in Sequential Circuits using Majority-inverter Graphs.</title>
<pages>224-229</pages>
<year>2019</year>
<booktitle>ISVLSI</booktitle>
<ee>https://doi.org/10.1109/ISVLSI.2019.00049</ee>
<crossref>conf/isvlsi/2019</crossref>
<url>db/conf/isvlsi/isvlsi2019.html#NetoTAAG19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/mbmv/RienerTHMAMS19" mdate="2019-07-11">
<author pid="117/2577">Heinz Riener</author>
<author pid="185/8771">Eleonora Testa</author>
<author pid="166/7011">Winston Haaswijk</author>
<author pid="50/976">Alan Mishchenko</author>
<author pid="129/7719">Luca G. Amar&#249;</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<author pid="20/3466">Mathias Soeken</author>
<title>Logic Optimization of Majority-Inverter Graphs.</title>
<pages>1-4</pages>
<year>2019</year>
<booktitle>MBMV</booktitle>
<ee>https://ieeexplore.ieee.org/document/8727159/</ee>
<crossref>conf/mbmv/2019</crossref>
<url>db/conf/mbmv/mbmv2019.html#RienerTHMAMS19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/MishchenkoBPSAD18" mdate="2019-07-11">
<author pid="50/976">Alan Mishchenko</author>
<author pid="b/RobertKBrayton">Robert K. Brayton</author>
<author pid="154/3017">Ana Petkovska</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="129/7719">Luca G. Amar&#249;</author>
<author pid="05/968">Antun Domic</author>
<title>Canonical computation without canonical representation.</title>
<pages>52:1-52:6</pages>
<year>2018</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/3195970.3196006</ee>
<ee>https://doi.org/10.1109/DAC.2018.8465857</ee>
<crossref>conf/dac/2018</crossref>
<url>db/conf/dac/dac2018.html#MishchenkoBPSAD18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/SoekenHTMABM18" mdate="2018-04-24">
<author pid="20/3466">Mathias Soeken</author>
<author pid="166/7011">Winston Haaswijk</author>
<author pid="185/8771">Eleonora Testa</author>
<author pid="50/976">Alan Mishchenko</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="b/RobertKBrayton">Robert K. Brayton</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Practical exact synthesis.</title>
<pages>309-314</pages>
<year>2018</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2018.8342027</ee>
<crossref>conf/date/2018</crossref>
<url>db/conf/date/date2018.html#SoekenHTMABM18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/AmaruSVLMOBM18" mdate="2018-04-24">
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="86/1604">Patrick Vuillod</author>
<author pid="69/2626">Jiong Luo</author>
<author pid="50/976">Alan Mishchenko</author>
<author pid="199/8718">Janet Olson</author>
<author pid="b/RobertKBrayton">Robert K. Brayton</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Improvements to boolean resynthesis.</title>
<pages>755-760</pages>
<year>2018</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2018.8342108</ee>
<crossref>conf/date/2018</crossref>
<url>db/conf/date/date2018.html#AmaruSVLMOBM18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/BhattacharjeeAC18" mdate="2020-06-15">
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="129/7719">Luca G. Amar&#249;</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>Technology-aware logic synthesis for ReRAM based in-memory computing.</title>
<pages>1435-1440</pages>
<year>2018</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2018.8342237</ee>
<crossref>conf/date/2018</crossref>
<url>db/conf/date/date2018.html#BhattacharjeeAC18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/AmaruTCZMS18" mdate="2019-12-27">
<author pid="129/7719">Luca G. Amar&#249;</author>
<author pid="185/8771">Eleonora Testa</author>
<author orcid="0000-0003-2316-7623" pid="90/3960">Miguel Couceiro</author>
<author pid="149/4835">Odysseas Zografos</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<author pid="20/3466">Mathias Soeken</author>
<title>Majority logic synthesis.</title>
<pages>79</pages>
<year>2018</year>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1145/3240765.3267501</ee>
<ee>http://ieeexplore.ieee.org/document/8587681/</ee>
<crossref>conf/iccad/2018</crossref>
<url>db/conf/iccad/iccad2018.html#AmaruTCZMS18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/icecsys/HaaswijkAVLSM18" mdate="2019-01-24">
<author pid="166/7011">Winston Haaswijk</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="86/1604">Patrick Vuillod</author>
<author pid="69/2626">Jiong Luo</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Integrated ESOP Refactoring for Industrial Designs.</title>
<pages>369-372</pages>
<year>2018</year>
<booktitle>ICECS</booktitle>
<ee>https://doi.org/10.1109/ICECS.2018.8617963</ee>
<crossref>conf/icecsys/2018</crossref>
<url>db/conf/icecsys/icecsys2018.html#HaaswijkAVLSM18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/nanoarch/RienerTASM18" mdate="2019-07-11">
<author pid="117/2577">Heinz Riener</author>
<author pid="185/8771">Eleonora Testa</author>
<author pid="129/7719">Luca G. Amar&#249;</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Size Optimization of MIGs with an Application to QCA and STMG Technologies.</title>
<pages>157-162</pages>
<year>2018</year>
<booktitle>NANOARCH</booktitle>
<ee>https://doi.org/10.1145/3232195.3232202</ee>
<ee>http://ieeexplore.ieee.org/document/8604334</ee>
<crossref>conf/nanoarch/2018</crossref>
<url>db/conf/nanoarch/nanoarch2018.html#RienerTASM18</url>
</inproceedings>
</r>
<r><article key="journals/tcad/SoekenAGM17" mdate="2020-09-24">
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Exact Synthesis of Majority-Inverter Graphs and Its Applications.</title>
<pages>1842-1855</pages>
<year>2017</year>
<volume>36</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>11</number>
<ee>https://doi.org/10.1109/TCAD.2017.2664059</ee>
<ee>https://www.wikidata.org/entity/Q62594286</ee>
<url>db/journals/tcad/tcad36.html#SoekenAGM17</url>
</article>
</r>
<r><inproceedings key="conf/aspdac/HaaswijkSAGM17" mdate="2017-05-26">
<author pid="166/7011">Winston Haaswijk</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>A novel basis for logic rewriting.</title>
<pages>151-156</pages>
<year>2017</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASPDAC.2017.7858312</ee>
<crossref>conf/aspdac/2017</crossref>
<url>db/conf/aspdac/aspdac2017.html#HaaswijkSAGM17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/aspdac/AmaruSHTVLGM17" mdate="2017-05-26">
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="166/7011">Winston Haaswijk</author>
<author pid="185/8771">Eleonora Testa</author>
<author pid="86/1604">Patrick Vuillod</author>
<author pid="69/2626">Jiong Luo</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Multi-level logic benchmarks: An exactness study.</title>
<pages>157-162</pages>
<year>2017</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASPDAC.2017.7858313</ee>
<crossref>conf/aspdac/2017</crossref>
<url>db/conf/aspdac/aspdac2017.html#AmaruSHTVLGM17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/AmaruVLO17" mdate="2017-08-14">
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="86/1604">Patrick Vuillod</author>
<author pid="69/2626">Jiong Luo</author>
<author pid="199/8718">Janet Olson</author>
<title>Logic optimization and synthesis: Trends and directions in industry.</title>
<pages>1303-1305</pages>
<year>2017</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2017.7927194</ee>
<ee>http://dl.acm.org/citation.cfm?id=3130687</ee>
<crossref>conf/date/2017</crossref>
<url>db/conf/date/date2017.html#AmaruVLO17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/ZografosMTSGMAR17" mdate="2017-08-14">
<author pid="149/4835">Odysseas Zografos</author>
<author pid="199/8632">A. De Meester</author>
<author pid="185/8771">Eleonora Testa</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="61/4532">Praveen Raghavan</author>
<author pid="61/3302">Francky Catthoor</author>
<author pid="55/5766">Rudy Lauwereins</author>
<title>Wave pipelining for majority-based beyond-CMOS technologies.</title>
<pages>1306-1311</pages>
<year>2017</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2017.7927195</ee>
<ee>http://dl.acm.org/citation.cfm?id=3130688</ee>
<crossref>conf/date/2017</crossref>
<url>db/conf/date/date2017.html#ZografosMTSGMAR17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/glvlsi/ChuTSPZAXIMG17" mdate="2018-11-06">
<author orcid="0000-0001-5718-4822" pid="90/8745">Zhufei Chu</author>
<author pid="133/5914">Xifan Tang</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="154/3017">Ana Petkovska</author>
<author pid="33/9240">Grace Zgheib</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="59/2856">Yinshui Xia</author>
<author pid="i/PIenne">Paolo Ienne</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<title>Improving Circuit Mapping Performance Through MIG-based Synthesis for Carry Chains.</title>
<pages>131-136</pages>
<year>2017</year>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/3060403.3060432</ee>
<crossref>conf/glvlsi/2017</crossref>
<url>db/conf/glvlsi/glvlsi2017.html#ChuTSPZAXIMG17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/AmaruSVLMGOBM17" mdate="2018-04-09">
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="86/1604">Patrick Vuillod</author>
<author pid="69/2626">Jiong Luo</author>
<author pid="50/976">Alan Mishchenko</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="199/8718">Janet Olson</author>
<author pid="b/RobertKBrayton">Robert K. Brayton</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Enabling exact delay synthesis.</title>
<pages>352-359</pages>
<year>2017</year>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1109/ICCAD.2017.8203799</ee>
<ee>http://dl.acm.org/citation.cfm?id=3199747</ee>
<crossref>conf/iccad/2017</crossref>
<url>db/conf/iccad/iccad2017.html#AmaruSVLMGOBM17</url>
</inproceedings>
</r>
<r><article key="journals/tc/AmaruGCM16" mdate="2017-05-20">
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>A Sound and Complete Axiomatization of Majority-n Logic.</title>
<pages>2889-2895</pages>
<year>2016</year>
<volume>65</volume>
<journal>IEEE Trans. Computers</journal>
<number>9</number>
<ee>https://doi.org/10.1109/TC.2015.2506566</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/TC.2015.2506566</ee>
<url>db/journals/tc/tc65.html#AmaruGCM16</url>
</article>
</r>
<r><article key="journals/tcad/AmaruGM16" mdate="2020-09-24">
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author orcid="0000-0002-7827-3215" pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Majority-Inverter Graph: A New Paradigm for Logic Optimization.</title>
<pages>806-819</pages>
<year>2016</year>
<volume>35</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>5</number>
<ee type="oa">https://doi.org/10.1109/TCAD.2015.2488484</ee>
<ee>https://www.wikidata.org/entity/Q59452617</ee>
<url>db/journals/tcad/tcad35.html#AmaruGM16</url>
</article>
</r>
<r><inproceedings key="conf/aspdac/AmaruGM16" mdate="2017-05-26">
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Majority-based synthesis for nanotechnologies.</title>
<pages>499-502</pages>
<year>2016</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASPDAC.2016.7428061</ee>
<crossref>conf/aspdac/2016</crossref>
<url>db/conf/aspdac/aspdac2016.html#AmaruGM16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/SoekenSGADM16" mdate="2019-06-02">
<author pid="20/3466">Mathias Soeken</author>
<author pid="134/0614">Saeideh Shirinzadeh</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>An MIG-based compiler for programmable logic-in-memory architectures.</title>
<pages>117:1-117:6</pages>
<year>2016</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/2897937.2897985</ee>
<ee>https://www.wikidata.org/entity/Q59241998</ee>
<crossref>conf/dac/2016</crossref>
<url>db/conf/dac/dac2016.html#SoekenSGADM16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/AmaruGW16" mdate="2017-04-30">
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="98/1744">Robert Wille</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Exploiting inherent characteristics of reversible circuits for faster combinational equivalence checking.</title>
<pages>175-180</pages>
<year>2016</year>
<booktitle>DATE</booktitle>
<ee>http://ieeexplore.ieee.org/document/7459300/</ee>
<crossref>conf/date/2016</crossref>
<url>db/conf/date/date2016.html#AmaruGW16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/GaillardonASLWC16" mdate="2017-04-30">
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="143/7486">Anne Siemon</author>
<author pid="122/4173">Eike Linn</author>
<author pid="31/3874">Rainer Waser</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>The Programmable Logic-in-Memory (PLiM) computer.</title>
<pages>427-432</pages>
<year>2016</year>
<booktitle>DATE</booktitle>
<ee>http://ieeexplore.ieee.org/document/7459349/</ee>
<crossref>conf/date/2016</crossref>
<url>db/conf/date/date2016.html#GaillardonASLWC16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/SoekenAGM16" mdate="2017-04-30">
<author pid="20/3466">Mathias Soeken</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Optimizing Majority-Inverter Graphs with functional hashing.</title>
<pages>1030-1035</pages>
<year>2016</year>
<booktitle>DATE</booktitle>
<ee>http://ieeexplore.ieee.org/document/7459461/</ee>
<crossref>conf/date/2016</crossref>
<url>db/conf/date/date2016.html#SoekenAGM16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/GaillardonHSAWR16" mdate="2020-01-09">
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="180/6953">Mehdi Hasan</author>
<author pid="176/5998">Anirban Saha</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="11/11226">Ross Walker 0001</author>
<author pid="180/6916">Berardi Sensale Rodriguez</author>
<title>Digital, analog and RF design opportunities of three-independent-gate transistors.</title>
<pages>405-408</pages>
<year>2016</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2016.7527256</ee>
<crossref>conf/iscas/2016</crossref>
<url>db/conf/iscas/iscas2016.html#GaillardonHSAWR16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ismvl/ChattopadhyayAS16" mdate="2017-05-26">
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Notes on Majority Boolean Algebra.</title>
<pages>50-55</pages>
<year>2016</year>
<booktitle>ISMVL</booktitle>
<ee>https://doi.org/10.1109/ISMVL.2016.21</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISMVL.2016.21</ee>
<crossref>conf/ismvl/2016</crossref>
<url>db/conf/ismvl/ismvl2016.html#ChattopadhyayAS16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/latw/GaillardonMAHWR16" mdate="2020-01-09">
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="180/6924">Romain Magni</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="180/6953">Mehdi Hasan</author>
<author pid="11/11226">Ross Walker 0001</author>
<author pid="180/6916">Berardi Sensale Rodriguez</author>
<author pid="93/10303">Jean-Fr&#233;d&#233;ric Christmann</author>
<author orcid="0000-0001-6350-1054" pid="95/6911">Edith Beign&#233;</author>
<title>Three-Independent-Gate Transistors: Opportunities in digital, analog and RF applications.</title>
<pages>195-200</pages>
<year>2016</year>
<booktitle>LATS</booktitle>
<ee>https://doi.org/10.1109/LATW.2016.7483368</ee>
<crossref>conf/latw/2016</crossref>
<url>db/conf/latw/lats2016.html#GaillardonMAHWR16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/nanoarch/TestaSZARLGM16" mdate="2017-05-23">
<author pid="185/8771">Eleonora Testa</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="149/4835">Odysseas Zografos</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="61/4532">Praveen Raghavan</author>
<author pid="55/5766">Rudy Lauwereins</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Inversion optimization in Majority-Inverter Graphs.</title>
<pages>15-20</pages>
<year>2016</year>
<booktitle>NANOARCH</booktitle>
<ee>https://doi.org/10.1145/2950067.2950072</ee>
<crossref>conf/nanoarch/2016</crossref>
<url>db/conf/nanoarch/nanoarch2016.html#TestaSZARLGM16</url>
</inproceedings>
</r>
<r><article key="journals/pieee/AmaruGMM15" mdate="2020-10-02">
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="30/4561">Subhasish Mitra</author>
<author orcid="0000-0002-7827-3215" pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>New Logic Synthesis as Nanotechnology Enabler.</title>
<pages>2168-2195</pages>
<year>2015</year>
<volume>103</volume>
<journal>Proc. IEEE</journal>
<number>11</number>
<ee type="oa">https://doi.org/10.1109/JPROC.2015.2460377</ee>
<ee>https://www.wikidata.org/entity/Q59452620</ee>
<url>db/journals/pieee/pieee103.html#AmaruGMM15</url>
</article>
</r>
<r><inproceedings key="conf/aspdac/AmaruHGMM15" mdate="2019-06-02">
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="127/7667">Gage Hills</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="30/4561">Subhasish Mitra</author>
<author orcid="0000-0002-7827-3215" pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Multiple Independent Gate FETs: How many gates do we need?</title>
<pages>243-248</pages>
<year>2015</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASPDAC.2015.7059012</ee>
<ee>https://www.wikidata.org/entity/Q59452599</ee>
<crossref>conf/aspdac/2015</crossref>
<url>db/conf/aspdac/aspdac2015.html#AmaruHGMM15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fpga/GaillardonKTAM15" mdate="2019-06-02">
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="158/8085">Gain Kim</author>
<author pid="133/5914">Xifan Tang</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author orcid="0000-0002-7827-3215" pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Towards More Efficient Logic Blocks By Exploiting Biconditional Expansion (Abstract Only).</title>
<pages>262</pages>
<year>2015</year>
<booktitle>FPGA</booktitle>
<ee>https://doi.org/10.1145/2684746.2689100</ee>
<ee>https://www.wikidata.org/entity/Q59452629</ee>
<crossref>conf/fpga/2015</crossref>
<url>db/conf/fpga/fpga2015.html#GaillardonKTAM15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/glvlsi/MiryalaTCMPAMG15" mdate="2019-06-02">
<author pid="86/9611">Sandeep Miryala</author>
<author pid="09/11301">Valerio Tenace</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author orcid="0000-0002-7827-3215" pid="d/GDeMicheli">Giovanni De Micheli</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<title>Exploiting the Expressive Power of Graphene Reconfigurable Gates via Post-Synthesis Optimization.</title>
<pages>39-44</pages>
<year>2015</year>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/2742060.2742098</ee>
<ee>https://www.wikidata.org/entity/Q59452610</ee>
<crossref>conf/glvlsi/2015</crossref>
<url>db/conf/glvlsi/glvlsi2015.html#MiryalaTCMPAMG15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ismvl/ChattopadhyayLA15" mdate="2019-06-02">
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="167/5761">Alessandro Littarru</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author orcid="0000-0002-7827-3215" pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Reversible Logic Synthesis via Biconditional Binary Decision Diagrams.</title>
<pages>2-7</pages>
<year>2015</year>
<booktitle>ISMVL</booktitle>
<ee>https://doi.org/10.1109/ISMVL.2015.21</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISMVL.2015.21</ee>
<ee>https://www.wikidata.org/entity/Q59452578</ee>
<crossref>conf/ismvl/2015</crossref>
<url>db/conf/ismvl/ismvl2015.html#ChattopadhyayLA15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isvlsi/AmaruGMCM15" mdate="2017-05-21">
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="50/976">Alan Mishchenko</author>
<author pid="c/MJCiesielski">Maciej J. Ciesielski</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Exploiting Circuit Duality to Speed up SAT.</title>
<pages>101-106</pages>
<year>2015</year>
<booktitle>ISVLSI</booktitle>
<ee>https://doi.org/10.1109/ISVLSI.2015.18</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2015.18</ee>
<crossref>conf/isvlsi/2015</crossref>
<url>db/conf/isvlsi/isvlsi2015.html#AmaruGMCM15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/lascas/BrocGAMPM15" mdate="2019-06-02">
<author pid="191/8288">Johan Broc</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="96/3195">Jaume Joven Murillo</author>
<author pid="41/4448">Krishna V. Palem</author>
<author orcid="0000-0002-7827-3215" pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>A fast pruning technique for low-power inexact Circuit design.</title>
<pages>1-4</pages>
<year>2015</year>
<booktitle>LASCAS</booktitle>
<ee>https://doi.org/10.1109/LASCAS.2015.7250448</ee>
<ee>https://www.wikidata.org/entity/Q59452583</ee>
<crossref>conf/lascas/2015</crossref>
<url>db/conf/lascas/lascas2015.html#BrocGAMPM15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/nanoarch/HaaswijkAGM15" mdate="2019-06-02">
<author pid="166/7011">Winston Haaswijk</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author orcid="0000-0002-7827-3215" pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>NEM relay design with biconditional binary decision diagrams.</title>
<pages>45-50</pages>
<year>2015</year>
<booktitle>NANOARCH</booktitle>
<ee>https://doi.org/10.1109/NANOARCH.2015.7180585</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/NANOARCH.2015.7180585</ee>
<ee>https://www.wikidata.org/entity/Q59452560</ee>
<crossref>conf/nanoarch/2015</crossref>
<url>db/conf/nanoarch/nanoarch2015.html#HaaswijkAGM15</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/AmaruGCM15" mdate="2018-08-13">
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>A Sound and Complete Axiomatization of Majority-n Logic.</title>
<year>2015</year>
<volume>abs/1502.06359</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1502.06359</ee>
<url>db/journals/corr/corr1502.html#AmaruGCM15</url>
</article>
</r>
<r><article key="journals/esticas/AmaruGM14" mdate="2019-06-02">
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author orcid="0000-0002-7827-3215" pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Biconditional Binary Decision Diagrams: A Novel Canonical Logic Representation Form.</title>
<pages>487-500</pages>
<year>2014</year>
<volume>4</volume>
<journal>IEEE J. Emerg. Sel. Topics Circuits Syst.</journal>
<number>4</number>
<ee type="oa">https://doi.org/10.1109/JETCAS.2014.2361058</ee>
<ee>https://www.wikidata.org/entity/Q59452672</ee>
<url>db/journals/esticas/esticas4.html#AmaruGM14</url>
</article>
</r>
<r><inproceedings key="conf/aspdac/AmaruGBM14" mdate="2017-05-26">
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="69/9547">Andreas Burg</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Data compression via logic synthesis.</title>
<pages>628-633</pages>
<year>2014</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASPDAC.2014.6742961</ee>
<crossref>conf/aspdac/2014</crossref>
<url>db/conf/aspdac/aspdac2014.html#AmaruGBM14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/AmaruGM14" mdate="2019-06-02">
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author orcid="0000-0002-7827-3215" pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Majority-Inverter Graph: A Novel Data-Structure and Algorithms for Efficient Logic Optimization.</title>
<pages>194:1-194:6</pages>
<year>2014</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/2593069.2593158</ee>
<ee>https://www.wikidata.org/entity/Q59452677</ee>
<crossref>conf/dac/2014</crossref>
<url>db/conf/dac/dac2014.html#AmaruGM14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/AmaruGM14" mdate="2017-05-23">
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>An efficient manipulation package for Biconditional Binary Decision Diagrams.</title>
<pages>1-6</pages>
<year>2014</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.7873/DATE.2014.309</ee>
<ee>http://dl.acm.org/citation.cfm?id=2617036</ee>
<crossref>conf/date/2014</crossref>
<url>db/conf/date/date2014.html#AmaruGM14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/GaillardonAZM14" mdate="2020-09-01">
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="07/314-67">Jian Zhang 0067</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Advanced system on a chip design based on controllable-polarity FETs.</title>
<pages>1-6</pages>
<year>2014</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.7873/DATE.2014.248</ee>
<ee>http://dl.acm.org/citation.cfm?id=2616894</ee>
<crossref>conf/date/2014</crossref>
<url>db/conf/date/date2014.html#GaillardonAZM14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dsd/ZografosAGRM14" mdate="2019-06-02">
<author pid="149/4835">Odysseas Zografos</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="61/4532">Praveen Raghavan</author>
<author orcid="0000-0002-7827-3215" pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Majority Logic Synthesis for Spin Wave Technology.</title>
<pages>691-694</pages>
<year>2014</year>
<booktitle>DSD</booktitle>
<ee>https://doi.org/10.1109/DSD.2014.99</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/DSD.2014.99</ee>
<ee>https://www.wikidata.org/entity/Q59452651</ee>
<crossref>conf/dsd/2014</crossref>
<url>db/conf/dsd/dsd2014.html#ZografosAGRM14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fpga/GaillardonAM14" mdate="2018-11-06">
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>A new basic logic structure for data-path computation (abstract only).</title>
<pages>241</pages>
<year>2014</year>
<booktitle>FPGA</booktitle>
<ee>https://doi.org/10.1145/2554688.2554701</ee>
<crossref>conf/fpga/2014</crossref>
<url>db/conf/fpga/fpga2014.html#GaillardonAM14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isvlsi/GaillardonAM14" mdate="2019-06-02">
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author orcid="0000-0002-7827-3215" pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Unlocking Controllable-Polarity Transistors Opportunities by Exclusive-OR and Majority Logic Synthesis.</title>
<pages>403-405</pages>
<year>2014</year>
<booktitle>ISVLSI</booktitle>
<ee>https://doi.org/10.1109/ISVLSI.2014.107</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.107</ee>
<ee>https://www.wikidata.org/entity/Q59452654</ee>
<crossref>conf/isvlsi/2014</crossref>
<url>db/conf/isvlsi/isvlsi2014.html#GaillardonAM14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/nanoarch/ZografosRASLRVT14" mdate="2018-11-06">
<author pid="149/4835">Odysseas Zografos</author>
<author pid="61/4532">Praveen Raghavan</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author orcid="0000-0002-4157-1956" pid="158/0826">Bart Soree</author>
<author pid="55/5766">Rudy Lauwereins</author>
<author orcid="0000-0002-7230-7218" pid="158/0821">Iuliana Radu</author>
<author pid="93/763">Diederik Verkest</author>
<author pid="121/3647">Aaron Thean</author>
<title>System-level assessment and area evaluation of Spin Wave logic circuits.</title>
<pages>25-30</pages>
<year>2014</year>
<booktitle>NANOARCH</booktitle>
<ee>https://doi.org/10.1109/NANOARCH.2014.6880475</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/NANOARCH.2014.6880475</ee>
<ee>https://doi.org/10.1145/2770287.2770294</ee>
<crossref>conf/nanoarch/2014</crossref>
<url>db/conf/nanoarch/nanoarch2014.html#ZografosRASLRVT14</url>
</inproceedings>
</r>
<r><article key="journals/tcas/AmaruGZM13" mdate="2020-09-01">
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="07/314-67">Jian Zhang 0067</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Power-Gated Differential Logic Style Based on Double-Gate Controllable-Polarity Transistors.</title>
<pages>672-676</pages>
<year>2013</year>
<volume>60-II</volume>
<journal>IEEE Trans. Circuits Syst. II Express Briefs</journal>
<number>10</number>
<ee>https://doi.org/10.1109/TCSII.2013.2277958</ee>
<url>db/journals/tcas/tcasII60.html#AmaruGZM13</url>
</article>
</r>
<r><inproceedings key="conf/aspdac/AmaruGM13" mdate="2017-05-26">
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>MIXSyn: An efficient logic synthesis methodology for mixed XOR-AND/OR dominated circuits.</title>
<pages>133-138</pages>
<year>2013</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASPDAC.2013.6509585</ee>
<crossref>conf/aspdac/2013</crossref>
<url>db/conf/aspdac/aspdac2013.html#AmaruGM13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/AmaruGM13" mdate="2019-06-02">
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author orcid="0000-0002-7827-3215" pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>BDS-MAJ: a BDD-based logic synthesis tool exploiting majority logic decomposition.</title>
<pages>47:1-47:6</pages>
<year>2013</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/2463209.2488792</ee>
<ee>https://www.wikidata.org/entity/Q59452688</ee>
<crossref>conf/dac/2013</crossref>
<url>db/conf/dac/dac2013.html#AmaruGM13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/GaillardonMABSLM13" mdate="2018-11-06">
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="54/10534">Michele De Marchi</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="94/7356">Shashikanth Bobba</author>
<author pid="76/9432">Davide Sacchetto</author>
<author pid="l/YusufLeblebici">Yusuf Leblebici</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Towards structured ASICs using polarity-tunable Si nanowire transistors.</title>
<pages>123:1-123:4</pages>
<year>2013</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/2463209.2488886</ee>
<crossref>conf/dac/2013</crossref>
<url>db/conf/dac/dac2013.html#GaillardonMABSLM13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/GaillardonABMSLM13" mdate="2017-05-23">
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="94/7356">Shashikanth Bobba</author>
<author pid="54/10534">Michele De Marchi</author>
<author pid="76/9432">Davide Sacchetto</author>
<author pid="l/YusufLeblebici">Yusuf Leblebici</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Vertically-stacked double-gate nanowire FETs with controllable polarity: from devices to regular ASICs.</title>
<pages>625-630</pages>
<year>2013</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.7873/DATE.2013.137</ee>
<ee>http://dl.acm.org/citation.cfm?id=2485442</ee>
<crossref>conf/date/2013</crossref>
<url>db/conf/date/date2013.html#GaillardonABMSLM13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/AmaruGM13" mdate="2017-05-23">
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Biconditional BDD: a novel canonical BDD for logic synthesis targeting XOR-rich circuits.</title>
<pages>1014-1017</pages>
<year>2013</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.7873/DATE.2013.211</ee>
<ee>http://dl.acm.org/citation.cfm?id=2485531</ee>
<crossref>conf/date/2013</crossref>
<url>db/conf/date/date2013.html#AmaruGM13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/TurkyilmazCAGM13" mdate="2017-05-26">
<author pid="133/4349">Ogun Turkyilmaz</author>
<author pid="80/4541">Fabien Clermidy</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Self-checking ripple-carry adder with Ambipolar Silicon NanoWire FET.</title>
<pages>2127-2130</pages>
<year>2013</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2013.6572294</ee>
<crossref>conf/iscas/2013</crossref>
<url>db/conf/iscas/iscas2013.html#TurkyilmazCAGM13</url>
</inproceedings>
</r>
<r><article key="journals/tvlsi/AmaruMM12" mdate="2020-03-11">
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="26/3014">Maurizio Martina</author>
<author orcid="0000-0003-2238-9443" pid="54/1377">Guido Masera</author>
<title>High Speed Architectures for Finding the First two Maximum/Minimum Values.</title>
<pages>2342-2346</pages>
<year>2012</year>
<volume>20</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>12</number>
<ee>https://doi.org/10.1109/TVLSI.2011.2174166</ee>
<url>db/journals/tvlsi/tvlsi20.html#AmaruMM12</url>
</article>
</r>
<r><inproceedings key="conf/nanoarch/FracheAGZ11" mdate="2017-06-04">
<author pid="49/9640">Stefano Frache</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="g/MariagraziaGraziano">Mariagrazia Graziano</author>
<author orcid="0000-0001-8179-5973" pid="74/1735">Maurizio Zamboni</author>
<title>Nanofabric power analysis: Biosequence alignment case study.</title>
<pages>91-98</pages>
<year>2011</year>
<booktitle>NANOARCH</booktitle>
<ee>https://doi.org/10.1109/NANOARCH.2011.5941489</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/NANOARCH.2011.5941489</ee>
<ee>http://dl.acm.org/citation.cfm?id=2052111</ee>
<crossref>conf/nanoarch/2011</crossref>
<url>db/conf/nanoarch/nanoarch2011.html#FracheAGZ11</url>
</inproceedings>
</r>
<coauthors n="77" nc="2">
<co c="0"><na f="a/Austin:Max" pid="249/3113">Max Austin</na></co>
<co c="0"><na f="b/Beign=eacute=:Edith" pid="95/6911">Edith Beign&#233;</na></co>
<co c="0"><na f="b/Bhattacharjee:Debjyoti" pid="160/7918">Debjyoti Bhattacharjee</na></co>
<co c="0"><na f="b/Bobba:Shashikanth" pid="94/7356">Shashikanth Bobba</na></co>
<co c="0"><na f="b/Brayton:Robert_K=" pid="b/RobertKBrayton">Robert K. Brayton</na></co>
<co c="0"><na f="b/Broc:Johan" pid="191/8288">Johan Broc</na></co>
<co c="0" n="2"><na f="b/Burg:Andreas_Peter" pid="69/9547">Andreas Peter Burg</na><na>Andreas Burg</na></co>
<co c="0"><na f="c/Calimera:Andrea" pid="36/291">Andrea Calimera</na></co>
<co c="0"><na f="c/Casares:Christopher" pid="241/1143">Christopher Casares</na></co>
<co c="0"><na f="c/Catthoor:Francky" pid="61/3302">Francky Catthoor</na></co>
<co c="0"><na f="c/Chattopadhyay:Anupam" pid="99/4535">Anupam Chattopadhyay</na></co>
<co c="0"><na f="c/Christmann:Jean=Fr=eacute=d=eacute=ric" pid="93/10303">Jean-Fr&#233;d&#233;ric Christmann</na></co>
<co c="0"><na f="c/Chu:Zhufei" pid="90/8745">Zhufei Chu</na></co>
<co c="0"><na f="c/Ciesielski:Maciej_J=" pid="c/MJCiesielski">Maciej J. Ciesielski</na></co>
<co c="0"><na f="c/Clermidy:Fabien" pid="80/4541">Fabien Clermidy</na></co>
<co c="0"><na f="c/Couceiro:Miguel" pid="90/3960">Miguel Couceiro</na></co>
<co c="0"><na f="d/Domic:Antun" pid="05/968">Antun Domic</na></co>
<co c="0"><na f="d/Drechsler:Rolf" pid="d/RolfDrechsler">Rolf Drechsler</na></co>
<co c="1"><na f="f/Frache:Stefano" pid="49/9640">Stefano Frache</na></co>
<co c="0"><na f="g/Gaillardon:Pierre=Emmanuel" pid="48/9513">Pierre-Emmanuel Gaillardon</na></co>
<co c="1"><na f="g/Graziano:Mariagrazia" pid="g/MariagraziaGraziano">Mariagrazia Graziano</na></co>
<co c="0"><na f="h/Haaswijk:Winston" pid="166/7011">Winston Haaswijk</na></co>
<co c="0"><na f="h/Hasan:Mehdi" pid="180/6953">Mehdi Hasan</na></co>
<co c="0"><na f="h/Hills:Gage" pid="127/7667">Gage Hills</na></co>
<co c="0"><na f="i/Ienne:Paolo" pid="i/PIenne">Paolo Ienne</na></co>
<co c="0" n="2"><na f="j/Joven:Jaume" pid="96/3195">Jaume Joven</na><na>Jaume Joven Murillo</na></co>
<co c="0"><na f="k/Kim:Gain" pid="158/8085">Gain Kim</na></co>
<co c="0"><na f="l/Lauwereins:Rudy" pid="55/5766">Rudy Lauwereins</na></co>
<co c="0"><na f="l/Leblebici:Yusuf" pid="l/YusufLeblebici">Yusuf Leblebici</na></co>
<co c="0"><na f="l/Linn:Eike" pid="122/4173">Eike Linn</na></co>
<co c="0"><na f="l/Littarru:Alessandro" pid="167/5761">Alessandro Littarru</na></co>
<co c="0"><na f="l/Luo:Jiong" pid="69/2626">Jiong Luo</na></co>
<co c="0"><na f="m/Macii:Enrico" pid="97/6648">Enrico Macii</na></co>
<co c="0"><na f="m/Magni:Romain" pid="180/6924">Romain Magni</na></co>
<co c="0"><na f="m/Marchi:Michele_De" pid="54/10534">Michele De Marchi</na></co>
<co c="0"><na f="m/Marranghello:Felipe_S=" pid="47/10504">Felipe S. Marranghello</na></co>
<co c="1"><na f="m/Martina:Maurizio" pid="26/3014">Maurizio Martina</na></co>
<co c="1"><na f="m/Masera:Guido" pid="54/1377">Guido Masera</na></co>
<co c="0"><na f="m/Meester:A=_De" pid="199/8632">A. De Meester</na></co>
<co c="0"><na f="m/Micheli:Giovanni_De" pid="d/GDeMicheli">Giovanni De Micheli</na></co>
<co c="0"><na f="m/Miryala:Sandeep" pid="86/9611">Sandeep Miryala</na></co>
<co c="0"><na f="m/Mishchenko:Alan" pid="50/976">Alan Mishchenko</na></co>
<co c="0"><na f="m/Mitra:Subhasish" pid="30/4561">Subhasish Mitra</na></co>
<co c="0" n="2"><na f="m/Moreira:Matheus_T=" pid="23/3940">Matheus T. Moreira</na><na>Matheus Trevisan Moreira</na></co>
<co c="0"><na f="n/Neto:Walter_Lau" pid="188/8998">Walter Lau Neto</na></co>
<co c="0"><na f="o/Olson:Janet" pid="199/8718">Janet Olson</na></co>
<co c="0"><na f="p/Palem:Krishna_V=" pid="41/4448">Krishna V. Palem</na></co>
<co c="0"><na f="p/Petkovska:Ana" pid="154/3017">Ana Petkovska</na></co>
<co c="0"><na f="p/Poncino:Massimo" pid="20/691">Massimo Poncino</na></co>
<co c="0"><na f="p/Possani:Vinicius_N=" pid="121/4474">Vinicius N. Possani</na></co>
<co c="0"><na f="r/Radu:Iuliana" pid="158/0821">Iuliana Radu</na></co>
<co c="0"><na f="r/Raghavan:Praveen" pid="61/4532">Praveen Raghavan</na></co>
<co c="0"><na f="r/Riener:Heinz" pid="117/2577">Heinz Riener</na></co>
<co c="0"><na f="r/Rodriguez:Berardi_Sensale" pid="180/6916">Berardi Sensale Rodriguez</na></co>
<co c="0"><na f="s/Sacchetto:Davide" pid="76/9432">Davide Sacchetto</na></co>
<co c="0"><na f="s/Saha:Anirban" pid="176/5998">Anirban Saha</na></co>
<co c="0"><na f="s/Shirinzadeh:Saeideh" pid="134/0614">Saeideh Shirinzadeh</na></co>
<co c="0"><na f="s/Siemon:Anne" pid="143/7486">Anne Siemon</na></co>
<co c="0"><na f="s/Soeken:Mathias" pid="20/3466">Mathias Soeken</na></co>
<co c="0"><na f="s/Soree:Bart" pid="158/0826">Bart Soree</na></co>
<co c="0"><na f="t/Tang:Xifan" pid="133/5914">Xifan Tang</na></co>
<co c="0"><na f="t/Temple:Scott" pid="258/6383">Scott Temple</na></co>
<co c="0"><na f="t/Tenace:Valerio" pid="09/11301">Valerio Tenace</na></co>
<co c="0"><na f="t/Testa:Eleonora" pid="185/8771">Eleonora Testa</na></co>
<co c="0"><na f="t/Thean:Aaron" pid="121/3647">Aaron Thean</na></co>
<co c="0"><na f="t/Turkyilmaz:Ogun" pid="133/4349">Ogun Turkyilmaz</na></co>
<co c="0"><na f="v/Verkest:Diederik" pid="93/763">Diederik Verkest</na></co>
<co c="0"><na f="v/Vuillod:Patrick" pid="86/1604">Patrick Vuillod</na></co>
<co c="0" n="2"><na f="w/Walker:Ross_M=" pid="11/11226">Ross M. Walker</na><na>Ross Walker 0001</na></co>
<co c="0"><na f="w/Waser:Rainer" pid="31/3874">Rainer Waser</na></co>
<co c="0"><na f="w/Wille:Robert" pid="98/1744">Robert Wille</na></co>
<co c="0"><na f="x/Xia:Yinshui" pid="59/2856">Yinshui Xia</na></co>
<co c="0"><na f="y/Yu:Cunxi" pid="163/3654">Cunxi Yu</na></co>
<co c="1"><na f="z/Zamboni:Maurizio" pid="74/1735">Maurizio Zamboni</na></co>
<co c="0"><na f="z/Zgheib:Grace" pid="33/9240">Grace Zgheib</na></co>
<co c="0"><na f="z/Zhang_0067:Jian" pid="07/314-67">Jian Zhang 0067</na></co>
<co c="0"><na f="z/Zografos:Odysseas" pid="149/4835">Odysseas Zografos</na></co>
</coauthors>
</dblpperson>

