vlib work
vlib activehdl

vlib activehdl/xil_defaultlib

vmap xil_defaultlib activehdl/xil_defaultlib

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../project_crc.gen/sources_1/bd/design_1/ipshared/d00b/hdl/verilog" "+incdir+../../../../project_crc.gen/sources_1/bd/design_1/ipshared/a7eb/hdl/verilog" \
"../../../../project_crc.gen/sources_1/bd/design_1/ipshared/d00b/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_16_1.v" \
"../../../../project_crc.gen/sources_1/bd/design_1/ipshared/d00b/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_36_2.v" \
"../../../../project_crc.gen/sources_1/bd/design_1/ipshared/d00b/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_43_3.v" \
"../../../../project_crc.gen/sources_1/bd/design_1/ipshared/d00b/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_55_5.v" \
"../../../../project_crc.gen/sources_1/bd/design_1/ipshared/d00b/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_65_6.v" \
"../../../../project_crc.gen/sources_1/bd/design_1/ipshared/d00b/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_75_7.v" \
"../../../../project_crc.gen/sources_1/bd/design_1/ipshared/d00b/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_79_8.v" \
"../../../../project_crc.gen/sources_1/bd/design_1/ipshared/d00b/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_83_9.v" \
"../../../../project_crc.gen/sources_1/bd/design_1/ipshared/d00b/hdl/verilog/crc24a_d_bits_V_RAM_AUTO_1R1W.v" \
"../../../../project_crc.gen/sources_1/bd/design_1/ipshared/d00b/hdl/verilog/crc24a_flow_control_loop_pipe_sequential_init.v" \
"../../../../project_crc.gen/sources_1/bd/design_1/ipshared/d00b/hdl/verilog/crc24a_g_bits_V_RAM_AUTO_1R1W.v" \
"../../../../project_crc.gen/sources_1/bd/design_1/ipshared/d00b/hdl/verilog/crc24a_hls_deadlock_idx0_monitor.v" \
"../../../../project_crc.gen/sources_1/bd/design_1/ipshared/d00b/hdl/verilog/crc24a_mux_83_1_1_1.v" \
"../../../../project_crc.gen/sources_1/bd/design_1/ipshared/d00b/hdl/verilog/crc24a_mux_164_1_1_1.v" \
"../../../../project_crc.gen/sources_1/bd/design_1/ipshared/d00b/hdl/verilog/crc24a_mux_245_1_1_1.v" \
"../../../../project_crc.gen/sources_1/bd/design_1/ipshared/d00b/hdl/verilog/crc24a_mux_325_1_1_1.v" \
"../../../../project_crc.gen/sources_1/bd/design_1/ipshared/d00b/hdl/verilog/crc24a_regslice_both.v" \
"../../../../project_crc.gen/sources_1/bd/design_1/ipshared/d00b/hdl/verilog/crc24a.v" \
"../../../bd/design_1/ip/design_1_crc24a_0_0/sim/design_1_crc24a_0_0.v" \
"../../../../project_crc.gen/sources_1/bd/design_1/ipshared/a7eb/hdl/verilog/gen_hls_deadlock_idx0_monitor.v" \
"../../../../project_crc.gen/sources_1/bd/design_1/ipshared/a7eb/hdl/verilog/gen_regslice_both.v" \
"../../../../project_crc.gen/sources_1/bd/design_1/ipshared/a7eb/hdl/verilog/gen.v" \
"../../../bd/design_1/ip/design_1_gen_0_1/sim/design_1_gen_0_1.v" \
"../../../bd/design_1/sim/design_1.v" \


vlog -work xil_defaultlib \
"glbl.v"

