// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _max_pool_1_HH_
#define _max_pool_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cnn_fcmp_32ns_32neOg.h"
#include "cnn_mac_muladd_5nfYi.h"

namespace ap_rtl {

struct max_pool_1 : public sc_module {
    // Port declarations 22
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > max_pool_out_address0;
    sc_out< sc_logic > max_pool_out_ce0;
    sc_out< sc_logic > max_pool_out_we0;
    sc_out< sc_lv<32> > max_pool_out_d0;
    sc_out< sc_lv<11> > conv_1_out_0_address0;
    sc_out< sc_logic > conv_1_out_0_ce0;
    sc_in< sc_lv<32> > conv_1_out_0_q0;
    sc_out< sc_lv<11> > conv_1_out_0_address1;
    sc_out< sc_logic > conv_1_out_0_ce1;
    sc_in< sc_lv<32> > conv_1_out_0_q1;
    sc_out< sc_lv<11> > conv_1_out_1_address0;
    sc_out< sc_logic > conv_1_out_1_ce0;
    sc_in< sc_lv<32> > conv_1_out_1_q0;
    sc_out< sc_lv<11> > conv_1_out_1_address1;
    sc_out< sc_logic > conv_1_out_1_ce1;
    sc_in< sc_lv<32> > conv_1_out_1_q1;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const0;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    max_pool_1(sc_module_name name);
    SC_HAS_PROCESS(max_pool_1);

    ~max_pool_1();

    sc_trace_file* mVcdFile;

    cnn_fcmp_32ns_32neOg<1,2,32,32,1>* cnn_fcmp_32ns_32neOg_U12;
    cnn_fcmp_32ns_32neOg<1,2,32,32,1>* cnn_fcmp_32ns_32neOg_U13;
    cnn_fcmp_32ns_32neOg<1,2,32,32,1>* cnn_fcmp_32ns_32neOg_U14;
    cnn_fcmp_32ns_32neOg<1,2,32,32,1>* cnn_fcmp_32ns_32neOg_U15;
    cnn_mac_muladd_5nfYi<1,1,5,4,4,8>* cnn_mac_muladd_5nfYi_U16;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<10> > indvar_flatten13_reg_151;
    sc_signal< sc_lv<3> > f_0_reg_162;
    sc_signal< sc_lv<8> > indvar_flatten_reg_173;
    sc_signal< sc_lv<4> > r_0_reg_184;
    sc_signal< sc_lv<4> > c_0_reg_196;
    sc_signal< sc_lv<1> > icmp_ln10_fu_229_p2;
    sc_signal< sc_lv<1> > icmp_ln10_reg_823;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln10_reg_823_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln10_reg_823_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln10_reg_823_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln10_reg_823_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln10_reg_823_pp0_iter5_reg;
    sc_signal< sc_lv<10> > add_ln10_fu_235_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > icmp_ln13_fu_247_p2;
    sc_signal< sc_lv<1> > icmp_ln13_reg_832;
    sc_signal< sc_lv<3> > select_ln29_5_fu_253_p3;
    sc_signal< sc_lv<3> > select_ln29_5_reg_839;
    sc_signal< sc_lv<8> > select_ln13_fu_267_p3;
    sc_signal< sc_lv<4> > select_ln36_1_fu_324_p3;
    sc_signal< sc_lv<4> > select_ln36_1_reg_851;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<64> > zext_ln29_5_fu_396_p1;
    sc_signal< sc_lv<64> > zext_ln29_5_reg_856;
    sc_signal< sc_lv<64> > zext_ln29_5_reg_856_pp0_iter2_reg;
    sc_signal< sc_lv<12> > add_ln29_4_fu_443_p2;
    sc_signal< sc_lv<12> > add_ln29_4_reg_866;
    sc_signal< sc_lv<11> > add_ln36_3_fu_477_p2;
    sc_signal< sc_lv<11> > add_ln36_3_reg_871;
    sc_signal< sc_lv<11> > add_ln36_3_reg_871_pp0_iter2_reg;
    sc_signal< sc_lv<11> > add_ln36_3_reg_871_pp0_iter3_reg;
    sc_signal< sc_lv<11> > add_ln36_3_reg_871_pp0_iter4_reg;
    sc_signal< sc_lv<11> > add_ln36_3_reg_871_pp0_iter5_reg;
    sc_signal< sc_lv<4> > c_fu_483_p2;
    sc_signal< sc_lv<4> > c_reg_876;
    sc_signal< sc_lv<32> > conv_1_out_0_load_reg_881;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<64> > zext_ln29_8_fu_489_p1;
    sc_signal< sc_lv<64> > zext_ln29_8_reg_888;
    sc_signal< sc_lv<64> > zext_ln29_8_reg_888_pp0_iter3_reg;
    sc_signal< sc_lv<32> > select_ln29_fu_534_p3;
    sc_signal< sc_lv<32> > select_ln29_reg_903;
    sc_signal< sc_lv<32> > conv_1_out_0_load_1_reg_910;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<32> > select_ln29_1_fu_624_p3;
    sc_signal< sc_lv<32> > select_ln29_1_reg_922;
    sc_signal< sc_lv<32> > conv_1_out_1_load_reg_929;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<32> > select_ln29_2_fu_713_p3;
    sc_signal< sc_lv<32> > select_ln29_2_reg_936;
    sc_signal< sc_lv<32> > conv_1_out_1_load_1_reg_943;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<3> > ap_phi_mux_f_0_phi_fu_166_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<4> > ap_phi_mux_r_0_phi_fu_188_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_c_0_phi_fu_200_p4;
    sc_signal< sc_lv<64> > zext_ln36_8_fu_809_p1;
    sc_signal< sc_lv<32> > grp_fu_214_p1;
    sc_signal< sc_lv<32> > grp_fu_219_p1;
    sc_signal< sc_lv<32> > grp_fu_224_p1;
    sc_signal< sc_lv<3> > f_fu_241_p2;
    sc_signal< sc_lv<8> > add_ln13_fu_261_p2;
    sc_signal< sc_lv<1> > icmp_ln16_fu_293_p2;
    sc_signal< sc_lv<1> > xor_ln29_fu_288_p2;
    sc_signal< sc_lv<4> > select_ln29_4_fu_275_p3;
    sc_signal< sc_lv<1> > and_ln29_8_fu_299_p2;
    sc_signal< sc_lv<1> > or_ln36_fu_311_p2;
    sc_signal< sc_lv<4> > r_fu_305_p2;
    sc_signal< sc_lv<4> > mul_ln29_fu_340_p1;
    sc_signal< sc_lv<4> > select_ln36_fu_316_p3;
    sc_signal< sc_lv<5> > shl_ln_fu_346_p3;
    sc_signal< sc_lv<9> > zext_ln29_3_fu_354_p1;
    sc_signal< sc_lv<9> > mul_ln29_fu_340_p2;
    sc_signal< sc_lv<9> > add_ln29_fu_358_p2;
    sc_signal< sc_lv<10> > tmp_fu_372_p3;
    sc_signal< sc_lv<12> > p_shl4_cast_fu_364_p3;
    sc_signal< sc_lv<12> > zext_ln29_4_fu_380_p1;
    sc_signal< sc_lv<12> > zext_ln36_4_fu_285_p1;
    sc_signal< sc_lv<12> > sub_ln29_fu_384_p2;
    sc_signal< sc_lv<12> > add_ln29_2_fu_390_p2;
    sc_signal< sc_lv<5> > or_ln27_fu_401_p2;
    sc_signal< sc_lv<9> > zext_ln29_6_fu_407_p1;
    sc_signal< sc_lv<9> > add_ln29_3_fu_411_p2;
    sc_signal< sc_lv<10> > tmp_12_fu_425_p3;
    sc_signal< sc_lv<12> > p_shl2_cast_fu_417_p3;
    sc_signal< sc_lv<12> > zext_ln29_7_fu_433_p1;
    sc_signal< sc_lv<12> > sub_ln29_1_fu_437_p2;
    sc_signal< sc_lv<8> > grp_fu_813_p3;
    sc_signal< sc_lv<9> > tmp_13_fu_460_p3;
    sc_signal< sc_lv<11> > p_shl_cast_fu_453_p3;
    sc_signal< sc_lv<11> > zext_ln36_7_fu_467_p1;
    sc_signal< sc_lv<11> > zext_ln36_fu_282_p1;
    sc_signal< sc_lv<11> > sub_ln36_fu_471_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_fu_493_p1;
    sc_signal< sc_lv<8> > tmp_7_fu_496_p4;
    sc_signal< sc_lv<23> > trunc_ln29_fu_506_p1;
    sc_signal< sc_lv<1> > icmp_ln29_4_fu_516_p2;
    sc_signal< sc_lv<1> > icmp_ln29_fu_510_p2;
    sc_signal< sc_lv<1> > or_ln29_fu_522_p2;
    sc_signal< sc_lv<1> > grp_fu_208_p2;
    sc_signal< sc_lv<1> > and_ln29_fu_528_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_2_fu_542_p1;
    sc_signal< sc_lv<32> > bitcast_ln29_3_fu_559_p1;
    sc_signal< sc_lv<8> > tmp_9_fu_545_p4;
    sc_signal< sc_lv<23> > trunc_ln29_2_fu_555_p1;
    sc_signal< sc_lv<1> > icmp_ln29_6_fu_582_p2;
    sc_signal< sc_lv<1> > icmp_ln29_5_fu_576_p2;
    sc_signal< sc_lv<8> > tmp_s_fu_562_p4;
    sc_signal< sc_lv<23> > trunc_ln29_3_fu_572_p1;
    sc_signal< sc_lv<1> > icmp_ln29_8_fu_600_p2;
    sc_signal< sc_lv<1> > icmp_ln29_7_fu_594_p2;
    sc_signal< sc_lv<1> > or_ln29_2_fu_588_p2;
    sc_signal< sc_lv<1> > or_ln29_3_fu_606_p2;
    sc_signal< sc_lv<1> > and_ln29_2_fu_612_p2;
    sc_signal< sc_lv<1> > grp_fu_214_p2;
    sc_signal< sc_lv<1> > and_ln29_3_fu_618_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_4_fu_631_p1;
    sc_signal< sc_lv<32> > bitcast_ln29_5_fu_648_p1;
    sc_signal< sc_lv<8> > tmp_2_fu_634_p4;
    sc_signal< sc_lv<23> > trunc_ln29_4_fu_644_p1;
    sc_signal< sc_lv<1> > icmp_ln29_10_fu_671_p2;
    sc_signal< sc_lv<1> > icmp_ln29_9_fu_665_p2;
    sc_signal< sc_lv<8> > tmp_3_fu_651_p4;
    sc_signal< sc_lv<23> > trunc_ln29_5_fu_661_p1;
    sc_signal< sc_lv<1> > icmp_ln29_12_fu_689_p2;
    sc_signal< sc_lv<1> > icmp_ln29_11_fu_683_p2;
    sc_signal< sc_lv<1> > or_ln29_4_fu_677_p2;
    sc_signal< sc_lv<1> > or_ln29_5_fu_695_p2;
    sc_signal< sc_lv<1> > and_ln29_4_fu_701_p2;
    sc_signal< sc_lv<1> > grp_fu_219_p2;
    sc_signal< sc_lv<1> > and_ln29_5_fu_707_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_6_fu_720_p1;
    sc_signal< sc_lv<32> > bitcast_ln29_7_fu_737_p1;
    sc_signal< sc_lv<8> > tmp_5_fu_723_p4;
    sc_signal< sc_lv<23> > trunc_ln29_6_fu_733_p1;
    sc_signal< sc_lv<1> > icmp_ln29_14_fu_760_p2;
    sc_signal< sc_lv<1> > icmp_ln29_13_fu_754_p2;
    sc_signal< sc_lv<8> > tmp_10_fu_740_p4;
    sc_signal< sc_lv<23> > trunc_ln29_7_fu_750_p1;
    sc_signal< sc_lv<1> > icmp_ln29_16_fu_778_p2;
    sc_signal< sc_lv<1> > icmp_ln29_15_fu_772_p2;
    sc_signal< sc_lv<1> > or_ln29_6_fu_766_p2;
    sc_signal< sc_lv<1> > or_ln29_7_fu_784_p2;
    sc_signal< sc_lv<1> > and_ln29_6_fu_790_p2;
    sc_signal< sc_lv<1> > grp_fu_224_p2;
    sc_signal< sc_lv<1> > and_ln29_7_fu_796_p2;
    sc_signal< sc_lv<5> > grp_fu_813_p0;
    sc_signal< sc_lv<4> > grp_fu_813_p1;
    sc_signal< sc_lv<4> > grp_fu_813_p2;
    sc_signal< bool > ap_block_pp0_stage0_00001;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<8> > grp_fu_813_p10;
    sc_signal< sc_lv<8> > grp_fu_813_p20;
    sc_signal< sc_lv<9> > mul_ln29_fu_340_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state9;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_800000;
    static const sc_lv<10> ap_const_lv10_3F6;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<8> ap_const_lv8_A9;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<9> ap_const_lv9_1A;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<8> ap_const_lv8_D;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_add_ln10_fu_235_p2();
    void thread_add_ln13_fu_261_p2();
    void thread_add_ln29_2_fu_390_p2();
    void thread_add_ln29_3_fu_411_p2();
    void thread_add_ln29_4_fu_443_p2();
    void thread_add_ln29_fu_358_p2();
    void thread_add_ln36_3_fu_477_p2();
    void thread_and_ln29_2_fu_612_p2();
    void thread_and_ln29_3_fu_618_p2();
    void thread_and_ln29_4_fu_701_p2();
    void thread_and_ln29_5_fu_707_p2();
    void thread_and_ln29_6_fu_790_p2();
    void thread_and_ln29_7_fu_796_p2();
    void thread_and_ln29_8_fu_299_p2();
    void thread_and_ln29_fu_528_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_00001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_c_0_phi_fu_200_p4();
    void thread_ap_phi_mux_f_0_phi_fu_166_p4();
    void thread_ap_phi_mux_r_0_phi_fu_188_p4();
    void thread_ap_ready();
    void thread_bitcast_ln29_2_fu_542_p1();
    void thread_bitcast_ln29_3_fu_559_p1();
    void thread_bitcast_ln29_4_fu_631_p1();
    void thread_bitcast_ln29_5_fu_648_p1();
    void thread_bitcast_ln29_6_fu_720_p1();
    void thread_bitcast_ln29_7_fu_737_p1();
    void thread_bitcast_ln29_fu_493_p1();
    void thread_c_fu_483_p2();
    void thread_conv_1_out_0_address0();
    void thread_conv_1_out_0_address1();
    void thread_conv_1_out_0_ce0();
    void thread_conv_1_out_0_ce1();
    void thread_conv_1_out_1_address0();
    void thread_conv_1_out_1_address1();
    void thread_conv_1_out_1_ce0();
    void thread_conv_1_out_1_ce1();
    void thread_f_fu_241_p2();
    void thread_grp_fu_214_p1();
    void thread_grp_fu_219_p1();
    void thread_grp_fu_224_p1();
    void thread_grp_fu_813_p0();
    void thread_grp_fu_813_p1();
    void thread_grp_fu_813_p10();
    void thread_grp_fu_813_p2();
    void thread_grp_fu_813_p20();
    void thread_icmp_ln10_fu_229_p2();
    void thread_icmp_ln13_fu_247_p2();
    void thread_icmp_ln16_fu_293_p2();
    void thread_icmp_ln29_10_fu_671_p2();
    void thread_icmp_ln29_11_fu_683_p2();
    void thread_icmp_ln29_12_fu_689_p2();
    void thread_icmp_ln29_13_fu_754_p2();
    void thread_icmp_ln29_14_fu_760_p2();
    void thread_icmp_ln29_15_fu_772_p2();
    void thread_icmp_ln29_16_fu_778_p2();
    void thread_icmp_ln29_4_fu_516_p2();
    void thread_icmp_ln29_5_fu_576_p2();
    void thread_icmp_ln29_6_fu_582_p2();
    void thread_icmp_ln29_7_fu_594_p2();
    void thread_icmp_ln29_8_fu_600_p2();
    void thread_icmp_ln29_9_fu_665_p2();
    void thread_icmp_ln29_fu_510_p2();
    void thread_max_pool_out_address0();
    void thread_max_pool_out_ce0();
    void thread_max_pool_out_d0();
    void thread_max_pool_out_we0();
    void thread_mul_ln29_fu_340_p1();
    void thread_mul_ln29_fu_340_p10();
    void thread_mul_ln29_fu_340_p2();
    void thread_or_ln27_fu_401_p2();
    void thread_or_ln29_2_fu_588_p2();
    void thread_or_ln29_3_fu_606_p2();
    void thread_or_ln29_4_fu_677_p2();
    void thread_or_ln29_5_fu_695_p2();
    void thread_or_ln29_6_fu_766_p2();
    void thread_or_ln29_7_fu_784_p2();
    void thread_or_ln29_fu_522_p2();
    void thread_or_ln36_fu_311_p2();
    void thread_p_shl2_cast_fu_417_p3();
    void thread_p_shl4_cast_fu_364_p3();
    void thread_p_shl_cast_fu_453_p3();
    void thread_r_fu_305_p2();
    void thread_select_ln13_fu_267_p3();
    void thread_select_ln29_1_fu_624_p3();
    void thread_select_ln29_2_fu_713_p3();
    void thread_select_ln29_4_fu_275_p3();
    void thread_select_ln29_5_fu_253_p3();
    void thread_select_ln29_fu_534_p3();
    void thread_select_ln36_1_fu_324_p3();
    void thread_select_ln36_fu_316_p3();
    void thread_shl_ln_fu_346_p3();
    void thread_sub_ln29_1_fu_437_p2();
    void thread_sub_ln29_fu_384_p2();
    void thread_sub_ln36_fu_471_p2();
    void thread_tmp_10_fu_740_p4();
    void thread_tmp_12_fu_425_p3();
    void thread_tmp_13_fu_460_p3();
    void thread_tmp_2_fu_634_p4();
    void thread_tmp_3_fu_651_p4();
    void thread_tmp_5_fu_723_p4();
    void thread_tmp_7_fu_496_p4();
    void thread_tmp_9_fu_545_p4();
    void thread_tmp_fu_372_p3();
    void thread_tmp_s_fu_562_p4();
    void thread_trunc_ln29_2_fu_555_p1();
    void thread_trunc_ln29_3_fu_572_p1();
    void thread_trunc_ln29_4_fu_644_p1();
    void thread_trunc_ln29_5_fu_661_p1();
    void thread_trunc_ln29_6_fu_733_p1();
    void thread_trunc_ln29_7_fu_750_p1();
    void thread_trunc_ln29_fu_506_p1();
    void thread_xor_ln29_fu_288_p2();
    void thread_zext_ln29_3_fu_354_p1();
    void thread_zext_ln29_4_fu_380_p1();
    void thread_zext_ln29_5_fu_396_p1();
    void thread_zext_ln29_6_fu_407_p1();
    void thread_zext_ln29_7_fu_433_p1();
    void thread_zext_ln29_8_fu_489_p1();
    void thread_zext_ln36_4_fu_285_p1();
    void thread_zext_ln36_7_fu_467_p1();
    void thread_zext_ln36_8_fu_809_p1();
    void thread_zext_ln36_fu_282_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
