{:input (genetic.crossover/dumb-crossover 2035175619 (genetic.mutation/change-names-remove-clause 958122767 (genetic.mutation/change-names-remove-clause 2140632132 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))) (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_10_11_13, \\wire1_:missing , wire2_17, \\wire24_35_36_:missing , \\wire25_:missing , wire26_17, wire27_44);\n  wire \\:missing_edge ;\n  input wire0_10_11_13;\n  wire wire0_10_11_13;\n  wire \\wire10_:missing ;\n  wire \\wire14_:missing_16_18 ;\n  wire \\wire15_:missing_28 ;\n  wire \\wire16_:missing ;\n  wire wire19;\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  wire wire20;\n  input \\wire24_35_36_:missing ;\n  wire \\wire24_35_36_:missing ;\n  input \\wire25_:missing ;\n  wire \\wire25_:missing ;\n  output wire26_17;\n  wire wire26_17;\n  output wire27_44;\n  wire wire27_44;\n  wire \\wire28_:missing_46 ;\n  wire wire29;\n  output wire2_17;\n  wire wire2_17;\n  wire wire30_15;\n  wire \\wire30_18_20_:missing_21 ;\n  wire wire30_22;\n  wire \\wire30_35_36_:missing ;\n  wire wire30_36;\n  wire \\wire30_9_:missing_11 ;\n  wire \\wire30_9_:missing_13 ;\n  wire \\wire30_:missing_45_47 ;\n  wire \\wire31_38_:missing ;\n  wire \\wire31_:missing ;\n  wire wire32_17;\n  wire wire32_43;\n  wire wire33_40;\n  wire wire34_17_49;\n  wire wire39_40_41_18;\n  wire wire39_40_41_42;\n  wire wire39_44;\n  wire \\wire3_:missing_19 ;\n  wire wire45;\n  wire wire46;\n  wire wire48;\n  wire wire4_12;\n  wire wire4_17;\n  wire wire5_11;\n  wire wire5_12;\n  wire wire6_13;\n  wire \\wire6_:missing ;\n  wire wire8_15;\n  wire \\wire8_:missing ;\n  wire wire9_10;\n  wire \\wire:missing_17_23 ;\n  wire \\wire:missing_23 ;\n  wire \\wire:missing_43 ;\n  wire \\wire:missing_49 ;\n  wire \\wire:missing_edge ;\n  assign wire4_12 = 2'h1 >> wire4_17;\n  assign wire6_13 = 4'h8 >> { wire0_10_11_13, \\wire30_9_:missing_13  };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire14_:missing_16_18 , \\wire:missing_edge  };\n  assign wire8_15 = 4'h6 >> { wire30_15, \\wire15_:missing_28  };\n  assign \\wire16_:missing  = 4'h8 >> { \\wire14_:missing_16_18 , \\wire:missing_edge  };\n  assign wire2_17 = 2'hx >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'hx >> \\wire30_18_20_:missing_21 ;\n  assign wire5_12 = 2'h1 >> wire5_11;\n  assign \\wire30_9_:missing_11  = 2'h1 >> wire30_36;\n  assign \\wire31_:missing  = 2'h1 >> \\wire31_38_:missing ;\n  assign wire32_43 = 2'h1 >> wire32_17;\n  assign \\wire:missing_edge  = 2'h1 >> wire33_40;\n  assign \\wire:missing_edge  = 2'h1 >> wire34_17_49;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire24_35_36_:missing , \\wire30_35_36_:missing  };\n  assign wire30_36 = 4'h8 >> { \\wire24_35_36_:missing , \\wire30_35_36_:missing  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire31_38_:missing  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire6_:missing  = 2'h1 >> wire6_13;\n  assign wire39_44 = 4'h2 >> { wire39_40_41_18, wire39_40_41_42 };\n  assign wire33_40 = 4'h8 >> { wire39_40_41_18, wire39_40_41_42 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire39_40_41_18, wire39_40_41_42 };\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire8_:missing  = 2'h1 >> wire8_15;\n  assign wire9_10 = 4'h6 >> { \\wire30_9_:missing_13 , \\wire30_9_:missing_11  };\n  assign \\wire10_:missing  = 4'h6 >> { wire0_10_11_13, wire9_10 };\n  assign wire5_11 = 4'h8 >> { wire0_10_11_13, \\wire30_9_:missing_11  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire5_12, wire4_12 };\n  assign \\wire3_:missing_19  = 1'h0;\n  assign \\wire15_:missing_28  = 1'h1;\n  assign wire29 = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_49  = wire34_17_49;\n  assign wire48 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire30_:missing_45_47 ;\n  assign wire46 = \\wire28_:missing_46 ;\n  assign wire45 = \\wire30_:missing_45_47 ;\n  assign wire27_44 = wire39_44;\n  assign \\wire:missing_43  = wire32_43;\n  assign wire39_40_41_42 = \\wire:missing_edge ;\n  assign \\wire:missing_23  = \\wire:missing_17_23 ;\n  assign \\wire:missing_edge  = wire30_22;\n  assign wire20 = \\wire30_18_20_:missing_21 ;\n  assign wire19 = \\wire3_:missing_19 ;\n  assign \\wire14_:missing_16_18  = \\wire30_18_20_:missing_21 ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:3.1-106.10\" *)\nmodule postsynth(wire0_10_11_13, \\wire1_:missing , wire2_17, \\wire24_35_36_:missing , \\wire25_:missing , wire26_17, wire27_44);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:5.9-5.23\" *)\n  input wire0_10_11_13;\n  wire wire0_10_11_13;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:8.8-8.30\" *)\n  wire \\wire14_:missing_16_18 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:9.8-9.27\" *)\n  wire \\wire15_:missing_28 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:11.8-11.14\" *)\n  wire wire19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:12.9-12.24\" *)\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:14.8-14.14\" *)\n  wire wire20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:15.9-15.31\" *)\n  input \\wire24_35_36_:missing ;\n  wire \\wire24_35_36_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:17.9-17.25\" *)\n  input \\wire25_:missing ;\n  wire \\wire25_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:19.10-19.19\" *)\n  output wire26_17;\n  wire wire26_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:21.10-21.19\" *)\n  output wire27_44;\n  wire wire27_44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:24.8-24.14\" *)\n  wire wire29;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:25.10-25.18\" *)\n  output wire2_17;\n  wire wire2_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:28.8-28.33\" *)\n  wire \\wire30_18_20_:missing_21 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:29.8-29.17\" *)\n  wire wire30_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:30.8-30.30\" *)\n  wire \\wire30_35_36_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:31.8-31.17\" *)\n  wire wire30_36;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:32.8-32.29\" *)\n  wire \\wire30_9_:missing_11 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:34.8-34.30\" *)\n  wire \\wire30_:missing_45_47 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:39.8-39.17\" *)\n  wire wire33_40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:40.8-40.20\" *)\n  wire wire34_17_49;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:41.8-41.23\" *)\n  wire wire39_40_41_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:42.8-42.23\" *)\n  wire wire39_40_41_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:43.8-43.17\" *)\n  wire wire39_44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:44.8-44.26\" *)\n  wire \\wire3_:missing_19 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:45.8-45.14\" *)\n  wire wire45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:47.8-47.14\" *)\n  wire wire48;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:48.8-48.16\" *)\n  wire wire4_12;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:49.8-49.16\" *)\n  wire wire4_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:50.8-50.16\" *)\n  wire wire5_11;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:51.8-51.16\" *)\n  wire wire5_12;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:60.8-60.24\" *)\n  wire \\wire:missing_49 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:61.8-61.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire14_:missing_16_18  = 1'hx;\n  assign \\wire15_:missing_28  = 1'h1;\n  assign wire19 = 1'h0;\n  assign wire20 = 1'hx;\n  assign wire26_17 = 1'hx;\n  assign wire27_44 = 1'hx;\n  assign wire29 = 1'h1;\n  assign wire2_17 = 1'hx;\n  assign \\wire30_18_20_:missing_21  = 1'hx;\n  assign wire30_22 = 1'hx;\n  assign \\wire30_35_36_:missing  = 1'hx;\n  assign wire30_36 = 1'hx;\n  assign \\wire30_9_:missing_11  = 1'hx;\n  assign \\wire30_:missing_45_47  = 1'hx;\n  assign wire33_40 = 1'hx;\n  assign wire34_17_49 = 1'hx;\n  assign wire39_40_41_18 = 1'hx;\n  assign wire39_40_41_42 = 1'hx;\n  assign wire39_44 = 1'hx;\n  assign \\wire3_:missing_19  = 1'h0;\n  assign wire45 = 1'hx;\n  assign wire48 = 1'hx;\n  assign wire4_12 = 1'hx;\n  assign wire4_17 = 1'hx;\n  assign wire5_11 = 1'hx;\n  assign wire5_12 = 1'hx;\n  assign \\wire:missing_49  = 1'hx;\n  assign \\wire:missing_edge  = 1'hx;\nendmodule\n", :proof {:exit 2, :out "SBY  2:28:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s/src/top.v'.\nSBY  2:28:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] Copy '/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s/src/4B8DC8A7.v'.\nSBY  2:28:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] Copy '/tmp/fuzzmount2DDF5D8C/4B8DC8A7.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s/src/4B8DC8A7.post.v'.\nSBY  2:28:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] engine_0: abc pdr\nSBY  2:28:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: Warning: multiple conflicting drivers for presynth.\\wire39_40_41_42:\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:64$25 ($shr)\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:68$29 ($shr)\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:73$34 ($shr)\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:74$35 ($shr)\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:75$36 ($shr)\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:77$38 ($shr)\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:82$43 ($shr)\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:83$44 ($shr)\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:88$49 ($shr)\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: Warning: Wire presynth.\\wire26_17 is used but has no driver.\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: Warning: Wire presynth.\\wire39_40_41_18 is used but has no driver.\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: Warning: Wire presynth.\\wire30_35_36_:missing is used but has no driver.\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: Warning: Wire presynth.\\wire34_17_49 is used but has no driver.\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: Warning: Wire presynth.\\wire14_:missing_16_18 is used but has no driver.\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: Warning: Wire presynth.\\wire4_17 is used but has no driver.\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: Warning: found logic loop in module presynth:\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:64$25 ($shr)\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: wire \\wire39_40_41_42\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: Warning: found logic loop in module presynth:\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:73$34 ($shr)\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:81$42 ($shr)\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: wire \\wire33_40\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: wire \\wire39_40_41_42\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: Warning: found logic loop in module presynth:\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:77$38 ($shr)\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: wire \\wire39_40_41_42\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: Warning: found logic loop in module presynth:\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:82$43 ($shr)\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: wire \\wire39_40_41_42\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: Warning: found logic loop in module presynth:\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:83$44 ($shr)\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: wire \\wire39_40_41_42\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: Warning: multiple conflicting drivers for presynth.\\wire33_40:\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:64$25 ($shr)\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:68$29 ($shr)\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:73$34 ($shr)\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:74$35 ($shr)\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:75$36 ($shr)\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:77$38 ($shr)\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:81$42 ($shr)\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:88$49 ($shr)\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: Warning: found logic loop in module presynth:\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:64$25 ($shr)\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: wire \\wire33_40\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: Warning: found logic loop in module presynth:\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:73$34 ($shr)\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: wire \\wire33_40\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: Warning: found logic loop in module presynth:\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:77$38 ($shr)\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: wire \\wire33_40\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: Warning: found logic loop in module presynth:\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:81$42 ($shr)\nSBY  2:28:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: wire \\wire33_40\nSBY  2:28:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] base: finished (returncode=0)\nSBY  2:28:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:28:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] aig: Warning: multiple conflicting drivers for presynth.\\wire33_40:\nSBY  2:28:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:64$25 ($shr)\nSBY  2:28:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:68$29 ($shr)\nSBY  2:28:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:73$34 ($shr)\nSBY  2:28:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:74$35 ($shr)\nSBY  2:28:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:75$36 ($shr)\nSBY  2:28:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:77$38 ($shr)\nSBY  2:28:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:81$42 ($shr)\nSBY  2:28:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:88$49 ($shr)\nSBY  2:28:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] aig: Warning: Wire presynth.\\wire26_17 is used but has no driver.\nSBY  2:28:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] aig: Warning: Wire presynth.\\wire39_40_41_18 is used but has no driver.\nSBY  2:28:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] aig: Warning: Wire presynth.\\wire30_35_36_:missing is used but has no driver.\nSBY  2:28:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] aig: Warning: Wire presynth.\\wire34_17_49 is used but has no driver.\nSBY  2:28:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] aig: Warning: Wire presynth.\\wire14_:missing_16_18 is used but has no driver.\nSBY  2:28:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] aig: Warning: Wire presynth.\\wire4_17 is used but has no driver.\nSBY  2:28:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] aig: Warning: found logic loop in module presynth:\nSBY  2:28:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:64$25 ($shr)\nSBY  2:28:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] aig: wire \\wire33_40\nSBY  2:28:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] aig: Warning: found logic loop in module presynth:\nSBY  2:28:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:73$34 ($shr)\nSBY  2:28:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] aig: wire \\wire33_40\nSBY  2:28:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] aig: Warning: found logic loop in module presynth:\nSBY  2:28:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:77$38 ($shr)\nSBY  2:28:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] aig: wire \\wire33_40\nSBY  2:28:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] aig: Warning: found logic loop in module presynth:\nSBY  2:28:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/4B8DC8A7.v:81$42 ($shr)\nSBY  2:28:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] aig: wire \\wire33_40\nSBY  2:28:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] aig: finished (returncode=0)\nSBY  2:28:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:28:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:28:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] engine_0: Warning: The network has no constraints.\nSBY  2:28:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:28:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] engine_0: finished (returncode=0)\nSBY  2:28:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] engine_0: Status returned by engine: FAIL\nSBY  2:28:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY  2:28:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  2:28:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:28:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s'.\nSBY  2:28:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi1j2n44s] DONE (FAIL, rc=2)\n", :err ""}}}