
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/gfudge/fpga/server/blkram/bram/pa.fromNcd.tcl
# create_project -name bram -dir "/home/gfudge/fpga/server/blkram/bram/planAhead_run_1" -part xc3s50pq208-5
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "/home/gfudge/fpga/server/blkram/bram/ram_piped.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/gfudge/fpga/server/blkram/bram} }
# set_property target_constrs_file "ram_piped.ucf" [current_fileset -constrset]
Adding file '/home/gfudge/fpga/server/blkram/bram/ram_piped.ucf' to fileset 'constrs_1'
# add_files [list {ram_piped.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s50pq208-5
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ram_piped.ngc ...
WARNING:NetListWriters:298 - No output is written to ram_piped.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ram_piped.edif ...
ngc2edif: Total memory usage is 104008 kilobytes

Parsing EDIF File [./planAhead_run_1/bram.data/cache/ram_piped_ngc_cdfcd06e.edif]
Finished Parsing EDIF File [./planAhead_run_1/bram.data/cache/ram_piped_ngc_cdfcd06e.edif]
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3/spartan3/xc3s50/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3/spartan3/xc3s50/ClockBuffers.xml
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3/spartan3/xc3s50/pq208/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3/spartan3/xc3s50/pq208/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3/spartan3/spartan3-5.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3/spartan3/spartan3-5.lib.
Parsing UCF File [/home/gfudge/fpga/server/blkram/bram/ram_piped.ucf]
Finished Parsing UCF File [/home/gfudge/fpga/server/blkram/bram/ram_piped.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: b39dfbfd
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2769.719 ; gain = 88.070
# read_xdl -file "/home/gfudge/fpga/server/blkram/bram/ram_piped.ncd"
Release 14.7 - xdl P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '3s50.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.
   "ram_piped" is an NCD, version 3.2, device xc3s50, package pq208, speed -5
Successfully converted design '/home/gfudge/fpga/server/blkram/bram/ram_piped.ncd' to '/home/gfudge/fpga/server/blkram/bram/ram_piped.xdl'.
INFO: [Designutils 20-669] Parsing Placement File : /home/gfudge/fpga/server/blkram/bram/ram_piped.ncd
INFO: [Designutils 20-658] Finished Parsing Placement File : /home/gfudge/fpga/server/blkram/bram/ram_piped.ncd
INFO: [Designutils 20-671] Placed 156 instances
read_xdl: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2769.719 ; gain = 0.000
# if {[catch {read_twx -name results_1 -file "/home/gfudge/fpga/server/blkram/bram/ram_piped.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"/home/gfudge/fpga/server/blkram/bram/ram_piped.twx\": $eInfo"
# }
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri May  9 17:06:58 2014...
INFO: [Common 17-83] Releasing license: PlanAhead
