-- VHDL for IBM SMS ALD page 14.50.03.1
-- Title: ADDRESS GENERATOR UNITS POSITION
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/31/2020 9:47:22 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_50_03_1_ADDRESS_GENERATOR_UNITS_POSITION is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_T_POS_C_INDEX_TAG:	 in STD_LOGIC;
		PS_T_POS_A_INDEX_TAG:	 in STD_LOGIC;
		MS_T_POS_C_INDEX_TAG:	 in STD_LOGIC;
		MS_T_POS_B_INDEX_TAG:	 in STD_LOGIC;
		PS_T_POS_B_INDEX_TAG:	 in STD_LOGIC;
		MS_T_POS_A_INDEX_TAG:	 in STD_LOGIC;
		PS_INDEX_CTRL_NUMBER_ONE:	 out STD_LOGIC;
		PS_INDEX_CTRL_NUMBER_TWO:	 out STD_LOGIC);
end ALD_14_50_03_1_ADDRESS_GENERATOR_UNITS_POSITION;

architecture behavioral of ALD_14_50_03_1_ADDRESS_GENERATOR_UNITS_POSITION is 

	signal OUT_4B_NoPin: STD_LOGIC;
	signal OUT_3B_C: STD_LOGIC;
	signal OUT_2B_C: STD_LOGIC;
	signal OUT_4C_NoPin: STD_LOGIC;
	signal OUT_4D_NoPin: STD_LOGIC;
	signal OUT_3D_C: STD_LOGIC;
	signal OUT_2D_Q: STD_LOGIC;
	signal OUT_4E_NoPin: STD_LOGIC;

begin

	OUT_4B_NoPin <= NOT(PS_T_POS_C_INDEX_TAG AND PS_T_POS_B_INDEX_TAG AND PS_T_POS_A_INDEX_TAG );
	OUT_3B_C <= NOT(OUT_4B_NoPin AND OUT_4C_NoPin );
	OUT_2B_C <= OUT_3B_C;
	OUT_4C_NoPin <= NOT(PS_T_POS_A_INDEX_TAG AND MS_T_POS_C_INDEX_TAG AND MS_T_POS_B_INDEX_TAG );
	OUT_4D_NoPin <= NOT(MS_T_POS_B_INDEX_TAG AND PS_T_POS_C_INDEX_TAG AND MS_T_POS_A_INDEX_TAG );
	OUT_3D_C <= NOT(OUT_4D_NoPin AND OUT_4E_NoPin );
	OUT_2D_Q <= OUT_3D_C;
	OUT_4E_NoPin <= NOT(MS_T_POS_C_INDEX_TAG AND MS_T_POS_A_INDEX_TAG AND PS_T_POS_B_INDEX_TAG );

	PS_INDEX_CTRL_NUMBER_ONE <= OUT_2B_C;
	PS_INDEX_CTRL_NUMBER_TWO <= OUT_2D_Q;


end;
