#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Wed Nov 19 11:19:04 2025
# Process ID         : 83104
# Current directory  : C:/Users/Administrator/Documents/Vivado/is_proj
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent83852 C:\Users\Administrator\Documents\Vivado\is_proj\is_proj.xpr
# Log file           : C:/Users/Administrator/Documents/Vivado/is_proj/vivado.log
# Journal file       : C:/Users/Administrator/Documents/Vivado/is_proj\vivado.jou
# Running On         : DESKTOP-OF-ISAIAH
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-13700H
# CPU Frequency      : 2918 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 42660 MB
# Swap memory        : 9126 MB
# Total Virtual      : 51787 MB
# Available Virtual  : 3613 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Documents/Vivado/is_proj/is_proj.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\ac701\1.4\board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.2\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.3\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.4\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kc705\1.6\board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kc705\1.7\board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu1500\1.2\board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.0\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.1\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\scu35\1.0\board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\sp701\1.0\board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\sp701\1.1\board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\v80\1.0\board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vc707\1.4\board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vc707\1.5\board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vc709\1.8\board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\2.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.4\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.6\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.7\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu110\1.4\board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.0\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.3\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.4\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu128\production\1.0\board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu129\production\1.0\board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu1525\1.3\board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.0\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.1\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.2\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek385\1.0\board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_mpsoc\1.0\board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_rfsoc\1.0\board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.0\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.1\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.2\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\2.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.3\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.0\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.1\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.2\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.0\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.1\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.2\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.3\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.4\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu104\1.1\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.4\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.5\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.6\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.2\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.3\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.4\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1275\1.0\board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1285\1.0\board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208\production\2.0\board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208ld\production\2.0\board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216\production\2.0\board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216ld\production\2.0\board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670\2.0\board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670ld\1.0\board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Administrator/Documents/Vivado/is_proj/is_proj.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VecErgodic.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Administrator/Documents/Vivado/is_proj/is_code/02_sim/tb_BROMDriver.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Administrator/Documents/Vivado/is_proj/is_code/02_sim/tb_VecErgodic.sv'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\ac701\1.4\board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Project 1-5713] Board part '' set for the project  is not found. BoardPart property will be unset. Please select board from latest repo build 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
open_project: Time (s): cpu = 00:00:41 ; elapsed = 00:00:40 . Memory (MB): peak = 1597.586 ; gain = 244.902
update_compile_order -fileset sources_1
set_property top tb_VecMatch [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_VecMatch'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Documents/Vivado/is_proj/is_proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_VecMatch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Documents/Vivado/is_proj/is_proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_VecMatch_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/AdderTree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/AddrDeal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDeal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/util/FIFOSync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFOSync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/util/Latency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Latency
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/LookupTable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LookupTable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/Popcount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Popcount
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VecMatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VecMatch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualBROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VirtualBROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VirtualDDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Documents/Vivado/is_proj/is_code/02_sim/tb_VecMatch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_VecMatch
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Documents/Vivado/is_proj/is_proj.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_VecMatch_behav xil_defaultlib.tb_VecMatch xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_VecMatch_behav xil_defaultlib.tb_VecMatch xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddrDeal
Compiling module xil_defaultlib.Latency(DATA_WIDTH=11,LATENCY=9)
Compiling module xil_defaultlib.VirtualDDR_default
Compiling module xil_defaultlib.FIFOSync(FIFO_WIDTH=1)
Compiling module xil_defaultlib.VirtualBROM_default
Compiling module xil_defaultlib.FIFOSync(FIFO_WIDTH=1,FIFO_DEPTH...
Compiling module xil_defaultlib.LookupTable_default
Compiling module xil_defaultlib.AdderTree_default
Compiling module xil_defaultlib.Popcount_default
Compiling module xil_defaultlib.VirtualBROM(ROM_DEPTH=32'b010000...
Compiling module xil_defaultlib.FIFOSync(FIFO_WIDTH=24,FIFO_DEPT...
Compiling module xil_defaultlib.VecMatch
Compiling module xil_defaultlib.tb_VecMatch
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_VecMatch_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1603.922 ; gain = 2.180
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Documents/Vivado/is_proj/is_proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_VecMatch_behav -key {Behavioral:sim_1:Functional:tb_VecMatch} -tclbatch {tb_VecMatch.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_VecMatch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
brom_sync: loading INIT_FILE = dat/is_PatLib.dat
ERROR: Out of bounds address specified in datafile. Read terminated.
brom_sync: loading INIT_FILE = dat/is_PatImg.dat
brom_sync: loading INIT_FILE = dat/is_CoeffLib.dat
ERROR: Out of bounds address specified in datafile. Read terminated.
ERROR: Assertion failed. 
Time: 175 ns Started: 75 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 185 ns Started: 85 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 195 ns Started: 95 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 205 ns Started: 105 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 215 ns Started: 115 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 225 ns Started: 125 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 235 ns Started: 135 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 245 ns Started: 145 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 255 ns Started: 155 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 265 ns Started: 165 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 275 ns Started: 175 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 285 ns Started: 185 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 295 ns Started: 195 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 305 ns Started: 205 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 315 ns Started: 215 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 325 ns Started: 225 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 335 ns Started: 235 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 345 ns Started: 245 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 355 ns Started: 255 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 365 ns Started: 265 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 375 ns Started: 275 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 385 ns Started: 285 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 395 ns Started: 295 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 405 ns Started: 305 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 415 ns Started: 315 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 425 ns Started: 325 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 435 ns Started: 335 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 445 ns Started: 345 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 455 ns Started: 355 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 465 ns Started: 365 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 475 ns Started: 375 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 485 ns Started: 385 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 495 ns Started: 395 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 505 ns Started: 405 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 515 ns Started: 415 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 525 ns Started: 425 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 535 ns Started: 435 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 545 ns Started: 445 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 555 ns Started: 455 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 565 ns Started: 465 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 575 ns Started: 475 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 585 ns Started: 485 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 595 ns Started: 495 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 605 ns Started: 505 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 615 ns Started: 515 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 625 ns Started: 525 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 635 ns Started: 535 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 645 ns Started: 545 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 655 ns Started: 555 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 665 ns Started: 565 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 675 ns Started: 575 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 685 ns Started: 585 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 695 ns Started: 595 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 705 ns Started: 605 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 715 ns Started: 615 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 725 ns Started: 625 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 735 ns Started: 635 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 745 ns Started: 645 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 755 ns Started: 655 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 765 ns Started: 665 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 775 ns Started: 675 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 785 ns Started: 685 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 795 ns Started: 695 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 805 ns Started: 705 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 815 ns Started: 715 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 825 ns Started: 725 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 835 ns Started: 735 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 845 ns Started: 745 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 855 ns Started: 755 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 865 ns Started: 765 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 875 ns Started: 775 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 885 ns Started: 785 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 895 ns Started: 795 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 905 ns Started: 805 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 915 ns Started: 815 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 925 ns Started: 825 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 935 ns Started: 835 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 945 ns Started: 845 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 955 ns Started: 855 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 965 ns Started: 865 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 975 ns Started: 875 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 985 ns Started: 885 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
ERROR: Assertion failed. 
Time: 995 ns Started: 895 ns Scope: /tb_VecMatch/dut/u_ddr_lib File: C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv Line:106
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1645.230 ; gain = 22.930
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_VecMatch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1645.230 ; gain = 44.613
synth_design -top VecMatch -part xc7z035ffg676-2 -lint 
Command: synth_design -top VecMatch -part xc7z035ffg676-2 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 66660
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3294.828 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-11241] undeclared symbol 'lib_avalid', assumed default net type 'wire' [C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VecMatch.v:52]
INFO: [Synth 8-11241] undeclared symbol 'img_avalid', assumed default net type 'wire' [C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VecMatch.v:53]
INFO: [Synth 8-6157] synthesizing module 'VecMatch' [C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VecMatch.v:13]
INFO: [Synth 8-6157] synthesizing module 'AddrDeal' [C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/AddrDeal.v:31]
	Parameter IMG_VEC_N bound to: 49 - type: integer 
	Parameter LIB_VEC_N bound to: 539 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AddrDeal' (1#1) [C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/AddrDeal.v:31]
INFO: [Synth 8-6157] synthesizing module 'VirtualDDR' [C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv:31]
	Parameter ROM_DEPTH bound to: 539 - type: integer 
	Parameter DATA_WIDTH bound to: 1200 - type: integer 
	Parameter INIT_FILE bound to: dat/is_PatLib.dat - type: string 
WARNING: [Synth 8-11581] system function call 'fopen' not supported [C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv:60]
ERROR: [Synth 8-6058] Synth Error: brom_sync: cannot open INIT_FILE='dat/is_PatLib.dat'  [C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv:62]
ERROR: [Synth 8-6156] failed synthesizing module 'VirtualDDR' [C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VirtualDDR.sv:31]
ERROR: [Synth 8-6156] failed synthesizing module 'VecMatch' [C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VecMatch.v:13]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3294.828 ; gain = 0.000
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3294.828 ; gain = 0.000
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
launch_runs synth_1 -jobs 10
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Nov 19 11:33:38 2025] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/Vivado/is_proj/is_proj.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Nov 19 12:24:13 2025] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/Vivado/is_proj/is_proj.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VecErgodic.v] -no_script -reset -force -quiet
remove_files  C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/VecErgodic.v
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/Documents/Vivado/is_proj/is_code/02_sim/tb_BROMDriver.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/Documents/Vivado/is_proj/is_code/02_sim/tb_VecErgodic.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {C:/Users/Administrator/Documents/Vivado/is_proj/is_code/02_sim/tb_BROMDriver.sv C:/Users/Administrator/Documents/Vivado/is_proj/is_code/02_sim/tb_VecErgodic.sv}
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Nov 19 12:42:32 2025] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/Vivado/is_proj/is_proj.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Nov 19 12:45:04 2025] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/Vivado/is_proj/is_proj.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Nov 19 12:46:53 2025] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/Vivado/is_proj/is_proj.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Nov 19 13:08:38 2025] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/Vivado/is_proj/is_proj.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Nov 19 13:12:06 2025] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/Vivado/is_proj/is_proj.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Nov 19 13:25:59 2025] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/Vivado/is_proj/is_proj.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Nov 19 13:28:43 2025] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/Vivado/is_proj/is_proj.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Nov 19 13:37:38 2025] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/Vivado/is_proj/is_proj.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Nov 19 13:42:58 2025] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/Vivado/is_proj/is_proj.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Nov 19 13:47:56 2025] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/Vivado/is_proj/is_proj.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Nov 19 13:51:40 2025] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/Vivado/is_proj/is_proj.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Nov 19 13:53:33 2025] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/Vivado/is_proj/is_proj.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Nov 19 14:00:04 2025] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/Vivado/is_proj/is_proj.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Nov 19 14:30:24 2025] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/Vivado/is_proj/is_proj.runs/synth_1/runme.log
set_property top ZoneIDMulticast [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Nov 19 14:31:43 2025] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/Vivado/is_proj/is_proj.runs/synth_1/runme.log
add_files -norecurse {C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/dat/is_PatImg.dat C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/dat/is_ZoneLib.dat C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/dat/is_StarLib.dat C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/dat/is_PatLib.dat C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/dat/is_CoeffLib.dat C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/dat/is_MatchMat.dat}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Nov 19 15:01:14 2025] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/Vivado/is_proj/is_proj.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/dat/is_StarLib.dat] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/dat/is_ZoneLib.dat] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/dat/is_PatLib.dat] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/dat/is_PatImg.dat] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/dat/is_MatchMat.dat] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/dat/is_CoeffLib.dat] -no_script -reset -force -quiet
remove_files  {C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/dat/is_StarLib.dat C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/dat/is_ZoneLib.dat C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/dat/is_PatLib.dat C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/dat/is_PatImg.dat C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/dat/is_MatchMat.dat C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/dat/is_CoeffLib.dat}
add_files -norecurse {C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/dat/is_PatImg.dat C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/dat/is_ZoneLib.dat C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/dat/is_StarLib.dat C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/dat/is_PatLib.dat C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/dat/is_CoeffLib.dat C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/dat/is_MatchMat.dat}
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Nov 19 15:03:08 2025] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/Vivado/is_proj/is_proj.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Nov 19 15:19:52 2025] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/Vivado/is_proj/is_proj.runs/synth_1/runme.log
set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value -sfcu -objects [get_runs synth_1]
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Nov 19 15:25:19 2025] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/Vivado/is_proj/is_proj.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 19 15:27:22 2025...
