m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/ecelrc/students/spasrija/EE382M/project/EE382M_project/sim_broad
T_opt
!s110 1525240638
VQ:<[^DKSTa7id]XUJbUNg0
04 9 4 work testbench fast 0
=1-001b219480c8-5ae9533d-c4d73-32a4
o-quiet -auto_acc_if_foreign -work work
n@_opt
OL;O;10.4b;61
Xcoverage_pkg
Z1 DXx6 sv_std 3 std 0 22 WmjPaeP=7F5?QFXzJ>D[Q2
Z2 DXx6 mtiUvm 7 uvm_pkg 0 22 02@e1POGTiN=><];7MkU?0
Z3 DXx4 work 9 sequences 0 22 cD`kEC:_Cf0gGGmEHoDg_2
Z4 !s110 1525240637
!i10b 1
!s100 P14b59HV3`m4fkil_B;i`0
IIkV8hB9OS8LFdC_9Z2jVl3
VIkV8hB9OS8LFdC_9Z2jVl3
S1
R0
w1525240174
8../tb_broad/coverage.sv
F../tb_broad/coverage.sv
L0 2
Z5 OL;L;10.4b;61
r1
!s85 0
31
Z6 !s108 1525240636.000000
Z7 !s107 /misc/linuxws/packages/mentor_2015/modelsim/modeltech/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|/misc/linuxws/packages/mentor_2015/modelsim/modeltech/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|/misc/linuxws/packages/mentor_2015/modelsim/modeltech/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|/misc/linuxws/packages/mentor_2015/modelsim/modeltech/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|/misc/linuxws/packages/mentor_2015/modelsim/modeltech/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|/misc/linuxws/packages/mentor_2015/modelsim/modeltech/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|/misc/linuxws/packages/mentor_2015/modelsim/modeltech/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|/misc/linuxws/packages/mentor_2015/modelsim/modeltech/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|/misc/linuxws/packages/mentor_2015/modelsim/modeltech/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|/misc/linuxws/packages/mentor_2015/modelsim/modeltech/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|/misc/linuxws/packages/mentor_2015/modelsim/modeltech/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|/misc/linuxws/packages/mentor_2015/modelsim/modeltech/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|../tb_broad/tb.sv|../tb_broad/tests.sv|../tb_broad/modules.sv|../tb_broad/scoreboard.sv|../tb_broad/coverage.sv|../tb_broad/sequences.sv|../tb_broad/interfaces.sv|
Z8 !s90 +cover|-sv|../tb_broad/interfaces.sv|../tb_broad/sequences.sv|../tb_broad/coverage.sv|../tb_broad/scoreboard.sv|../tb_broad/modules.sv|../tb_broad/tests.sv|../tb_broad/tb.sv|
!i113 0
Z9 !s102 +cover
Z10 o+cover -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Ymesi_input_interface
R1
Z11 !s110 1525240636
!i10b 1
!s100 iMR;5NlXkfKJiL_ZH`cAI1
IWchzYdjPAz^=IR8mOI;eV0
Z12 VDg1SIo80bB@j0V0VzS_@n1
Z13 !s105 interfaces_sv_unit
S1
R0
Z14 w1525237951
Z15 8../tb_broad/interfaces.sv
Z16 F../tb_broad/interfaces.sv
L0 1
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
vmesi_isc_basic_fifo
R11
!i10b 1
!s100 R8V5RcaoaVON>;;95]6ml0
I`L6:GH@LPV03[oK5^MYhb3
R12
R0
Z17 w1525233162
8../mesi_isc/trunk/src/rtl/mesi_isc_basic_fifo.v
F../mesi_isc/trunk/src/rtl/mesi_isc_basic_fifo.v
L0 49
R5
r1
!s85 0
31
R6
Z18 !s107 ./../mesi_isc/trunk/src/rtl/mesi_isc_define.v|../mesi_isc/trunk/src/rtl/mesi_isc_define.v|./../mesi_isc/trunk/src/rtl/mesi_isc_broad_cntl.v|../mesi_isc/trunk/src/rtl/mesi_isc_broad.v|../mesi_isc/trunk/src/rtl/mesi_isc_basic_fifo.v|
Z19 !s90 ../mesi_isc/trunk/src/rtl/mesi_isc_basic_fifo.v|../mesi_isc/trunk/src/rtl/mesi_isc_broad.v|./../mesi_isc/trunk/src/rtl/mesi_isc_broad_cntl.v|
!i113 0
Z20 o-L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vmesi_isc_broad
R11
!i10b 1
!s100 <gY_zj3HUP?iz3cXLh[m62
I`b>KIImYE;hA7aB3nW0Y70
R12
R0
R17
8../mesi_isc/trunk/src/rtl/mesi_isc_broad.v
F../mesi_isc/trunk/src/rtl/mesi_isc_broad.v
Z21 L0 48
R5
r1
!s85 0
31
R6
R18
R19
!i113 0
R20
vmesi_isc_broad_cntl
R11
!i10b 1
!s100 T@Z2XG;e^SMW[jQGPazGi3
IIM2gM1;jZ0=RaCBYa4DfH0
R12
R0
R17
8./../mesi_isc/trunk/src/rtl/mesi_isc_broad_cntl.v
F./../mesi_isc/trunk/src/rtl/mesi_isc_broad_cntl.v
R21
R5
r1
!s85 0
31
R6
R18
R19
!i113 0
R20
Ymesi_output_interface
R1
R11
!i10b 1
!s100 JB=B9ZCR]gBTIBjWd9<WZ3
I[gm7F2N4[C4E>E;@LaX;i0
R12
R13
S1
R0
R14
R15
R16
L0 13
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
Xmodules_pkg
R1
R2
R3
Z22 DXx4 work 12 coverage_pkg 0 22 IkV8hB9OS8LFdC_9Z2jVl3
Z23 DXx4 work 14 scoreboard_pkg 0 22 mkWKiW@ERdC;6ZZM5@[ZV3
R4
!i10b 1
!s100 EJoM0LLaABRIzJH3ZAgTd1
I[Q8lGc4<A9BM1HAJCJF]Y0
V[Q8lGc4<A9BM1HAJCJF]Y0
S1
R0
w1525240255
8../tb_broad/modules.sv
F../tb_broad/modules.sv
L0 2
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
Xscoreboard_pkg
R1
R2
R3
R4
!i10b 1
!s100 D>1oJKR;QPi9Jg7OCzY_40
ImkWKiW@ERdC;6ZZM5@[ZV3
VmkWKiW@ERdC;6ZZM5@[ZV3
S1
R0
w1525239366
8../tb_broad/scoreboard.sv
F../tb_broad/scoreboard.sv
L0 2
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
Xsequences
R1
R2
R4
!i10b 1
!s100 LmX=0g4_6el`K_KDjKO[41
IcD`kEC:_Cf0gGGmEHoDg_2
VcD`kEC:_Cf0gGGmEHoDg_2
S1
R0
w1525240064
8../tb_broad/sequences.sv
F../tb_broad/sequences.sv
L0 3
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
Xtb_sv_unit
R1
R2
R3
R22
R23
Z24 DXx4 work 11 modules_pkg 0 22 [Q8lGc4<A9BM1HAJCJF]Y0
Z25 DXx4 work 5 tests 0 22 ?FHcCUV9Zl[N[K@^Ue^[U1
VQgSM`zgQPQ8JDN`=l37Hc3
r1
!s85 0
31
!i10b 1
!s100 YmE1MOZRWj_ia6T<MTT`A1
IQgSM`zgQPQ8JDN`=l37Hc3
!i103 1
S1
R0
Z26 w1525240377
Z27 8../tb_broad/tb.sv
Z28 F../tb_broad/tb.sv
Z29 F/misc/linuxws/packages/mentor_2015/modelsim/modeltech/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh
Z30 F/misc/linuxws/packages/mentor_2015/modelsim/modeltech/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh
Z31 F/misc/linuxws/packages/mentor_2015/modelsim/modeltech/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh
Z32 F/misc/linuxws/packages/mentor_2015/modelsim/modeltech/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh
Z33 F/misc/linuxws/packages/mentor_2015/modelsim/modeltech/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh
Z34 F/misc/linuxws/packages/mentor_2015/modelsim/modeltech/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh
Z35 F/misc/linuxws/packages/mentor_2015/modelsim/modeltech/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh
Z36 F/misc/linuxws/packages/mentor_2015/modelsim/modeltech/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh
Z37 F/misc/linuxws/packages/mentor_2015/modelsim/modeltech/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh
Z38 F/misc/linuxws/packages/mentor_2015/modelsim/modeltech/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh
Z39 F/misc/linuxws/packages/mentor_2015/modelsim/modeltech/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh
Z40 F/misc/linuxws/packages/mentor_2015/modelsim/modeltech/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh
L0 3
R5
R6
R7
R8
!i113 0
R9
R10
vtestbench
R1
R2
R3
R22
R23
R24
R25
DXx4 work 10 tb_sv_unit 0 22 QgSM`zgQPQ8JDN`=l37Hc3
R12
r1
!s85 0
31
!i10b 1
!s100 4i0<GJg8VdT4mSH_58Qka1
I_BRRFcMO8`U:j^JQB5Xch3
!s105 tb_sv_unit
S1
R0
R26
R27
R28
L0 10
R5
R6
R7
R8
!i113 0
R9
R10
Xtests
R1
R2
R3
R22
R23
R24
R4
!i10b 1
!s100 Hed2aTFVmODBS55agjFi=3
I?FHcCUV9Zl[N[K@^Ue^[U1
V?FHcCUV9Zl[N[K@^Ue^[U1
S1
R0
w1525237570
8../tb_broad/tests.sv
F../tb_broad/tests.sv
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
L0 1
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
