module! M-TEST1 {
    [ Foo ]
    ops a b c d : -> Foo 
    op f : Foo -> Foo {strat: (0 1 0)}
    op enabled-f : Foo -> Bool {strat: (0 1 0)}
    op g : Foo -> Foo {strat (0)}
    vars X Y : Foo .
    eq b = c .
    eq f(a) = d .
    eq enabled-f(a) = true .
    ceq [m1]: f(Y) = g(X)
      if enabled-f(Y) =/= true and enabled-f(X) := enabled-f(Y) .
  }

set trace whole on
red in M-TEST1 : f(b) .
set trace whole off
-- 
eof

