This module contains a simple AXI Direct Memory Access (DMA) component for streaming
data from FPGA to DDR memory.
Sometimes called "AXI DMA S2MM".
The implementation is optimized for very low resource usage and maximum AXI throughput.

See the website for an overview and documentation of what is available:
https://hdl-modules.com/modules/dma_axi_write_simple/dma_axi_write_simple.html
