<p><span>10/01/2018</span></p><p><span>All AIs for this review below are for <a class="confluence-userlink user-mention" data-account-id="624b37e0f407980070592377" href="https://arterisip.atlassian.net/wiki/people/624b37e0f407980070592377?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Weisman (Deactivated)</a></span><br/><br/></p><ul class="inline-task-list" data-inline-tasks-content-id="16777382"><li class="checked" data-inline-task-id="6"><span>Max memory regions will be 16 in DII</span></li><li class="checked" data-inline-task-id="7"><span>Will review configuration space in a later review once we have a list of parameters for the unit finalized.</span></li><li class="checked" data-inline-task-id="8"><span>Add cover property for 2 messages happening in the same cycle for one transaction</span></li><li class="checked" data-inline-task-id="9"><span>Edit trersp/cmersp to just cover for every DII request generated for a read and for a write</span></li><li class="checked" data-inline-task-id="10"><span>Above statement applies for CmeRsp from DII</span></li></ul>
<p><span><br/></span></p><p><span><br/></span></p><p><span>------------------------------------------------------------------------</span></p><p><span>10/04/2018</span></p><p>All AIs on Eric except those that are specified.<br/><br/></p><ul class="inline-task-list" data-inline-tasks-content-id="16777382"><li class="checked" data-inline-task-id="11">Mod<span class="inline-comment-marker" data-ref="cf918ade-503e-451e-bb91-3bbea210fbaf">ify 2 msg per cycle to just check if</span> ready valid on 2 or more ports are asserted at once in one cycle.</li><li class="checked" data-inline-task-id="12">Both {str dtr} and {str dtrrsp} are possible under 2 msgs for same txn in one cycle</li><li class="checked" data-inline-task-id="13">Typo in CmeRsp (&quot;trersp&quot; used)</li><li data-inline-task-id="14"><a class="confluence-userlink user-mention" data-account-id="624b3757258562006fa69287" href="https://arterisip.atlassian.net/wiki/people/624b3757258562006fa69287?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Sanjay Deshpande (Deactivated)</a>: Pending a spec from Sanjay regarding Ncore 3.0 for what we need to implement for Errors</li><li class="checked" data-inline-task-id="15">Add cmo to access sequence in Cmd and account for all</li><li data-inline-task-id="16"><a class="confluence-userlink user-mention" data-account-id="624b3757258562006fa69287" href="https://arterisip.atlassian.net/wiki/people/624b3757258562006fa69287?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Sanjay Deshpande (Deactivated)</a>: Sanjay owes us spec on how CMOs will be handled for coherent/non-coherent transactions. [CmpRsp or StrReq?]</li><li class="checked" data-inline-task-id="17">Remove row regarding &quot;address alignment&quot;</li><li class="checked" data-inline-task-id="18">Check that INCR does not cross a cacheline boundary. Don't need to check that it crosses region boundary</li></ul>
<p>------------------------------------------------------------------------</p><p>10/8/2018</p><p>All AIs on Eric except those that are specified.</p><ul class="inline-task-list" data-inline-tasks-content-id="16777382"><li class="checked" data-inline-task-id="19"><span>Unitid can be covered by toggle coverage</span></li><li class="checked" data-inline-task-id="20"><span>CMD_RD_CLN is not a CMO. Might be CMD_CLN_SH.</span></li><li class="checked" data-inline-task-id="21"><span>VZ bit can be both values and needs to be covered</span></li><li class="checked" data-inline-task-id="22"><span>Allocate/cacheable will do something in DII.</span></li><li class="checked" data-inline-task-id="23"><span>Exclusives is defeatured for Non-coherent transactions in Ncore 3.0.</span></li><li class="checked" data-inline-task-id="24"><span>There is no FIXED ordering type.</span></li><li data-inline-task-id="25"><span>RL = <span class="inline-comment-marker" data-ref="5bd28281-03d4-411f-976a-de267f2ba7ca">01 is the only resp</span>onse level that the DII will see.</span></li><li data-inline-task-id="26"><span>IntfSize only needs to be <span class="inline-comment-marker" data-ref="9de7fc51-21ab-4f91-8e6a-97c6478ed257">{64,128,256</span>}</span></li><li class="checked" data-inline-task-id="27"><span>TOF = {1,3} (CHI, AXI)</span></li><li data-inline-task-id="28"><span>AI: <a class="confluence-userlink user-mention" data-account-id="624b3757258562006fa69287" href="https://arterisip.atlassian.net/wiki/people/624b3757258562006fa69287?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Sanjay Deshpande (Deactivated)</a>: Sanjay to update TOF section of Concerto C Protocol Arch</span></li><li class="checked" data-inline-task-id="29"><span>NDP Prot will only have NONE, PARITY</span></li><li class="checked" data-inline-task-id="30"><span>Devi<span class="inline-comment-marker" data-ref="522239e5-b35e-4acc-9605-da34d5bf41f5">ce Access -&gt; Device Type (Rena</span>me)</span></li><li class="checked" data-inline-task-id="31"><span>Can have EWA = 1 for device (so vz can be 1 or 0)</span></li><li class="checked" data-inline-task-id="32"><span>Don’t need to cover all ndp fields x msg_type</span></li><li class="checked" data-inline-task-id="33"><span>Remove DTR.data_word (not required)</span></li></ul>
<p><span><br/></span></p><p><span><br/></span></p>