#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue May 28 16:09:31 2024
# Process ID: 57440
# Current directory: /home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.runs/design_1_GPIO_Slave_0_0_synth_1
# Command line: vivado -log design_1_GPIO_Slave_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_GPIO_Slave_0_0.tcl
# Log file: /home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.runs/design_1_GPIO_Slave_0_0_synth_1/design_1_GPIO_Slave_0_0.vds
# Journal file: /home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.runs/design_1_GPIO_Slave_0_0_synth_1/vivado.jou
# Running On: joseleite-ThinkPad-L15-Gen-1, OS: Linux, CPU Frequency: 3363.361 MHz, CPU Physical cores: 4, Host memory: 16402 MB
#-----------------------------------------------------------
source design_1_GPIO_Slave_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2096.070 ; gain = 149.992 ; free physical = 185 ; free virtual = 6298
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/joseleite/VeSPA_Peripherals'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/joseleite/ExternDisk/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:UartSlave:1.0'. The one found in IP location '/home/joseleite/VeSPA_Peripherals/VeSPA-UART/Uart_IP' will take precedence over the same IP in locations: 
   /home/joseleite/VeSPA_Peripherals/VeSPA-UART/UartEchoTestProj/Vivado/ip_repo/uart
   /home/joseleite/VeSPA_Peripherals/VeSPA-GPIO/UartGpioTestProj/Vivado/ip_repo/uart
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:PS2:1.0'. The one found in IP location '/home/joseleite/VeSPA_Peripherals/VeSPA-UART/UartEchoTestProj/Vivado/ip_repo/ps2' will take precedence over the same IP in locations: 
   /home/joseleite/VeSPA_Peripherals/VeSPA-PS2/PS2/ps2_ip_fifo/ps2
   /home/joseleite/VeSPA_Peripherals/VeSPA-GPIO/UartGpioTestProj/Vivado/ip_repo/ps2
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:interruptControllerSlave:1.0'. The one found in IP location '/home/joseleite/VeSPA_Peripherals/VeSPA-UART/UartEchoTestProj/Vivado/ip_repo/interruptController' will take precedence over the same IP in location /home/joseleite/VeSPA_Peripherals/VeSPA-GPIO/UartGpioTestProj/Vivado/ip_repo/interruptController
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:DataMemory:1.0'. The one found in IP location '/home/joseleite/VeSPA_Peripherals/VeSPA-UART/UartEchoTestProj/Vivado/ip_repo/dataMemory' will take precedence over the same IP in location /home/joseleite/VeSPA_Peripherals/VeSPA-GPIO/UartGpioTestProj/Vivado/ip_repo/dataMemory
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:teste:1.0'. The one found in IP location '/home/joseleite/VeSPA_Peripherals/VeSPA-UART/UartEchoTestProj/Vivado/ip_repo/teste' will take precedence over the same IP in location /home/joseleite/VeSPA_Peripherals/VeSPA-GPIO/UartGpioTestProj/Vivado/ip_repo/teste
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:GPIO_Slave:1.0'. The one found in IP location '/home/joseleite/VeSPA_Peripherals/VeSPA-UART/UartEchoTestProj/Vivado/ip_repo/GPIO_Slave_IP' will take precedence over the same IP in locations: 
   /home/joseleite/VeSPA_Peripherals/VeSPA-GPIO/UartGpioTestProj/Vivado/ip_repo/GPIO_Slave_IP
   /home/joseleite/VeSPA_Peripherals/VeSPA-GPIO/GPIO_Slave_IP
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:CustomInterconnect:1.0'. The one found in IP location '/home/joseleite/VeSPA_Peripherals/VeSPA-UART/UartEchoTestProj/Vivado/ip_repo/interconnect' will take precedence over the same IP in location /home/joseleite/VeSPA_Peripherals/VeSPA-GPIO/UartGpioTestProj/Vivado/ip_repo/interconnect
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:vespa_cpu:1.0'. The one found in IP location '/home/joseleite/VeSPA_Peripherals/VeSPA-UART/UartEchoTestProj/Vivado/ip_repo/cpu' will take precedence over the same IP in location /home/joseleite/VeSPA_Peripherals/VeSPA-GPIO/UartGpioTestProj/Vivado/ip_repo/cpu
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:timerSlave:1.0'. The one found in IP location '/home/joseleite/VeSPA_Peripherals/VeSPA-Timer/timer' will take precedence over the same IP in locations: 
   /home/joseleite/VeSPA_Peripherals/VeSPA-UART/UartEchoTestProj/Vivado/ip_repo/timer
   /home/joseleite/VeSPA_Peripherals/VeSPA-GPIO/UartGpioTestProj/Vivado/ip_repo/timer
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_GPIO_Slave_0_0
Command: synth_design -top design_1_GPIO_Slave_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 57557
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2828.832 ; gain = 376.801 ; free physical = 150 ; free virtual = 2627
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_GPIO_Slave_0_0' [/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_GPIO_Slave_0_0/synth/design_1_GPIO_Slave_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'GPIO_Slave' [/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cee3/src/Gpio_Slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'GPIO_PORT' [/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cee3/src/gpio.v:24]
INFO: [Synth 8-6155] done synthesizing module 'GPIO_PORT' (0#1) [/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cee3/src/gpio.v:24]
INFO: [Synth 8-6155] done synthesizing module 'GPIO_Slave' (0#1) [/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cee3/src/Gpio_Slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_GPIO_Slave_0_0' (0#1) [/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_GPIO_Slave_0_0/synth/design_1_GPIO_Slave_0_0.v:53]
WARNING: [Synth 8-3301] Unused top level parameter/generic BUS_MSB
WARNING: [Synth 8-7129] Port i_WData[31] in module GPIO_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[30] in module GPIO_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[29] in module GPIO_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[28] in module GPIO_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[27] in module GPIO_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[26] in module GPIO_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[25] in module GPIO_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[24] in module GPIO_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[23] in module GPIO_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[22] in module GPIO_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[21] in module GPIO_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[20] in module GPIO_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[19] in module GPIO_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[18] in module GPIO_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[17] in module GPIO_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[16] in module GPIO_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[15] in module GPIO_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[14] in module GPIO_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[13] in module GPIO_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[12] in module GPIO_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[11] in module GPIO_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[10] in module GPIO_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[9] in module GPIO_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[8] in module GPIO_Slave is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 2898.770 ; gain = 446.738 ; free physical = 192 ; free virtual = 2356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 2916.582 ; gain = 464.551 ; free physical = 232 ; free virtual = 2331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 2916.582 ; gain = 464.551 ; free physical = 232 ; free virtual = 2331
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2916.582 ; gain = 0.000 ; free physical = 202 ; free virtual = 2318
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3037.332 ; gain = 0.000 ; free physical = 226 ; free virtual = 2124
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:01 . Memory (MB): peak = 3037.332 ; gain = 0.000 ; free physical = 212 ; free virtual = 2121
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 3037.332 ; gain = 585.301 ; free physical = 166 ; free virtual = 1493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 3037.332 ; gain = 585.301 ; free physical = 165 ; free virtual = 1493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 3037.332 ; gain = 585.301 ; free physical = 165 ; free virtual = 1493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 3037.332 ; gain = 585.301 ; free physical = 215 ; free virtual = 1485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port i_WData[31] in module design_1_GPIO_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[30] in module design_1_GPIO_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[29] in module design_1_GPIO_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[28] in module design_1_GPIO_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[27] in module design_1_GPIO_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[26] in module design_1_GPIO_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[25] in module design_1_GPIO_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[24] in module design_1_GPIO_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[23] in module design_1_GPIO_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[22] in module design_1_GPIO_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[21] in module design_1_GPIO_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[20] in module design_1_GPIO_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[19] in module design_1_GPIO_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[18] in module design_1_GPIO_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[17] in module design_1_GPIO_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[16] in module design_1_GPIO_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[15] in module design_1_GPIO_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[14] in module design_1_GPIO_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[13] in module design_1_GPIO_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[12] in module design_1_GPIO_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[11] in module design_1_GPIO_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[10] in module design_1_GPIO_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[9] in module design_1_GPIO_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[8] in module design_1_GPIO_Slave_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:41 . Memory (MB): peak = 3037.332 ; gain = 585.301 ; free physical = 216 ; free virtual = 1411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 3037.332 ; gain = 585.301 ; free physical = 254 ; free virtual = 1189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 3037.332 ; gain = 585.301 ; free physical = 254 ; free virtual = 1189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 3037.332 ; gain = 585.301 ; free physical = 254 ; free virtual = 1189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'gpioi_0' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'gpioi_1' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'gpioi_2' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'gpioi_3' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'gpioi_4' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'gpioi_5' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'gpioi_6' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'gpioi_7' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:54 . Memory (MB): peak = 3037.332 ; gain = 585.301 ; free physical = 242 ; free virtual = 1188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:54 . Memory (MB): peak = 3037.332 ; gain = 585.301 ; free physical = 242 ; free virtual = 1188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:54 . Memory (MB): peak = 3037.332 ; gain = 585.301 ; free physical = 242 ; free virtual = 1188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:54 . Memory (MB): peak = 3037.332 ; gain = 585.301 ; free physical = 242 ; free virtual = 1188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:54 . Memory (MB): peak = 3037.332 ; gain = 585.301 ; free physical = 242 ; free virtual = 1188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:54 . Memory (MB): peak = 3037.332 ; gain = 585.301 ; free physical = 242 ; free virtual = 1188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     8|
|2     |LUT3 |    12|
|3     |LUT4 |    11|
|4     |LUT5 |     4|
|5     |LUT6 |     3|
|6     |FDRE |    25|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:54 . Memory (MB): peak = 3037.332 ; gain = 585.301 ; free physical = 242 ; free virtual = 1188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 8 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 3037.332 ; gain = 464.551 ; free physical = 240 ; free virtual = 1187
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:54 . Memory (MB): peak = 3037.332 ; gain = 585.301 ; free physical = 240 ; free virtual = 1187
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3037.332 ; gain = 0.000 ; free physical = 230 ; free virtual = 1185
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3037.332 ; gain = 0.000 ; free physical = 200 ; free virtual = 1175
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a30b7a07
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 59 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:01:06 . Memory (MB): peak = 3037.332 ; gain = 903.574 ; free physical = 199 ; free virtual = 1175
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2308.562; main = 2029.468; forked = 281.784
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3970.781; main = 3037.336; forked = 965.461
INFO: [Common 17-1381] The checkpoint '/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.runs/design_1_GPIO_Slave_0_0_synth_1/design_1_GPIO_Slave_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.runs/design_1_GPIO_Slave_0_0_synth_1/design_1_GPIO_Slave_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_GPIO_Slave_0_0_utilization_synth.rpt -pb design_1_GPIO_Slave_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 28 16:10:58 2024...
