Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Wed Feb  6 17:20:24 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.373        0.000                      0                 4352        5.975        0.000                       0                  4910  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 6.250}        12.500          80.000          
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.373        0.000                      0                 4352        5.975        0.000                       0                  4609  
clk_wrapper                                                                             498.562        0.000                       0                   301  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.373ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.975ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.373ns  (required time - arrival time)
  Source:                 muon_cand_7.pt[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            muon_sorter_1/sr_p.sr_1_1.roi[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 1.316ns (22.245%)  route 4.600ns (77.755%))
  Logic Levels:           9  (LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 14.553 - 12.500 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.441ns (routing 0.185ns, distribution 1.256ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.170ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X4Y9 (CLOCK_ROOT)    net (fo=4608, routed)        1.441     2.582    clk_c
    SLICE_X102Y540       FDRE                                         r  muon_cand_7.pt[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y540       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.675 r  muon_cand_7.pt[1]/Q
                         net (fo=17, routed)          1.009     3.684    muon_sorter_1/pt_12[1]
    SLICE_X95Y531        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.167     3.851 r  muon_sorter_1/sr_p.sr_1_1.pt_RNO_4_lut6_2_o5[0]/O
                         net (fo=1, routed)           0.229     4.080    muon_sorter_1/un2286_pt_compare_c2
    SLICE_X95Y531        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.179     4.259 r  muon_sorter_1/compare_p.9.7.compare_pt.op_qge.op_qge.un2286_pt_compare_c4/O
                         net (fo=3, routed)           0.300     4.559    muon_sorter_1/un2286_pt_compare
    SLICE_X94Y536        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.149     4.708 r  muon_sorter_1/max_pt_0_1[7]/O
                         net (fo=1, routed)           0.112     4.820    muon_sorter_1/max_pt_0_1[7]
    SLICE_X94Y535        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     4.969 r  muon_sorter_1/max_pt_0[7]/O
                         net (fo=37, routed)          0.799     5.768    muon_sorter_1/max_pt_0[7]
    SLICE_X100Y537       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     5.806 r  muon_sorter_1/max_pt_1_0_1[7]/O
                         net (fo=1, routed)           0.330     6.136    muon_sorter_1/max_pt_1_0_1[7]
    SLICE_X100Y536       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.150     6.286 r  muon_sorter_1/max_pt_1_0_3[7]/O
                         net (fo=1, routed)           0.481     6.767    muon_sorter_1/max_pt_1_0_3[7]
    SLICE_X95Y535        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     6.833 r  muon_sorter_1/max_pt_1[7]/O
                         net (fo=16, routed)          0.704     7.537    muon_sorter_1/max_pt_1[7]
    SLICE_X99Y533        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.151     7.688 r  muon_sorter_1/sr_p.sr_1_1.roi_RNO_2[1]/O
                         net (fo=1, routed)           0.578     8.266    muon_sorter_1/roi_2_0[1]
    SLICE_X106Y529       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.174     8.440 r  muon_sorter_1/sr_p.sr_1_1.roi_RNO[1]/O
                         net (fo=1, routed)           0.058     8.498    muon_sorter_1/roi_3_0[1]
    SLICE_X106Y529       FDRE                                         r  muon_sorter_1/sr_p.sr_1_1.roi[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    AV33                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510    13.010 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000    13.010    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.010 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    13.306    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    13.330 r  clk_ibuf/O
    X4Y9 (CLOCK_ROOT)    net (fo=4608, routed)        1.223    14.553    muon_sorter_1/clk_c
    SLICE_X106Y529       FDRE                                         r  muon_sorter_1/sr_p.sr_1_1.roi[1]/C
                         clock pessimism              0.326    14.879    
                         clock uncertainty           -0.035    14.844    
    SLICE_X106Y529       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    14.871    muon_sorter_1/sr_p.sr_1_1.roi[1]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  6.373    

Slack (MET) :             6.373ns  (required time - arrival time)
  Source:                 muon_cand_7.pt[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            muon_sorter_1/sr_p.sr_1_1.roi[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 1.316ns (22.245%)  route 4.600ns (77.755%))
  Logic Levels:           9  (LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 14.553 - 12.500 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.441ns (routing 0.185ns, distribution 1.256ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.170ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X4Y9 (CLOCK_ROOT)    net (fo=4608, routed)        1.441     2.582    clk_c
    SLICE_X102Y540       FDRE                                         r  muon_cand_7.pt[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y540       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.675 f  muon_cand_7.pt[1]/Q
                         net (fo=17, routed)          1.009     3.684    muon_sorter_1/pt_12[1]
    SLICE_X95Y531        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.167     3.851 f  muon_sorter_1/sr_p.sr_1_1.pt_RNO_4_lut6_2_o5[0]/O
                         net (fo=1, routed)           0.229     4.080    muon_sorter_1/un2286_pt_compare_c2
    SLICE_X95Y531        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.179     4.259 f  muon_sorter_1/compare_p.9.7.compare_pt.op_qge.op_qge.un2286_pt_compare_c4/O
                         net (fo=3, routed)           0.300     4.559    muon_sorter_1/un2286_pt_compare
    SLICE_X94Y536        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.149     4.708 f  muon_sorter_1/max_pt_0_1[7]/O
                         net (fo=1, routed)           0.112     4.820    muon_sorter_1/max_pt_0_1[7]
    SLICE_X94Y535        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     4.969 f  muon_sorter_1/max_pt_0[7]/O
                         net (fo=37, routed)          0.799     5.768    muon_sorter_1/max_pt_0[7]
    SLICE_X100Y537       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     5.806 r  muon_sorter_1/max_pt_1_0_1[7]/O
                         net (fo=1, routed)           0.330     6.136    muon_sorter_1/max_pt_1_0_1[7]
    SLICE_X100Y536       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.150     6.286 r  muon_sorter_1/max_pt_1_0_3[7]/O
                         net (fo=1, routed)           0.481     6.767    muon_sorter_1/max_pt_1_0_3[7]
    SLICE_X95Y535        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     6.833 r  muon_sorter_1/max_pt_1[7]/O
                         net (fo=16, routed)          0.704     7.537    muon_sorter_1/max_pt_1[7]
    SLICE_X99Y533        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.151     7.688 r  muon_sorter_1/sr_p.sr_1_1.roi_RNO_2[1]/O
                         net (fo=1, routed)           0.578     8.266    muon_sorter_1/roi_2_0[1]
    SLICE_X106Y529       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.174     8.440 r  muon_sorter_1/sr_p.sr_1_1.roi_RNO[1]/O
                         net (fo=1, routed)           0.058     8.498    muon_sorter_1/roi_3_0[1]
    SLICE_X106Y529       FDRE                                         r  muon_sorter_1/sr_p.sr_1_1.roi[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    AV33                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510    13.010 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000    13.010    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.010 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    13.306    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    13.330 r  clk_ibuf/O
    X4Y9 (CLOCK_ROOT)    net (fo=4608, routed)        1.223    14.553    muon_sorter_1/clk_c
    SLICE_X106Y529       FDRE                                         r  muon_sorter_1/sr_p.sr_1_1.roi[1]/C
                         clock pessimism              0.326    14.879    
                         clock uncertainty           -0.035    14.844    
    SLICE_X106Y529       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    14.871    muon_sorter_1/sr_p.sr_1_1.roi[1]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  6.373    

Slack (MET) :             6.373ns  (required time - arrival time)
  Source:                 muon_cand_7.pt[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            muon_sorter_1/sr_p.sr_1_1.roi[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 1.316ns (22.245%)  route 4.600ns (77.755%))
  Logic Levels:           9  (LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 14.553 - 12.500 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.441ns (routing 0.185ns, distribution 1.256ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.170ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X4Y9 (CLOCK_ROOT)    net (fo=4608, routed)        1.441     2.582    clk_c
    SLICE_X102Y540       FDRE                                         r  muon_cand_7.pt[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y540       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.675 r  muon_cand_7.pt[1]/Q
                         net (fo=17, routed)          1.009     3.684    muon_sorter_1/pt_12[1]
    SLICE_X95Y531        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.167     3.851 r  muon_sorter_1/sr_p.sr_1_1.pt_RNO_4_lut6_2_o5[0]/O
                         net (fo=1, routed)           0.229     4.080    muon_sorter_1/un2286_pt_compare_c2
    SLICE_X95Y531        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.179     4.259 r  muon_sorter_1/compare_p.9.7.compare_pt.op_qge.op_qge.un2286_pt_compare_c4/O
                         net (fo=3, routed)           0.300     4.559    muon_sorter_1/un2286_pt_compare
    SLICE_X94Y536        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.149     4.708 r  muon_sorter_1/max_pt_0_1[7]/O
                         net (fo=1, routed)           0.112     4.820    muon_sorter_1/max_pt_0_1[7]
    SLICE_X94Y535        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     4.969 r  muon_sorter_1/max_pt_0[7]/O
                         net (fo=37, routed)          0.799     5.768    muon_sorter_1/max_pt_0[7]
    SLICE_X100Y537       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     5.806 f  muon_sorter_1/max_pt_1_0_1[7]/O
                         net (fo=1, routed)           0.330     6.136    muon_sorter_1/max_pt_1_0_1[7]
    SLICE_X100Y536       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.150     6.286 f  muon_sorter_1/max_pt_1_0_3[7]/O
                         net (fo=1, routed)           0.481     6.767    muon_sorter_1/max_pt_1_0_3[7]
    SLICE_X95Y535        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     6.833 f  muon_sorter_1/max_pt_1[7]/O
                         net (fo=16, routed)          0.704     7.537    muon_sorter_1/max_pt_1[7]
    SLICE_X99Y533        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.151     7.688 f  muon_sorter_1/sr_p.sr_1_1.roi_RNO_2[1]/O
                         net (fo=1, routed)           0.578     8.266    muon_sorter_1/roi_2_0[1]
    SLICE_X106Y529       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.174     8.440 f  muon_sorter_1/sr_p.sr_1_1.roi_RNO[1]/O
                         net (fo=1, routed)           0.058     8.498    muon_sorter_1/roi_3_0[1]
    SLICE_X106Y529       FDRE                                         f  muon_sorter_1/sr_p.sr_1_1.roi[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    AV33                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510    13.010 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000    13.010    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.010 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    13.306    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    13.330 r  clk_ibuf/O
    X4Y9 (CLOCK_ROOT)    net (fo=4608, routed)        1.223    14.553    muon_sorter_1/clk_c
    SLICE_X106Y529       FDRE                                         r  muon_sorter_1/sr_p.sr_1_1.roi[1]/C
                         clock pessimism              0.326    14.879    
                         clock uncertainty           -0.035    14.844    
    SLICE_X106Y529       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    14.871    muon_sorter_1/sr_p.sr_1_1.roi[1]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  6.373    

Slack (MET) :             6.373ns  (required time - arrival time)
  Source:                 muon_cand_7.pt[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            muon_sorter_1/sr_p.sr_1_1.roi[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 1.316ns (22.245%)  route 4.600ns (77.755%))
  Logic Levels:           9  (LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 14.553 - 12.500 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.441ns (routing 0.185ns, distribution 1.256ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.170ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X4Y9 (CLOCK_ROOT)    net (fo=4608, routed)        1.441     2.582    clk_c
    SLICE_X102Y540       FDRE                                         r  muon_cand_7.pt[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y540       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.675 f  muon_cand_7.pt[1]/Q
                         net (fo=17, routed)          1.009     3.684    muon_sorter_1/pt_12[1]
    SLICE_X95Y531        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.167     3.851 f  muon_sorter_1/sr_p.sr_1_1.pt_RNO_4_lut6_2_o5[0]/O
                         net (fo=1, routed)           0.229     4.080    muon_sorter_1/un2286_pt_compare_c2
    SLICE_X95Y531        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.179     4.259 f  muon_sorter_1/compare_p.9.7.compare_pt.op_qge.op_qge.un2286_pt_compare_c4/O
                         net (fo=3, routed)           0.300     4.559    muon_sorter_1/un2286_pt_compare
    SLICE_X94Y536        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.149     4.708 f  muon_sorter_1/max_pt_0_1[7]/O
                         net (fo=1, routed)           0.112     4.820    muon_sorter_1/max_pt_0_1[7]
    SLICE_X94Y535        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     4.969 f  muon_sorter_1/max_pt_0[7]/O
                         net (fo=37, routed)          0.799     5.768    muon_sorter_1/max_pt_0[7]
    SLICE_X100Y537       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     5.806 f  muon_sorter_1/max_pt_1_0_1[7]/O
                         net (fo=1, routed)           0.330     6.136    muon_sorter_1/max_pt_1_0_1[7]
    SLICE_X100Y536       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.150     6.286 f  muon_sorter_1/max_pt_1_0_3[7]/O
                         net (fo=1, routed)           0.481     6.767    muon_sorter_1/max_pt_1_0_3[7]
    SLICE_X95Y535        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     6.833 f  muon_sorter_1/max_pt_1[7]/O
                         net (fo=16, routed)          0.704     7.537    muon_sorter_1/max_pt_1[7]
    SLICE_X99Y533        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.151     7.688 f  muon_sorter_1/sr_p.sr_1_1.roi_RNO_2[1]/O
                         net (fo=1, routed)           0.578     8.266    muon_sorter_1/roi_2_0[1]
    SLICE_X106Y529       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.174     8.440 f  muon_sorter_1/sr_p.sr_1_1.roi_RNO[1]/O
                         net (fo=1, routed)           0.058     8.498    muon_sorter_1/roi_3_0[1]
    SLICE_X106Y529       FDRE                                         f  muon_sorter_1/sr_p.sr_1_1.roi[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    AV33                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510    13.010 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000    13.010    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.010 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    13.306    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    13.330 r  clk_ibuf/O
    X4Y9 (CLOCK_ROOT)    net (fo=4608, routed)        1.223    14.553    muon_sorter_1/clk_c
    SLICE_X106Y529       FDRE                                         r  muon_sorter_1/sr_p.sr_1_1.roi[1]/C
                         clock pessimism              0.326    14.879    
                         clock uncertainty           -0.035    14.844    
    SLICE_X106Y529       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    14.871    muon_sorter_1/sr_p.sr_1_1.roi[1]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  6.373    

Slack (MET) :             6.435ns  (required time - arrival time)
  Source:                 muon_cand_7.pt[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            muon_sorter_1/sr_p.sr_1_1.roi[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        5.859ns  (logic 1.317ns (22.478%)  route 4.542ns (77.522%))
  Logic Levels:           9  (LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.058ns = ( 14.558 - 12.500 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.441ns (routing 0.185ns, distribution 1.256ns)
  Clock Net Delay (Destination): 1.228ns (routing 0.170ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X4Y9 (CLOCK_ROOT)    net (fo=4608, routed)        1.441     2.582    clk_c
    SLICE_X102Y540       FDRE                                         r  muon_cand_7.pt[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y540       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.675 r  muon_cand_7.pt[1]/Q
                         net (fo=17, routed)          1.009     3.684    muon_sorter_1/pt_12[1]
    SLICE_X95Y531        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.167     3.851 r  muon_sorter_1/sr_p.sr_1_1.pt_RNO_4_lut6_2_o5[0]/O
                         net (fo=1, routed)           0.229     4.080    muon_sorter_1/un2286_pt_compare_c2
    SLICE_X95Y531        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.179     4.259 r  muon_sorter_1/compare_p.9.7.compare_pt.op_qge.op_qge.un2286_pt_compare_c4/O
                         net (fo=3, routed)           0.300     4.559    muon_sorter_1/un2286_pt_compare
    SLICE_X94Y536        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.149     4.708 r  muon_sorter_1/max_pt_0_1[7]/O
                         net (fo=1, routed)           0.112     4.820    muon_sorter_1/max_pt_0_1[7]
    SLICE_X94Y535        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     4.969 r  muon_sorter_1/max_pt_0[7]/O
                         net (fo=37, routed)          0.799     5.768    muon_sorter_1/max_pt_0[7]
    SLICE_X100Y537       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     5.806 r  muon_sorter_1/max_pt_1_0_1[7]/O
                         net (fo=1, routed)           0.330     6.136    muon_sorter_1/max_pt_1_0_1[7]
    SLICE_X100Y536       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.150     6.286 r  muon_sorter_1/max_pt_1_0_3[7]/O
                         net (fo=1, routed)           0.481     6.767    muon_sorter_1/max_pt_1_0_3[7]
    SLICE_X95Y535        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     6.833 r  muon_sorter_1/max_pt_1[7]/O
                         net (fo=16, routed)          0.861     7.694    muon_sorter_1/max_pt_1[7]
    SLICE_X101Y530       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     7.873 r  muon_sorter_1/sr_p.sr_1_1.roi_RNO_2[3]/O
                         net (fo=1, routed)           0.339     8.212    muon_sorter_1/roi_2_0[3]
    SLICE_X108Y530       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.147     8.359 r  muon_sorter_1/sr_p.sr_1_1.roi_RNO[3]/O
                         net (fo=1, routed)           0.082     8.441    muon_sorter_1/roi_3_0[3]
    SLICE_X108Y530       FDRE                                         r  muon_sorter_1/sr_p.sr_1_1.roi[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    AV33                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510    13.010 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000    13.010    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.010 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    13.306    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    13.330 r  clk_ibuf/O
    X4Y9 (CLOCK_ROOT)    net (fo=4608, routed)        1.228    14.558    muon_sorter_1/clk_c
    SLICE_X108Y530       FDRE                                         r  muon_sorter_1/sr_p.sr_1_1.roi[3]/C
                         clock pessimism              0.326    14.884    
                         clock uncertainty           -0.035    14.849    
    SLICE_X108Y530       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    14.876    muon_sorter_1/sr_p.sr_1_1.roi[3]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  6.435    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         12.500      11.001     BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         12.500      11.950     SLICE_X96Y524   muon_cand_12.roi[4]/C
Min Period        n/a     FDRE/C    n/a            0.550         12.500      11.950     SLICE_X99Y524   muon_cand_12.roi[5]/C
Min Period        n/a     FDRE/C    n/a            0.550         12.500      11.950     SLICE_X97Y523   muon_cand_12.roi[6]/C
Min Period        n/a     FDRE/C    n/a            0.550         12.500      11.950     SLICE_X99Y526   muon_cand_12.roi[7]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X110Y527  shift_reg_tap_i/sr_p.sr_2[48]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X110Y526  shift_reg_tap_i/sr_p.sr_2[51]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X110Y527  shift_reg_tap_i/sr_p.sr_6[48]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X110Y526  shift_reg_tap_i/sr_p.sr_6[51]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X110Y527  shift_reg_tap_i/sr_p.sr_1[48]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X99Y526   muon_cand_12.roi[7]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X95Y522   muon_cand_13.roi[2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X94Y527   muon_cand_13.sector[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X99Y526   shift_reg_tap_i/sr_p.sr_12[207]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X94Y527   shift_reg_tap_i/sr_p.sr_12[208]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X109Y524         lsfr_1/output_vector_1[255]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X109Y524         lsfr_1/shiftreg_vector[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X102Y535         lsfr_1/shiftreg_vector[100]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X109Y524         lsfr_1/output_vector_1[255]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X105Y521         lsfr_1/shiftreg_vector[10]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X104Y538         lsfr_1/shiftreg_vector[113]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X109Y524         lsfr_1/output_vector_1[255]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X102Y539         lsfr_1/shiftreg_vector[101]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X102Y539         lsfr_1/shiftreg_vector[102]/C



