// Seed: 3614268358
module module_0 (
    output wand id_0,
    output wire id_1,
    output supply1 id_2,
    input wand id_3,
    input tri id_4,
    input tri1 id_5,
    output wor id_6,
    input tri id_7
);
  generate
    wand id_9 = 1;
    assign id_2 = 1;
  endgenerate
endmodule
module module_0 (
    output logic id_0,
    input wor id_1,
    output tri id_2,
    output uwire id_3,
    input wand id_4,
    input tri id_5,
    input logic id_6,
    output supply1 id_7,
    output logic id_8,
    output supply1 id_9,
    output logic id_10,
    input wire id_11,
    input tri1 id_12,
    input logic id_13,
    input tri0 id_14,
    input wand id_15,
    input supply0 module_1,
    output supply0 id_17,
    output logic id_18,
    input tri1 id_19,
    output uwire id_20,
    input tri1 id_21,
    input tri0 id_22,
    input supply0 id_23
    , id_25
);
  wire id_26;
  module_0(
      id_2, id_9, id_3, id_15, id_23, id_19, id_20, id_23
  );
  always_latch begin
    id_10 <= id_6;
    id_0  <= 1 & id_25;
    if (id_4) begin
      id_8 <= 1;
    end
    cover (1);
    id_18 <= id_13;
  end
  assign id_3 = !id_23;
  wire id_27;
endmodule
