// Seed: 712196119
module module_0 (
    output supply1 id_0,
    output wor id_1,
    input wor id_2,
    output wire id_3,
    input tri1 id_4,
    input uwire id_5,
    output supply1 id_6,
    input wor id_7,
    output supply1 id_8
);
  assign id_6 = 1'b0;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    input supply0 id_2
);
  id_4 :
  assert property (@(posedge 1) 1)
  else begin
    id_1 = id_2 + 1;
  end
  module_0(
      id_1, id_1, id_0, id_1, id_2, id_0, id_1, id_0, id_1
  );
endmodule
