{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709733246120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709733246120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 07:54:06 2024 " "Processing started: Wed Mar 06 07:54:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709733246120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1709733246120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_32bit -c alu_32bit --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_32bit -c alu_32bit --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1709733246120 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1709733246364 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1709733246364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_32bit " "Found entity 1: xor_32bit" {  } { { "xor_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/xor_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733251813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733251813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file subtractor_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_32bit " "Found entity 1: subtractor_32bit" {  } { { "subtractor_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/subtractor_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733251813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733251813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftright_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRight_32bit " "Found entity 1: shiftRight_32bit" {  } { { "shiftRight_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/shiftRight_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733251814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733251814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft_32bit " "Found entity 1: shiftLeft_32bit" {  } { { "shiftLeft_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/shiftLeft_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733251815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733251815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentoutput.sv 1 1 " "Found 1 design units, including 1 entities, in source file segmentoutput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segmentOutput " "Found entity 1: segmentOutput" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/segmentOutput.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733251816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733251816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_32bit " "Found entity 1: or_32bit" {  } { { "or_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/or_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733251817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733251817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_32bit " "Found entity 1: multiplier_32bit" {  } { { "multiplier_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/multiplier_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733251817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733251817 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 divider_32bit.sv(17) " "Verilog HDL Expression warning at divider_32bit.sv(17): truncated literal to match 8 bits" {  } { { "divider_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/divider_32bit.sv" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1709733251818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file divider_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divider_32bit " "Found entity 1: divider_32bit" {  } { { "divider_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/divider_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733251818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733251818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_32bit " "Found entity 1: and_32bit" {  } { { "and_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/and_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733251819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733251819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32bit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_32bit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_32bit_tb " "Found entity 1: alu_32bit_tb" {  } { { "alu_32bit_tb.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733251820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733251820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_32bit " "Found entity 1: alu_32bit" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733251821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733251821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32bit " "Found entity 1: adder_32bit" {  } { { "adder_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/adder_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733251823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733251823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitextractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitextractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitExtractor " "Found entity 1: DigitExtractor" {  } { { "DigitExtractor.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/DigitExtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733251824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733251824 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_32bit " "Elaborating entity \"alu_32bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1709733251849 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op alu_32bit.sv(36) " "Verilog HDL Always Construct warning at alu_32bit.sv(36): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733251851 "|alu_32bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_result alu_32bit.sv(38) " "Verilog HDL Always Construct warning at alu_32bit.sv(38): variable \"add_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733251851 "|alu_32bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_ZFlag alu_32bit.sv(40) " "Verilog HDL Always Construct warning at alu_32bit.sv(40): variable \"add_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733251851 "|alu_32bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_CFlag alu_32bit.sv(41) " "Verilog HDL Always Construct warning at alu_32bit.sv(41): variable \"add_CFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733251851 "|alu_32bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_VFlag alu_32bit.sv(42) " "Verilog HDL Always Construct warning at alu_32bit.sv(42): variable \"add_VFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733251851 "|alu_32bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_result alu_32bit.sv(45) " "Verilog HDL Always Construct warning at alu_32bit.sv(45): variable \"sub_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733251851 "|alu_32bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_NFlag alu_32bit.sv(46) " "Verilog HDL Always Construct warning at alu_32bit.sv(46): variable \"sub_NFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733251851 "|alu_32bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_ZFlag alu_32bit.sv(47) " "Verilog HDL Always Construct warning at alu_32bit.sv(47): variable \"sub_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733251851 "|alu_32bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_CFlag alu_32bit.sv(48) " "Verilog HDL Always Construct warning at alu_32bit.sv(48): variable \"sub_CFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733251851 "|alu_32bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_VFlag alu_32bit.sv(49) " "Verilog HDL Always Construct warning at alu_32bit.sv(49): variable \"sub_VFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733251851 "|alu_32bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mul_result alu_32bit.sv(52) " "Verilog HDL Always Construct warning at alu_32bit.sv(52): variable \"mul_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733251851 "|alu_32bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mul_ZFlag alu_32bit.sv(54) " "Verilog HDL Always Construct warning at alu_32bit.sv(54): variable \"mul_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733251851 "|alu_32bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mul_VFlag alu_32bit.sv(56) " "Verilog HDL Always Construct warning at alu_32bit.sv(56): variable \"mul_VFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733251851 "|alu_32bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "div_result alu_32bit.sv(59) " "Verilog HDL Always Construct warning at alu_32bit.sv(59): variable \"div_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733251851 "|alu_32bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "div_ZFlag alu_32bit.sv(61) " "Verilog HDL Always Construct warning at alu_32bit.sv(61): variable \"div_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733251853 "|alu_32bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "div_VFlag alu_32bit.sv(63) " "Verilog HDL Always Construct warning at alu_32bit.sv(63): variable \"div_VFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733251853 "|alu_32bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "and_result alu_32bit.sv(66) " "Verilog HDL Always Construct warning at alu_32bit.sv(66): variable \"and_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733251853 "|alu_32bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "and_ZFlag alu_32bit.sv(68) " "Verilog HDL Always Construct warning at alu_32bit.sv(68): variable \"and_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733251853 "|alu_32bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "or_result alu_32bit.sv(73) " "Verilog HDL Always Construct warning at alu_32bit.sv(73): variable \"or_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733251853 "|alu_32bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "or_ZFlag alu_32bit.sv(75) " "Verilog HDL Always Construct warning at alu_32bit.sv(75): variable \"or_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733251853 "|alu_32bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "xor_result alu_32bit.sv(80) " "Verilog HDL Always Construct warning at alu_32bit.sv(80): variable \"xor_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733251853 "|alu_32bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "xor_ZFlag alu_32bit.sv(82) " "Verilog HDL Always Construct warning at alu_32bit.sv(82): variable \"xor_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733251853 "|alu_32bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left_result alu_32bit.sv(87) " "Verilog HDL Always Construct warning at alu_32bit.sv(87): variable \"left_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733251853 "|alu_32bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left_ZFlag alu_32bit.sv(89) " "Verilog HDL Always Construct warning at alu_32bit.sv(89): variable \"left_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733251853 "|alu_32bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left_CFlag alu_32bit.sv(90) " "Verilog HDL Always Construct warning at alu_32bit.sv(90): variable \"left_CFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733251853 "|alu_32bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right_result alu_32bit.sv(94) " "Verilog HDL Always Construct warning at alu_32bit.sv(94): variable \"right_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733251853 "|alu_32bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right_ZFlag alu_32bit.sv(96) " "Verilog HDL Always Construct warning at alu_32bit.sv(96): variable \"right_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733251853 "|alu_32bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right_CFlag alu_32bit.sv(97) " "Verilog HDL Always Construct warning at alu_32bit.sv(97): variable \"right_CFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733251853 "|alu_32bit"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "alu_32bit.sv(36) " "Verilog HDL Case Statement warning at alu_32bit.sv(36): can't check case statement for completeness because the case expression has too many possible states" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 36 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Design Software" 0 -1 1709733251854 "|alu_32bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result alu_32bit.sv(110) " "Verilog HDL Always Construct warning at alu_32bit.sv(110): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733251855 "|alu_32bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NFlag alu_32bit.sv(111) " "Verilog HDL Always Construct warning at alu_32bit.sv(111): variable \"NFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733251855 "|alu_32bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZFlag alu_32bit.sv(112) " "Verilog HDL Always Construct warning at alu_32bit.sv(112): variable \"ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733251855 "|alu_32bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CFlag alu_32bit.sv(113) " "Verilog HDL Always Construct warning at alu_32bit.sv(113): variable \"CFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733251855 "|alu_32bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "VFlag alu_32bit.sv(114) " "Verilog HDL Always Construct warning at alu_32bit.sv(114): variable \"VFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733251855 "|alu_32bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu_32bit.sv(34) " "Verilog HDL Always Construct warning at alu_32bit.sv(34): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709733251855 "|alu_32bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NFlag alu_32bit.sv(34) " "Verilog HDL Always Construct warning at alu_32bit.sv(34): inferring latch(es) for variable \"NFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709733251855 "|alu_32bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZFlag alu_32bit.sv(34) " "Verilog HDL Always Construct warning at alu_32bit.sv(34): inferring latch(es) for variable \"ZFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709733251855 "|alu_32bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CFlag alu_32bit.sv(34) " "Verilog HDL Always Construct warning at alu_32bit.sv(34): inferring latch(es) for variable \"CFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709733251855 "|alu_32bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "VFlag alu_32bit.sv(34) " "Verilog HDL Always Construct warning at alu_32bit.sv(34): inferring latch(es) for variable \"VFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709733251855 "|alu_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VFlag alu_32bit.sv(110) " "Inferred latch for \"VFlag\" at alu_32bit.sv(110)" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733251856 "|alu_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CFlag alu_32bit.sv(110) " "Inferred latch for \"CFlag\" at alu_32bit.sv(110)" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733251856 "|alu_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZFlag alu_32bit.sv(110) " "Inferred latch for \"ZFlag\" at alu_32bit.sv(110)" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733251856 "|alu_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NFlag alu_32bit.sv(110) " "Inferred latch for \"NFlag\" at alu_32bit.sv(110)" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733251856 "|alu_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu_32bit.sv(110) " "Inferred latch for \"result\[0\]\" at alu_32bit.sv(110)" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733251856 "|alu_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu_32bit.sv(110) " "Inferred latch for \"result\[1\]\" at alu_32bit.sv(110)" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733251856 "|alu_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu_32bit.sv(110) " "Inferred latch for \"result\[2\]\" at alu_32bit.sv(110)" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733251856 "|alu_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu_32bit.sv(110) " "Inferred latch for \"result\[3\]\" at alu_32bit.sv(110)" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733251856 "|alu_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu_32bit.sv(110) " "Inferred latch for \"result\[4\]\" at alu_32bit.sv(110)" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733251856 "|alu_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu_32bit.sv(110) " "Inferred latch for \"result\[5\]\" at alu_32bit.sv(110)" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733251856 "|alu_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu_32bit.sv(110) " "Inferred latch for \"result\[6\]\" at alu_32bit.sv(110)" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733251856 "|alu_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu_32bit.sv(110) " "Inferred latch for \"result\[7\]\" at alu_32bit.sv(110)" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733251856 "|alu_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] alu_32bit.sv(110) " "Inferred latch for \"result\[8\]\" at alu_32bit.sv(110)" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733251856 "|alu_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] alu_32bit.sv(110) " "Inferred latch for \"result\[9\]\" at alu_32bit.sv(110)" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733251856 "|alu_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] alu_32bit.sv(110) " "Inferred latch for \"result\[10\]\" at alu_32bit.sv(110)" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733251856 "|alu_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] alu_32bit.sv(110) " "Inferred latch for \"result\[11\]\" at alu_32bit.sv(110)" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733251856 "|alu_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] alu_32bit.sv(110) " "Inferred latch for \"result\[12\]\" at alu_32bit.sv(110)" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733251856 "|alu_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] alu_32bit.sv(110) " "Inferred latch for \"result\[13\]\" at alu_32bit.sv(110)" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733251856 "|alu_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] alu_32bit.sv(110) " "Inferred latch for \"result\[14\]\" at alu_32bit.sv(110)" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733251856 "|alu_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] alu_32bit.sv(110) " "Inferred latch for \"result\[15\]\" at alu_32bit.sv(110)" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733251856 "|alu_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] alu_32bit.sv(110) " "Inferred latch for \"result\[16\]\" at alu_32bit.sv(110)" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733251857 "|alu_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] alu_32bit.sv(110) " "Inferred latch for \"result\[17\]\" at alu_32bit.sv(110)" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733251857 "|alu_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] alu_32bit.sv(110) " "Inferred latch for \"result\[18\]\" at alu_32bit.sv(110)" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733251857 "|alu_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] alu_32bit.sv(110) " "Inferred latch for \"result\[19\]\" at alu_32bit.sv(110)" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733251857 "|alu_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] alu_32bit.sv(110) " "Inferred latch for \"result\[20\]\" at alu_32bit.sv(110)" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733251857 "|alu_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] alu_32bit.sv(110) " "Inferred latch for \"result\[21\]\" at alu_32bit.sv(110)" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733251857 "|alu_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] alu_32bit.sv(110) " "Inferred latch for \"result\[22\]\" at alu_32bit.sv(110)" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733251857 "|alu_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] alu_32bit.sv(110) " "Inferred latch for \"result\[23\]\" at alu_32bit.sv(110)" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733251857 "|alu_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] alu_32bit.sv(110) " "Inferred latch for \"result\[24\]\" at alu_32bit.sv(110)" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733251857 "|alu_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] alu_32bit.sv(110) " "Inferred latch for \"result\[25\]\" at alu_32bit.sv(110)" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733251857 "|alu_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] alu_32bit.sv(110) " "Inferred latch for \"result\[26\]\" at alu_32bit.sv(110)" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733251857 "|alu_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] alu_32bit.sv(110) " "Inferred latch for \"result\[27\]\" at alu_32bit.sv(110)" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733251857 "|alu_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] alu_32bit.sv(110) " "Inferred latch for \"result\[28\]\" at alu_32bit.sv(110)" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733251857 "|alu_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] alu_32bit.sv(110) " "Inferred latch for \"result\[29\]\" at alu_32bit.sv(110)" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733251857 "|alu_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] alu_32bit.sv(110) " "Inferred latch for \"result\[30\]\" at alu_32bit.sv(110)" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733251857 "|alu_32bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] alu_32bit.sv(110) " "Inferred latch for \"result\[31\]\" at alu_32bit.sv(110)" {  } { { "alu_32bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733251857 "|alu_32bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32bit adder_32bit:adder " "Elaborating entity \"adder_32bit\" for hierarchy \"adder_32bit:adder\"" {  } { { "alu_32bit.sv" "adder" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709733251866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor_32bit subtractor_32bit:subtractor " "Elaborating entity \"subtractor_32bit\" for hierarchy \"subtractor_32bit:subtractor\"" {  } { { "alu_32bit.sv" "subtractor" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709733251874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_32bit multiplier_32bit:multiplier " "Elaborating entity \"multiplier_32bit\" for hierarchy \"multiplier_32bit:multiplier\"" {  } { { "alu_32bit.sv" "multiplier" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709733251882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_32bit divider_32bit:divider " "Elaborating entity \"divider_32bit\" for hierarchy \"divider_32bit:divider\"" {  } { { "alu_32bit.sv" "divider" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709733251914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32bit and_32bit:andd " "Elaborating entity \"and_32bit\" for hierarchy \"and_32bit:andd\"" {  } { { "alu_32bit.sv" "andd" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709733251921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32bit or_32bit:orr " "Elaborating entity \"or_32bit\" for hierarchy \"or_32bit:orr\"" {  } { { "alu_32bit.sv" "orr" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709733251922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_32bit xor_32bit:xorr " "Elaborating entity \"xor_32bit\" for hierarchy \"xor_32bit:xorr\"" {  } { { "alu_32bit.sv" "xorr" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709733251923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft_32bit shiftLeft_32bit:left " "Elaborating entity \"shiftLeft_32bit\" for hierarchy \"shiftLeft_32bit:left\"" {  } { { "alu_32bit.sv" "left" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709733251929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRight_32bit shiftRight_32bit:right " "Elaborating entity \"shiftRight_32bit\" for hierarchy \"shiftRight_32bit:right\"" {  } { { "alu_32bit.sv" "right" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709733251930 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709733252012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 07:54:12 2024 " "Processing ended: Wed Mar 06 07:54:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709733252012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709733252012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709733252012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1709733252012 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 41 s " "Quartus Prime Flow was successful. 0 errors, 41 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1709733252610 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709733253030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709733253030 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 07:54:12 2024 " "Processing started: Wed Mar 06 07:54:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709733253030 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1709733253030 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim alu_32bit alu_32bit " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim alu_32bit alu_32bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1709733253030 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim alu_32bit alu_32bit " "Quartus(args): --rtl_sim alu_32bit alu_32bit" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1709733253030 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1709733253166 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1709733253248 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1709733253249 ""}
{ "Warning" "0" "" "Warning: File alu_32bit_run_msim_rtl_verilog.do already exists - backing up current file as alu_32bit_run_msim_rtl_verilog.do.bak7" {  } {  } 0 0 "Warning: File alu_32bit_run_msim_rtl_verilog.do already exists - backing up current file as alu_32bit_run_msim_rtl_verilog.do.bak7" 0 0 "Shell" 0 0 1709733253308 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/simulation/modelsim/alu_32bit_run_msim_rtl_verilog.do" {  } { { "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/simulation/modelsim/alu_32bit_run_msim_rtl_verilog.do" "0" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/simulation/modelsim/alu_32bit_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/simulation/modelsim/alu_32bit_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1709733253325 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1709733253326 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1709733253329 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1709733253329 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit_nativelink_simulation.rpt" {  } { { "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit_nativelink_simulation.rpt" "0" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/32bits/alu_32bit_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1709733253329 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1709733253329 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709733253330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 07:54:13 2024 " "Processing ended: Wed Mar 06 07:54:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709733253330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709733253330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709733253330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1709733253330 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 42 s " "Quartus Prime Flow was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1709733299231 ""}
