Warning (10268): Verilog HDL information at RegFile.sv(39): always construct contains both blocking and non-blocking assignments File: C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/RegFile.sv Line: 39
