#[allow(non_camel_case_types)]
#[derive(PartialEq, PartialOrd, Clone, Copy, Debug)]
pub enum IOMapAddr {
    TIMER0_COUNTER_CYCLE = 0x00,
    TIMER0_FLAG_CTRL = 0x02,
    TIMER1_COUNTER_CYCLE = 0x04,
    TIMER1_FLAG_CTRL = 0x06,

    // シミュレータでは内蔵のターミナルに接続される
    FT232RL_RECEIVE_SERVE = 0x08,
    FT232RL_STAT_CTRL = 0x0a,

    TECSERIAL_RECEIVE_SERVE = 0x0c,
    TECSERIAL_STAT_CTRL = 0x0e,
    MICROSD_STAT_CTRL = 0x10,
    MICROSD_MEMADDR = 0x12,
    MICROSD_SECTORHIGH = 0x14,
    MICROSD_SECTORLOW = 0x16,
    PIO_IN_OUT = 0x18,
    PIO_00_ADC = 0x1a,
    PIO_00_OUTEX = 0x1c,
    PIO_MODE_00 = 0x1e,
    SPI_SHIFT = 0x20,
    SPI_STAT_SCLKFREQ = 0x22,
    IOINTR_00_MASK = 0x24,
    IOINTR_00_XOR = 0x26,

    // シミュレータでは開発者ツールのコンソールログに接続される
    RN4020_RECEIVE_SERVE = 0x28,
    RN4020_STAT_CTRL = 0x2a,
    RN4020_00_COMMAND = 0x2c,
    RN4020_CONNECTION = 0x2e,

    TEC_DATALAMP_00 = 0x30,
    TEC_00_DATASW = 0x32,
    TEC_00_FUNCSW = 0x34,
    TEC_STAT_CTRL = 0x36,

    MMU_TLB0HIGH = 0x60,
    MMU_TLB0LOW = 0x62,
    MMU_TLB1HIGH = 0x64,
    MMU_TLB1LOW = 0x66,
    MMU_TLB2HIGH = 0x68,
    MMU_TLB2LOW = 0x6a,
    MMU_TLB3HIGH = 0x6c,
    MMU_TLB3LOW = 0x6e,
    MMU_TLB4HIGH = 0x70,
    MMU_TLB4LOW = 0x72,
    MMU_TLB5HIGH = 0x74,
    MMU_TLB5LOW = 0x76,
    MMU_TLB6HIGH = 0x78,
    MMU_TLB6LOW = 0x7a,
    MMU_TLB7HIGH = 0x7c,
    MMU_TLB7LOW = 0x7e,

    MMU_TLB8HIGH = 0x80,
    MMU_TLB8LOW = 0x82,
    MMU_TLB9HIGH = 0x84,
    MMU_TLB9LOW = 0x86,
    MMU_TLB10HIGH = 0x88,
    MMU_TLB10LOW = 0x8a,
    MMU_TLB11HIGH = 0x8c,
    MMU_TLB11LOW = 0x8e,
    MMU_TLB12HIGH = 0x90,
    MMU_TLB12LOW = 0x92,
    MMU_TLB13HIGH = 0x94,
    MMU_TLB13LOW = 0x96,
    MMU_TLB14HIGH = 0x98,
    MMU_TLB14LOW = 0x9a,
    MMU_TLB15HIGH = 0x9c,
    MMU_TLB15LOW = 0x9e,

    MMU_00_IPLBANK = 0xa0,
    MMU_ERRORADDR_MMUON = 0xa2,
    MMU_ERRORCAUSE_00 = 0xa4,
    MMU_PAGE_00 = 0xa6,

    CONSOLE_DATASW_DATAREG = 0xf8,
    CONSOLE_ADDRREG_00 = 0xfa,
    CONSOLE_ROTSW_00 = 0xfc,
    CONSOLE_FUNCREG_00 = 0xfe,

    NOT_ASSIGNED_ADDRESS,
}

impl IOMapAddr {
    pub fn from_u8(val: u8) -> Self {
        match val {
            0x00 => IOMapAddr::TIMER0_COUNTER_CYCLE,
            0x02 => IOMapAddr::TIMER0_FLAG_CTRL,
            0x04 => IOMapAddr::TIMER1_COUNTER_CYCLE,
            0x06 => IOMapAddr::TIMER1_FLAG_CTRL,
            0x08 => IOMapAddr::FT232RL_RECEIVE_SERVE,
            0x0a => IOMapAddr::FT232RL_STAT_CTRL,
            0x0c => IOMapAddr::TECSERIAL_RECEIVE_SERVE,
            0x0e => IOMapAddr::TECSERIAL_STAT_CTRL,
            0x10 => IOMapAddr::MICROSD_STAT_CTRL,
            0x12 => IOMapAddr::MICROSD_MEMADDR,
            0x14 => IOMapAddr::MICROSD_SECTORHIGH,
            0x16 => IOMapAddr::MICROSD_SECTORLOW,
            0x18 => IOMapAddr::PIO_IN_OUT,
            0x1a => IOMapAddr::PIO_00_ADC,
            0x1c => IOMapAddr::PIO_00_OUTEX,
            0x1e => IOMapAddr::PIO_MODE_00,
            0x20 => IOMapAddr::SPI_SHIFT,
            0x22 => IOMapAddr::SPI_STAT_SCLKFREQ,
            0x24 => IOMapAddr::IOINTR_00_MASK,
            0x26 => IOMapAddr::IOINTR_00_XOR,
            0x28 => IOMapAddr::RN4020_RECEIVE_SERVE,
            0x2a => IOMapAddr::RN4020_STAT_CTRL,
            0x2c => IOMapAddr::RN4020_00_COMMAND,
            0x2e => IOMapAddr::RN4020_CONNECTION,
            0x30 => IOMapAddr::TEC_DATALAMP_00,
            0x32 => IOMapAddr::TEC_00_DATASW,
            0x34 => IOMapAddr::TEC_00_FUNCSW,
            0x36 => IOMapAddr::TEC_STAT_CTRL,
            0x60 => IOMapAddr::MMU_TLB0HIGH,
            0x62 => IOMapAddr::MMU_TLB0LOW,
            0x64 => IOMapAddr::MMU_TLB1HIGH,
            0x66 => IOMapAddr::MMU_TLB1LOW,
            0x68 => IOMapAddr::MMU_TLB2HIGH,
            0x6a => IOMapAddr::MMU_TLB2LOW,
            0x6c => IOMapAddr::MMU_TLB3HIGH,
            0x6e => IOMapAddr::MMU_TLB3LOW,
            0x70 => IOMapAddr::MMU_TLB4HIGH,
            0x72 => IOMapAddr::MMU_TLB4LOW,
            0x74 => IOMapAddr::MMU_TLB5HIGH,
            0x76 => IOMapAddr::MMU_TLB5LOW,
            0x78 => IOMapAddr::MMU_TLB6HIGH,
            0x7a => IOMapAddr::MMU_TLB6LOW,
            0x7c => IOMapAddr::MMU_TLB7HIGH,
            0x7e => IOMapAddr::MMU_TLB7LOW,
            0x80 => IOMapAddr::MMU_TLB8HIGH,
            0x82 => IOMapAddr::MMU_TLB8LOW,
            0x84 => IOMapAddr::MMU_TLB9HIGH,
            0x86 => IOMapAddr::MMU_TLB9LOW,
            0x88 => IOMapAddr::MMU_TLB10HIGH,
            0x8a => IOMapAddr::MMU_TLB10LOW,
            0x8c => IOMapAddr::MMU_TLB11HIGH,
            0x8e => IOMapAddr::MMU_TLB11LOW,
            0x90 => IOMapAddr::MMU_TLB12HIGH,
            0x92 => IOMapAddr::MMU_TLB12LOW,
            0x94 => IOMapAddr::MMU_TLB13HIGH,
            0x96 => IOMapAddr::MMU_TLB13LOW,
            0x98 => IOMapAddr::MMU_TLB14HIGH,
            0x9a => IOMapAddr::MMU_TLB14LOW,
            0x9c => IOMapAddr::MMU_TLB15HIGH,
            0x9e => IOMapAddr::MMU_TLB15LOW,
            0xa0 => IOMapAddr::MMU_00_IPLBANK,
            0xa2 => IOMapAddr::MMU_ERRORADDR_MMUON,
            0xa4 => IOMapAddr::MMU_ERRORCAUSE_00,
            0xa6 => IOMapAddr::MMU_PAGE_00,
            0xf8 => IOMapAddr::CONSOLE_DATASW_DATAREG,
            0xfa => IOMapAddr::CONSOLE_ADDRREG_00,
            0xfc => IOMapAddr::CONSOLE_ROTSW_00,
            0xfe => IOMapAddr::CONSOLE_FUNCREG_00,
            _ => IOMapAddr::NOT_ASSIGNED_ADDRESS,
        }
    }
}
