{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1548125472839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1548125472851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 21 18:51:12 2019 " "Processing started: Mon Jan 21 18:51:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1548125472851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1548125472851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Basic_Organ_Solution -c Basic_Organ_Solution " "Command: quartus_sta Basic_Organ_Solution -c Basic_Organ_Solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1548125472852 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1548125473188 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1548125475740 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1548125475877 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1548125475877 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1548125479081 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1548125479081 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1548125479081 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1548125479081 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1548125479081 ""}
{ "Info" "ISTA_SDC_FOUND" "timing_constraints.sdc " "Reading SDC File: 'timing_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1548125479175 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1548125479194 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2 " "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1548125479194 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger " "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1548125479194 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1548125479194 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger " "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1548125479194 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1548125479194 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1548125479194 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1548125479194 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1548125479194 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1548125479194 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1548125479194 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1548125479194 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1548125479195 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1548125543378 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1548125543404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.517 " "Worst-case setup slack is 5.517" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.517               0.000 CLOCK_50  " "    5.517               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.906               0.000 altera_reserved_tck  " "    9.906               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.483               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   14.483               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.237               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk  " "   15.237               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.392               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   15.392               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.745               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk  " "   15.745               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.801               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   16.801               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.097               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk  " "   17.097               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.279               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "   35.279               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.013               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   37.013               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1548125544325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.035 " "Worst-case hold slack is 0.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.035               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk  " "    0.035               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "    0.267               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 altera_reserved_tck  " "    0.276               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 CLOCK_50  " "    0.295               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    0.367               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.537               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    0.537               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.542               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk  " "    0.542               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.747               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "    0.747               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.944               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk  " "    1.944               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.036               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "    2.036               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1548125544552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.733 " "Worst-case recovery slack is 4.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.733               0.000 speed_down_event_trigger  " "    4.733               0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.184               0.000 speed_up_event_trigger  " "    5.184               0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.272               0.000 CLOCK_50  " "    8.272               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.481               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   13.481               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.968               0.000 doublesync:key2_doublsync\|reg2  " "   13.968               0.000 doublesync:key2_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.749               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   14.749               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.914               0.000 altera_reserved_tck  " "   14.914               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544604 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1548125544604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.721 " "Worst-case removal slack is 0.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.721               0.000 altera_reserved_tck  " "    0.721               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.557               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    2.557               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.084               0.000 doublesync:key2_doublsync\|reg2  " "    4.084               0.000 doublesync:key2_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.306               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    4.306               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.317               0.000 CLOCK_50  " "   10.317               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.045               0.000 speed_up_event_trigger  " "   13.045               0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.514               0.000 speed_down_event_trigger  " "   13.514               0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1548125544653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.463 " "Worst-case minimum pulse width slack is 8.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.463               0.000 CLOCK_50  " "    8.463               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.160               0.000 altera_reserved_tck  " "   15.160               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.672               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk  " "   18.672               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.044               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   19.044               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.237               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   19.237               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.342               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "   19.342               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.373               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   19.373               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.393               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   19.393               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.395               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk  " "   19.395               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.400               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk  " "   19.400               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.403               0.000 speed_down_event_trigger  " "   19.403               0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.406               0.000 speed_up_event_trigger  " "   19.406               0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.407               0.000 doublesync:key2_doublsync\|reg2  " "   19.407               0.000 doublesync:key2_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548125544670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1548125544670 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 290 synchronizer chains. " "Report Metastability: Found 290 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545111 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 290 " "Number of Synchronizer Chains Found: 290" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545111 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545111 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545111 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 23.578 ns " "Worst Case Available Settling Time: 23.578 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545111 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545111 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545111 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.517 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.517" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545218 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545218 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.517  " "Path #1: Setup slack is 5.517 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[3\]_OTERM93 " "From Node    : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[3\]_OTERM93" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a0~porta_address_reg4 " "To Node      : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a0~porta_address_reg4" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 (INVERTED) " "Latch Clock  : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.749      3.749  R        clock network delay " "     3.749      3.749  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.749      0.000     uTco  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[3\]_OTERM93 " "     3.749      0.000     uTco  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[3\]_OTERM93" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.749      0.000 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[3\]_NEW_REG92\|q " "     3.749      0.000 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[3\]_NEW_REG92\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.632      0.883 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~13\|datad " "     4.632      0.883 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~13\|datad" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.177      0.545 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~13\|cout " "     5.177      0.545 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~13\|cout" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.177      0.000 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~17\|cin " "     5.177      0.000 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~17\|cin" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.488      0.311 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~17\|sumout " "     5.488      0.311 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~17\|sumout" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.678      0.190 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[4\]_NEW10\|datac " "     5.678      0.190 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[4\]_NEW10\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.086      0.408 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[4\]_NEW10\|combout " "     6.086      0.408 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[4\]_NEW10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.229      1.143 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|pracpico_block_ROM_instrucciones\|altsyncram_component\|auto_generated\|ram_block1a0\|portaaddr\[4\] " "     7.229      1.143 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|pracpico_block_ROM_instrucciones\|altsyncram_component\|auto_generated\|ram_block1a0\|portaaddr\[4\]" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.613      0.384 FF  CELL  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a0~porta_address_reg4 " "     7.613      0.384 FF  CELL  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a0~porta_address_reg4" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.400      3.400  F        clock network delay " "    13.400      3.400  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.440      0.040           clock pessimism removed " "    13.440      0.040           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.130     -0.310           clock uncertainty " "    13.130     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.130      0.000     uTsu  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a0~porta_address_reg4 " "    13.130      0.000     uTsu  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a0~porta_address_reg4" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.613 " "Data Arrival Time  :     7.613" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.130 " "Data Required Time :    13.130" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.517  " "Slack              :     5.517 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545230 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.906 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.906" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545296 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545296 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 9.906  " "Path #1: Setup slack is 9.906 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[6\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.505      2.505  R        clock network delay " "     2.505      2.505  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.505      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[6\] " "     2.505      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[6\]" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 761 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.505      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[6\]\|q " "     2.505      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[6\]\|q" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 761 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.018      1.513 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable~0\|datab " "     4.018      1.513 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable~0\|datab" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 958 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.494      0.476 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable~0\|combout " "     4.494      0.476 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable~0\|combout" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 958 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.147      0.653 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|datae " "     5.147      0.653 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|datae" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 863 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.450      0.303 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|combout " "     5.450      0.303 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|combout" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 863 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.120      0.670 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~3\|datad " "     6.120      0.670 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~3\|datad" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 863 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.556      0.436 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~3\|combout " "     6.556      0.436 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~3\|combout" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 863 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.172      0.616 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~0\|dataf " "     7.172      0.616 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~0\|dataf" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.245      0.073 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~0\|combout " "     7.245      0.073 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~0\|combout" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.907      0.662 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~6\|datac " "     7.907      0.662 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~6\|datac" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.256      0.349 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~6\|combout " "     8.256      0.349 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~6\|combout" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.256      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     8.256      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.475      0.219 RR  CELL  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     8.475      0.219 RR  CELL  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.648      1.982  F        clock network delay " "    18.648      1.982  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.691      0.043           clock pessimism removed " "    18.691      0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.381     -0.310           clock uncertainty " "    18.381     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.381      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    18.381      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.475 " "Data Arrival Time  :     8.475" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.381 " "Data Required Time :    18.381" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.906  " "Slack              :     9.906 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545307 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.483 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.483" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545320 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545320 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 14.483  " "Path #1: Setup slack is 14.483 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "From Node    : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "To Node      : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  F        clock network delay " "    20.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000 FF  CELL  audio_control\|u4\|oAUD_BCK\|q " "    20.000      0.000 FF  CELL  audio_control\|u4\|oAUD_BCK\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.350      4.350 FF    IC  audio_control\|u4\|oAUD_BCK~0\|datae " "    24.350      4.350 FF    IC  audio_control\|u4\|oAUD_BCK~0\|datae" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.534      0.184 FF  CELL  audio_control\|u4\|oAUD_BCK~0\|combout " "    24.534      0.184 FF  CELL  audio_control\|u4\|oAUD_BCK~0\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.823      2.289 FF    IC  audio_control\|u4\|oAUD_BCK~feeder\|dataf " "    26.823      2.289 FF    IC  audio_control\|u4\|oAUD_BCK~feeder\|dataf" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.893      0.070 FF  CELL  audio_control\|u4\|oAUD_BCK~feeder\|combout " "    26.893      0.070 FF  CELL  audio_control\|u4\|oAUD_BCK~feeder\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.893      0.000 FF    IC  audio_control\|u4\|oAUD_BCK\|d " "    26.893      0.000 FF    IC  audio_control\|u4\|oAUD_BCK\|d" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.112      0.219 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "    27.112      0.219 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.975      1.975  R        clock network delay " "    41.975      1.975  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.595     -0.380           clock uncertainty " "    41.595     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.595      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "    41.595      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    27.112 " "Data Arrival Time  :    27.112" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    41.595 " "Data Required Time :    41.595" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.483  " "Slack              :    14.483 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545329 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545329 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.237 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.237" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545336 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545336 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 15.237  " "Path #1: Setup slack is 15.237 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : scope_sampling_clock_count\[8\] " "From Node    : scope_sampling_clock_count\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : regd_actual_7seg_output\[8\] " "To Node      : regd_actual_7seg_output\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.752      3.752  R        clock network delay " "    23.752      3.752  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.752      0.000     uTco  scope_sampling_clock_count\[8\] " "    23.752      0.000     uTco  scope_sampling_clock_count\[8\]" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 595 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.752      0.000 FF  CELL  scope_sampling_clock_count\[8\]\|q " "    23.752      0.000 FF  CELL  scope_sampling_clock_count\[8\]\|q" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 595 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.589      0.837 FF    IC  regd_actual_7seg_output\[8\]\|asdata " "    24.589      0.837 FF    IC  regd_actual_7seg_output\[8\]\|asdata" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 634 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.104      0.515 FF  CELL  regd_actual_7seg_output\[8\] " "    25.104      0.515 FF  CELL  regd_actual_7seg_output\[8\]" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 634 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.691      0.691  R        clock network delay " "    40.691      0.691  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.341     -0.350           clock uncertainty " "    40.341     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.341      0.000     uTsu  regd_actual_7seg_output\[8\] " "    40.341      0.000     uTsu  regd_actual_7seg_output\[8\]" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 634 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    25.104 " "Data Arrival Time  :    25.104" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.341 " "Data Required Time :    40.341" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.237  " "Slack              :    15.237 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545343 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545343 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.392 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.392" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545359 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545359 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 15.392  " "Path #1: Setup slack is 15.392 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[3\] " "From Node    : to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[3\] " "To Node      : to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.748      3.748  R        clock network delay " "     3.748      3.748  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.748      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[3\] " "     3.748      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[3\]" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.748      0.000 FF  CELL  interface_actual_audio_data_right\|raw_outdata\[3\]\|q " "     3.748      0.000 FF  CELL  interface_actual_audio_data_right\|raw_outdata\[3\]\|q" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.290      0.542 FF    IC  interface_actual_audio_data_right\|outdata\[3\]\|asdata " "     4.290      0.542 FF    IC  interface_actual_audio_data_right\|outdata\[3\]\|asdata" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.758      0.468 FF  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[3\] " "     4.758      0.468 FF  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[3\]" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.500      0.500  F        clock network delay " "    20.500      0.500  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.150     -0.350           clock uncertainty " "    20.150     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.150      0.000     uTsu  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[3\] " "    20.150      0.000     uTsu  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[3\]" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.758 " "Data Arrival Time  :     4.758" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.150 " "Data Required Time :    20.150" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.392  " "Slack              :    15.392 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545368 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545368 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.745 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.745" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545410 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545410 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 15.745  " "Path #1: Setup slack is 15.745 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : doublesync:user_scope_enable_sync1\|reg2 " "From Node    : doublesync:user_scope_enable_sync1\|reg2" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : scope_capture:LCD_scope_channelA\|doublesync:sync_enable\|reg1 " "To Node      : scope_capture:LCD_scope_channelA\|doublesync:sync_enable\|reg1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk (INVERTED) " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.797      3.797  R        clock network delay " "     3.797      3.797  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.797      0.000     uTco  doublesync:user_scope_enable_sync1\|reg2 " "     3.797      0.000     uTco  doublesync:user_scope_enable_sync1\|reg2" {  } { { "doublesync.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/doublesync.v" 19 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.797      0.000 FF  CELL  user_scope_enable_sync1\|reg2\|q " "     3.797      0.000 FF  CELL  user_scope_enable_sync1\|reg2\|q" {  } { { "doublesync.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/doublesync.v" 19 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.716      0.919 FF    IC  comb~0\|datab " "     4.716      0.919 FF    IC  comb~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.189      0.473 FF  CELL  comb~0\|combout " "     5.189      0.473 FF  CELL  comb~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.189      0.000 FF    IC  LCD_scope_channelA\|sync_enable\|reg1\|d " "     5.189      0.000 FF    IC  LCD_scope_channelA\|sync_enable\|reg1\|d" {  } { { "doublesync.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/doublesync.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.406      0.217 FF  CELL  scope_capture:LCD_scope_channelA\|doublesync:sync_enable\|reg1 " "     5.406      0.217 FF  CELL  scope_capture:LCD_scope_channelA\|doublesync:sync_enable\|reg1" {  } { { "doublesync.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/doublesync.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.501      1.501  F        clock network delay " "    21.501      1.501  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.151     -0.350           clock uncertainty " "    21.151     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.151      0.000     uTsu  scope_capture:LCD_scope_channelA\|doublesync:sync_enable\|reg1 " "    21.151      0.000     uTsu  scope_capture:LCD_scope_channelA\|doublesync:sync_enable\|reg1" {  } { { "doublesync.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/doublesync.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.406 " "Data Arrival Time  :     5.406" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.151 " "Data Required Time :    21.151" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.745  " "Slack              :    15.745 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545417 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545417 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 16.801 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 16.801" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545421 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545421 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 16.801  " "Path #1: Setup slack is 16.801 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED) " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q " "     0.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.319      1.319 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|datac " "     1.319      1.319 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|datac" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.716      0.397 RF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout " "     1.716      0.397 RF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.856      2.140 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|asdata " "     3.856      2.140 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|asdata" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.366      0.510 FF  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "     4.366      0.510 FF  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.547      1.547  F        clock network delay " "    21.547      1.547  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.167     -0.380           clock uncertainty " "    21.167     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.167      0.000     uTsu  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    21.167      0.000     uTsu  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.366 " "Data Arrival Time  :     4.366" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.167 " "Data Required Time :    21.167" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.801  " "Slack              :    16.801 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545428 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545428 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.097 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.097" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545436 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545436 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 17.097  " "Path #1: Setup slack is 17.097 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_up_event_trigger " "From Node    : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_up_event_trigger " "To Node      : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : speed_up_event_trigger (INVERTED) " "Launch Clock : speed_up_event_trigger (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  F        clock network delay " "    20.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000 FF  CELL  speed_up_event_trigger\|q " "    20.000      0.000 FF  CELL  speed_up_event_trigger\|q" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 545 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.545      0.545 FF    IC  speed_up_event_trigger~0\|dataa " "    20.545      0.545 FF    IC  speed_up_event_trigger~0\|dataa" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 545 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.024      0.479 FF  CELL  speed_up_event_trigger~0\|combout " "    21.024      0.479 FF  CELL  speed_up_event_trigger~0\|combout" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 545 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.841      1.817 FF    IC  speed_up_event_trigger~feeder\|datab " "    22.841      1.817 FF    IC  speed_up_event_trigger~feeder\|datab" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 545 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.290      0.449 FF  CELL  speed_up_event_trigger~feeder\|combout " "    23.290      0.449 FF  CELL  speed_up_event_trigger~feeder\|combout" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 545 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.290      0.000 FF    IC  speed_up_event_trigger\|d " "    23.290      0.000 FF    IC  speed_up_event_trigger\|d" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 545 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.509      0.219 FF  CELL  speed_up_event_trigger " "    23.509      0.219 FF  CELL  speed_up_event_trigger" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 545 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.986      0.986  R        clock network delay " "    40.986      0.986  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.606     -0.380           clock uncertainty " "    40.606     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.606      0.000     uTsu  speed_up_event_trigger " "    40.606      0.000     uTsu  speed_up_event_trigger" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 545 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.509 " "Data Arrival Time  :    23.509" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.606 " "Data Required Time :    40.606" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.097  " "Slack              :    17.097 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545443 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545443 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 35.279 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 35.279" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545451 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545451 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 35.279  " "Path #1: Setup slack is 35.279 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[5\] " "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SDO " "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SDO" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.332      1.332  R        clock network delay " "     1.332      1.332  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.332      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[5\] " "     1.332      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[5\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.332      0.000 FF  CELL  audio_control\|u3\|u0\|SD_COUNTER\[5\]\|q " "     1.332      0.000 FF  CELL  audio_control\|u3\|u0\|SD_COUNTER\[5\]\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.540      1.208 FF    IC  audio_control\|u3\|u0\|Mux0~0\|datab " "     2.540      1.208 FF    IC  audio_control\|u3\|u0\|Mux0~0\|datab" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.026      0.486 FR  CELL  audio_control\|u3\|u0\|Mux0~0\|combout " "     3.026      0.486 FR  CELL  audio_control\|u3\|u0\|Mux0~0\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.548      0.522 RR    IC  audio_control\|u3\|u0\|Mux0~9\|datac " "     3.548      0.522 RR    IC  audio_control\|u3\|u0\|Mux0~9\|datac" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.945      0.397 RF  CELL  audio_control\|u3\|u0\|Mux0~9\|combout " "     3.945      0.397 RF  CELL  audio_control\|u3\|u0\|Mux0~9\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.644      0.699 FF    IC  audio_control\|u3\|u0\|Mux0~10\|datad " "     4.644      0.699 FF    IC  audio_control\|u3\|u0\|Mux0~10\|datad" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.075      0.431 FF  CELL  audio_control\|u3\|u0\|Mux0~10\|combout " "     5.075      0.431 FF  CELL  audio_control\|u3\|u0\|Mux0~10\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.075      0.000 FF    IC  audio_control\|u3\|u0\|SDO\|d " "     5.075      0.000 FF    IC  audio_control\|u3\|u0\|SDO\|d" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.292      0.217 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SDO " "     5.292      0.217 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SDO" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.946      0.946  R        clock network delay " "    40.946      0.946  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.951      0.005           clock pessimism removed " "    40.951      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.571     -0.380           clock uncertainty " "    40.571     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.571      0.000     uTsu  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SDO " "    40.571      0.000     uTsu  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SDO" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.292 " "Data Arrival Time  :     5.292" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.571 " "Data Required Time :    40.571" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    35.279  " "Slack              :    35.279 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545458 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 37.013 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 37.013" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545462 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545462 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 37.013  " "Path #1: Setup slack is 37.013 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\] " "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\] " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.922      0.922  F        clock network delay " "    20.922      0.922  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.922      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\] " "    20.922      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.922      0.000 FF  CELL  audio_control\|u5\|SEL_Cont\[2\]\|q " "    20.922      0.000 FF  CELL  audio_control\|u5\|SEL_Cont\[2\]\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.270      0.348 FF    IC  audio_control\|u5\|Add0~0\|datac " "    21.270      0.348 FF    IC  audio_control\|u5\|Add0~0\|datac" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.710      0.440 FF  CELL  audio_control\|u5\|Add0~0\|combout " "    21.710      0.440 FF  CELL  audio_control\|u5\|Add0~0\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.724      1.014 FF    IC  audio_control\|u5\|SEL_Cont\[3\]\|asdata " "    22.724      1.014 FF    IC  audio_control\|u5\|SEL_Cont\[3\]\|asdata" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.194      0.470 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\] " "    23.194      0.470 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.000     60.000           latch edge time " "    60.000     60.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.566      0.566  F        clock network delay " "    60.566      0.566  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.587      0.021           clock pessimism removed " "    60.587      0.021           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.207     -0.380           clock uncertainty " "    60.207     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.207      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\] " "    60.207      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.194 " "Data Arrival Time  :    23.194" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    60.207 " "Data Required Time :    60.207" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    37.013  " "Slack              :    37.013 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545471 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545471 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.035 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.035" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545496 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545496 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.035  " "Path #1: Hold slack is 0.035 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[51\] " "From Node    : sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[51\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1\|holdff " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1\|holdff" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " "Launch Clock : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.270      1.270  R        clock network delay " "     1.270      1.270  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.270      0.000     uTco  sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[51\] " "     1.270      0.000     uTco  sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[51\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 321 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.270      0.000 RR  CELL  auto_signaltap_0\|acq_trigger_in_reg\[51\]\|q " "     1.270      0.000 RR  CELL  auto_signaltap_0\|acq_trigger_in_reg\[51\]\|q" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 321 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.934      0.664 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|\\trigger_modules_gen:0:trigger_match\|\\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1\|holdff\|asdata " "     1.934      0.664 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|\\trigger_modules_gen:0:trigger_match\|\\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1\|holdff\|asdata" {  } { { "sld_mbpmg.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_mbpmg.vhd" 312 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.180      0.246 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1\|holdff " "     2.180      0.246 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1\|holdff" {  } { { "sld_mbpmg.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_mbpmg.vhd" 312 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.150      2.150  R        clock network delay " "     2.150      2.150  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.145     -0.005           clock pessimism removed " "     2.145     -0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.145      0.000           clock uncertainty " "     2.145      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.145      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1\|holdff " "     2.145      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1\|holdff" {  } { { "sld_mbpmg.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_mbpmg.vhd" 312 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.180 " "Data Arrival Time  :     2.180" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.145 " "Data Required Time :     2.145" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.035  " "Slack              :     0.035 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545506 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545506 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.267 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.267" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545520 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545520 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.267  " "Path #1: Hold slack is 0.267 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[3\] " "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[3\]~DUPLICATE " "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[3\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.064      1.064  R        clock network delay " "     1.064      1.064  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.064      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[3\] " "     1.064      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[3\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.064      0.000 FF  CELL  audio_control\|u3\|mI2C_DATA\[3\]\|q " "     1.064      0.000 FF  CELL  audio_control\|u3\|mI2C_DATA\[3\]\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.258      0.194 FF    IC  audio_control\|u3\|mI2C_DATA\[3\]~DUPLICATE\|asdata " "     1.258      0.194 FF    IC  audio_control\|u3\|mI2C_DATA\[3\]~DUPLICATE\|asdata" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.504      0.246 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[3\]~DUPLICATE " "     1.504      0.246 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[3\]~DUPLICATE" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.329      1.329  R        clock network delay " "     1.329      1.329  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.237     -0.092           clock pessimism removed " "     1.237     -0.092           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.237      0.000           clock uncertainty " "     1.237      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.237      0.000      uTh  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[3\]~DUPLICATE " "     1.237      0.000      uTh  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[3\]~DUPLICATE" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.504 " "Data Arrival Time  :     1.504" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.237 " "Data Required Time :     1.237" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.267  " "Slack              :     0.267 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545527 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545527 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.276 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.276" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545573 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545573 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.276  " "Path #1: Hold slack is 0.276 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[80\] " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[80\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[79\] " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[79\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.230      2.230  R        clock network delay " "     2.230      2.230  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.230      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[80\] " "     2.230      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[80\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.230      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[80\]\|q " "     2.230      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[80\]\|q" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.702      0.472 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[79\]~feeder\|dataa " "     2.702      0.472 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[79\]~feeder\|dataa" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.081      0.379 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[79\]~feeder\|combout " "     3.081      0.379 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[79\]~feeder\|combout" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.081      0.000 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[79\]\|d " "     3.081      0.000 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[79\]\|d" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.136      0.055 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[79\] " "     3.136      0.055 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[79\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.903      2.903  R        clock network delay " "     2.903      2.903  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.860     -0.043           clock pessimism removed " "     2.860     -0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.860      0.000           clock uncertainty " "     2.860      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.860      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[79\] " "     2.860      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[79\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.136 " "Data Arrival Time  :     3.136" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.860 " "Data Required Time :     2.860" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.276  " "Slack              :     0.276 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545583 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545583 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.295 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.295" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545669 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545669 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.295  " "Path #1: Hold slack is 0.295 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : to_slow_clk_interface:interface_actual_audio_data_right\|clk_delay1 " "From Node    : to_slow_clk_interface:interface_actual_audio_data_right\|clk_delay1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : to_slow_clk_interface:interface_actual_audio_data_right\|clk_delay2 " "To Node      : to_slow_clk_interface:interface_actual_audio_data_right\|clk_delay2" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 (INVERTED) " "Latch Clock  : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.352      3.352  F        clock network delay " "    13.352      3.352  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.352      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_right\|clk_delay1 " "    13.352      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_right\|clk_delay1" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.352      0.000 RR  CELL  interface_actual_audio_data_right\|clk_delay1\|q " "    13.352      0.000 RR  CELL  interface_actual_audio_data_right\|clk_delay1\|q" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.638      0.286 RR    IC  interface_actual_audio_data_right\|clk_delay2\|asdata " "    13.638      0.286 RR    IC  interface_actual_audio_data_right\|clk_delay2\|asdata" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.878      0.240 RR  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|clk_delay2 " "    13.878      0.240 RR  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|clk_delay2" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.950      3.950  F        clock network delay " "    13.950      3.950  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.583     -0.367           clock pessimism removed " "    13.583     -0.367           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.583      0.000           clock uncertainty " "    13.583      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.583      0.000      uTh  to_slow_clk_interface:interface_actual_audio_data_right\|clk_delay2 " "    13.583      0.000      uTh  to_slow_clk_interface:interface_actual_audio_data_right\|clk_delay2" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.878 " "Data Arrival Time  :    13.878" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.583 " "Data Required Time :    13.583" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.295  " "Slack              :     0.295 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545676 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545676 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.367 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.367" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545681 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545681 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.367  " "Path #1: Hold slack is 0.367 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE " "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.564      0.564  F        clock network delay " "    20.564      0.564  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.564      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE " "    20.564      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.564      0.000 FF  CELL  audio_control\|u5\|SEL_Cont\[0\]~DUPLICATE\|q " "    20.564      0.000 FF  CELL  audio_control\|u5\|SEL_Cont\[0\]~DUPLICATE\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.799      0.235 FF    IC  audio_control\|u5\|SEL_Cont\[0\]~0\|dataf " "    20.799      0.235 FF    IC  audio_control\|u5\|SEL_Cont\[0\]~0\|dataf" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.854      0.055 FR  CELL  audio_control\|u5\|SEL_Cont\[0\]~0\|combout " "    20.854      0.055 FR  CELL  audio_control\|u5\|SEL_Cont\[0\]~0\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.022      0.168 RR    IC  audio_control\|u5\|SEL_Cont\[0\]\|asdata " "    21.022      0.168 RR    IC  audio_control\|u5\|SEL_Cont\[0\]\|asdata" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.268      0.246 RR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "    21.268      0.246 RR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.922      0.922  F        clock network delay " "    20.922      0.922  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.901     -0.021           clock pessimism removed " "    20.901     -0.021           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.901      0.000           clock uncertainty " "    20.901      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.901      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "    20.901      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    21.268 " "Data Arrival Time  :    21.268" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.901 " "Data Required Time :    20.901" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.367  " "Slack              :     0.367 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545688 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545688 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.537 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.537" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545744 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545744 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.537  " "Path #1: Hold slack is 0.537 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[3\] " "From Node    : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[3\] " "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.980      0.980  R        clock network delay " "     0.980      0.980  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.980      0.000     uTco  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[3\] " "     0.980      0.000     uTco  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[3\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.980      0.000 FF  CELL  audio_control\|u4\|LRCK_1X_DIV\[3\]\|q " "     0.980      0.000 FF  CELL  audio_control\|u4\|LRCK_1X_DIV\[3\]\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.200      0.220 FF    IC  audio_control\|u4\|Add1~29\|datac " "     1.200      0.220 FF    IC  audio_control\|u4\|Add1~29\|datac" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.404      0.204 FR  CELL  audio_control\|u4\|Add1~29\|sumout " "     1.404      0.204 FR  CELL  audio_control\|u4\|Add1~29\|sumout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.581      0.177 RR    IC  audio_control\|u4\|LRCK_1X_DIV\[3\]~feeder\|dataf " "     1.581      0.177 RR    IC  audio_control\|u4\|LRCK_1X_DIV\[3\]~feeder\|dataf" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.630      0.049 RR  CELL  audio_control\|u4\|LRCK_1X_DIV\[3\]~feeder\|combout " "     1.630      0.049 RR  CELL  audio_control\|u4\|LRCK_1X_DIV\[3\]~feeder\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.630      0.000 RR    IC  audio_control\|u4\|LRCK_1X_DIV\[3\]\|d " "     1.630      0.000 RR    IC  audio_control\|u4\|LRCK_1X_DIV\[3\]\|d" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.687      0.057 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[3\] " "     1.687      0.057 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[3\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.227      1.227  R        clock network delay " "     1.227      1.227  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.150     -0.077           clock pessimism removed " "     1.150     -0.077           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.150      0.000           clock uncertainty " "     1.150      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.150      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[3\] " "     1.150      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[3\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.687 " "Data Arrival Time  :     1.687" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.150 " "Data Required Time :     1.150" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.537  " "Slack              :     0.537 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545753 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545753 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.542 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.542" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545758 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545758 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.542  " "Path #1: Hold slack is 0.542 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_down_event_trigger " "From Node    : speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_down_event_trigger " "To Node      : speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : speed_down_event_trigger " "Launch Clock : speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  speed_down_event_trigger\|q " "     0.000      0.000 RR  CELL  speed_down_event_trigger\|q" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 546 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.231      0.231 RR    IC  speed_down_event_trigger~0\|dataf " "     0.231      0.231 RR    IC  speed_down_event_trigger~0\|dataf" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 546 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.282      0.051 RR  CELL  speed_down_event_trigger~0\|combout " "     0.282      0.051 RR  CELL  speed_down_event_trigger~0\|combout" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 546 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.494      1.212 RR    IC  speed_down_event_trigger~feeder\|datab " "     1.494      1.212 RR    IC  speed_down_event_trigger~feeder\|datab" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 546 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.876      0.382 RR  CELL  speed_down_event_trigger~feeder\|combout " "     1.876      0.382 RR  CELL  speed_down_event_trigger~feeder\|combout" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 546 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.876      0.000 RR    IC  speed_down_event_trigger\|d " "     1.876      0.000 RR    IC  speed_down_event_trigger\|d" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 546 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.933      0.057 RR  CELL  speed_down_event_trigger " "     1.933      0.057 RR  CELL  speed_down_event_trigger" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 546 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.011      1.011  R        clock network delay " "     1.011      1.011  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.391      0.380           clock uncertainty " "     1.391      0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.391      0.000      uTh  speed_down_event_trigger " "     1.391      0.000      uTh  speed_down_event_trigger" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 546 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.933 " "Data Arrival Time  :     1.933" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.391 " "Data Required Time :     1.391" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.542  " "Slack              :     0.542 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545766 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545766 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.747 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.747" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545770 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545770 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.747  " "Path #1: Hold slack is 0.747 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] (INVERTED) " "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED) " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  F        clock network delay " "    20.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q " "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.217      1.217 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|datac " "    21.217      1.217 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|datac" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.483      0.266 FR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout " "    21.483      0.266 FR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.902      1.419 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|asdata " "    22.902      1.419 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|asdata" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.205      0.303 RR  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    23.205      0.303 RR  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.078      2.078  F        clock network delay " "    22.078      2.078  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.458      0.380           clock uncertainty " "    22.458      0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.458      0.000      uTh  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    22.458      0.000      uTh  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.205 " "Data Arrival Time  :    23.205" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.458 " "Data Required Time :    22.458" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.747  " "Slack              :     0.747 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545776 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545776 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.944 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.944" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545780 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545780 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 1.944  " "Path #1: Hold slack is 1.944 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : scope_sampling_clock_count\[0\] " "From Node    : scope_sampling_clock_count\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : regd_actual_7seg_output\[0\] " "To Node      : regd_actual_7seg_output\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.296      3.296  R        clock network delay " "     3.296      3.296  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.296      0.000     uTco  scope_sampling_clock_count\[0\] " "     3.296      0.000     uTco  scope_sampling_clock_count\[0\]" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 595 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.296      0.000 FF  CELL  scope_sampling_clock_count\[0\]\|q " "     3.296      0.000 FF  CELL  scope_sampling_clock_count\[0\]\|q" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 595 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.497      0.201 FF    IC  regd_actual_7seg_output\[0\]~feeder\|dataf " "     3.497      0.201 FF    IC  regd_actual_7seg_output\[0\]~feeder\|dataf" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 634 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.542      0.045 FF  CELL  regd_actual_7seg_output\[0\]~feeder\|combout " "     3.542      0.045 FF  CELL  regd_actual_7seg_output\[0\]~feeder\|combout" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 634 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.542      0.000 FF    IC  regd_actual_7seg_output\[0\]\|d " "     3.542      0.000 FF    IC  regd_actual_7seg_output\[0\]\|d" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 634 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.599      0.057 FF  CELL  regd_actual_7seg_output\[0\] " "     3.599      0.057 FF  CELL  regd_actual_7seg_output\[0\]" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 634 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.305      1.305  R        clock network delay " "     1.305      1.305  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.655      0.350           clock uncertainty " "     1.655      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.655      0.000      uTh  regd_actual_7seg_output\[0\] " "     1.655      0.000      uTh  regd_actual_7seg_output\[0\]" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 634 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.599 " "Data Arrival Time  :     3.599" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.655 " "Data Required Time :     1.655" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.944  " "Slack              :     1.944 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545787 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545787 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.036 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.036" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545792 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545792 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 2.036  " "Path #1: Hold slack is 2.036 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[2\] " "From Node    : to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[2\] " "To Node      : to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.308      3.308  R        clock network delay " "     3.308      3.308  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.308      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[2\] " "     3.308      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[2\]" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.308      0.000 FF  CELL  interface_actual_audio_data_left\|raw_outdata\[2\]\|q " "     3.308      0.000 FF  CELL  interface_actual_audio_data_left\|raw_outdata\[2\]\|q" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.597      0.289 FF    IC  interface_actual_audio_data_left\|outdata\[2\]~feeder\|dataf " "     3.597      0.289 FF    IC  interface_actual_audio_data_left\|outdata\[2\]~feeder\|dataf" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.642      0.045 FF  CELL  interface_actual_audio_data_left\|outdata\[2\]~feeder\|combout " "     3.642      0.045 FF  CELL  interface_actual_audio_data_left\|outdata\[2\]~feeder\|combout" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.642      0.000 FF    IC  interface_actual_audio_data_left\|outdata\[2\]\|d " "     3.642      0.000 FF    IC  interface_actual_audio_data_left\|outdata\[2\]\|d" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.699      0.057 FF  CELL  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[2\] " "     3.699      0.057 FF  CELL  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[2\]" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.313      1.313  R        clock network delay " "     1.313      1.313  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.663      0.350           clock uncertainty " "     1.663      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.663      0.000      uTh  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[2\] " "     1.663      0.000      uTh  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[2\]" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.699 " "Data Arrival Time  :     3.699" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.663 " "Data Required Time :     1.663" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.036  " "Slack              :     2.036 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545800 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545800 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.733 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.733" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_down_event_trigger\}\] " "-to_clock \[get_clocks \{speed_down_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545805 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545805 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.733  " "Path #1: Recovery slack is 4.733 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_down_event_trigger " "Latch Clock  : speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           launch edge time " "    30.000     30.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.006      4.006  F        clock network delay " "    34.006      4.006  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.006      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "    34.006      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.006      0.000 FF  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q " "    34.006      0.000 FF  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.861      0.855 FF    IC  make_speedown_pulse\|actual_async_sig_reset\|dataf " "    34.861      0.855 FF    IC  make_speedown_pulse\|actual_async_sig_reset\|dataf" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.935      0.074 FF  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout " "    34.935      0.074 FF  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.131      0.196 FF    IC  make_speedown_pulse\|async_trap\|clrn " "    35.131      0.196 FF    IC  make_speedown_pulse\|async_trap\|clrn" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.607      0.476 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    35.607      0.476 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.690      0.690  R        clock network delay " "    40.690      0.690  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.340     -0.350           clock uncertainty " "    40.340     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.340      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    40.340      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    35.607 " "Data Arrival Time  :    35.607" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.340 " "Data Required Time :    40.340" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.733  " "Slack              :     4.733 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545812 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545812 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.184 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.184" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_up_event_trigger\}\] " "-to_clock \[get_clocks \{speed_up_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545817 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545817 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 5.184  " "Path #1: Recovery slack is 5.184 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_up_event_trigger " "Latch Clock  : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           launch edge time " "    30.000     30.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.010      4.010  F        clock network delay " "    34.010      4.010  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.010      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "    34.010      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.010      0.000 RR  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q " "    34.010      0.000 RR  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.267      0.257 RR    IC  make_speedup_pulse\|actual_async_sig_reset\|dataf " "    34.267      0.257 RR    IC  make_speedup_pulse\|actual_async_sig_reset\|dataf" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.344      0.077 RR  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout " "    34.344      0.077 RR  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.653      0.309 RR    IC  make_speedup_pulse\|async_trap\|clrn " "    34.653      0.309 RR    IC  make_speedup_pulse\|async_trap\|clrn" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.146      0.493 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    35.146      0.493 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.680      0.680  R        clock network delay " "    40.680      0.680  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.330     -0.350           clock uncertainty " "    40.330     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.330      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    40.330      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    35.146 " "Data Arrival Time  :    35.146" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.330 " "Data Required Time :    40.330" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.184  " "Slack              :     5.184 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545827 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545827 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.272 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.272" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545834 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545834 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 8.272  " "Path #1: Recovery slack is 8.272 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|sync_srl16_inferred\[1\] " "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|sync_srl16_inferred\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_reg_control:speed_reg_control_inst\|speed_control_const\[15\] " "To Node      : speed_reg_control:speed_reg_control_inst\|speed_control_const\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 " "Latch Clock  : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.953      3.953  F        clock network delay " "    13.953      3.953  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.953      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|sync_srl16_inferred\[1\] " "    13.953      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|sync_srl16_inferred\[1\]" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.953      0.000 RR  CELL  speed_reg_control_inst\|make_song_restart_signal\|sync_srl16_inferred\[1\]\|q " "    13.953      0.000 RR  CELL  speed_reg_control_inst\|make_song_restart_signal\|sync_srl16_inferred\[1\]\|q" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.586      0.633 RR    IC  speed_reg_control_inst\|speed_control_const\[15\]\|clrn " "    14.586      0.633 RR    IC  speed_reg_control_inst\|speed_control_const\[15\]\|clrn" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.079      0.493 RF  CELL  speed_reg_control:speed_reg_control_inst\|speed_control_const\[15\] " "    15.079      0.493 RF  CELL  speed_reg_control:speed_reg_control_inst\|speed_control_const\[15\]" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.295      3.295  R        clock network delay " "    23.295      3.295  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.661      0.366           clock pessimism removed " "    23.661      0.366           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.351     -0.310           clock uncertainty " "    23.351     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.351      0.000     uTsu  speed_reg_control:speed_reg_control_inst\|speed_control_const\[15\] " "    23.351      0.000     uTsu  speed_reg_control:speed_reg_control_inst\|speed_control_const\[15\]" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.079 " "Data Arrival Time  :    15.079" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.351 " "Data Required Time :    23.351" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.272  " "Slack              :     8.272 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545840 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545840 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.481 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.481" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545844 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545844 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 13.481  " "Path #1: Recovery slack is 13.481 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\] " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.837      3.837  R        clock network delay " "     3.837      3.837  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.837      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "     3.837      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.837      0.000 FF  CELL  audio_control\|r0\|oRESET\|q " "     3.837      0.000 FF  CELL  audio_control\|r0\|oRESET\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.255      2.418 FF    IC  audio_control\|u5\|SEL_Cont\[1\]\|clrn " "     6.255      2.418 FF    IC  audio_control\|u5\|SEL_Cont\[1\]\|clrn" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.732      0.477 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\] " "     6.732      0.477 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.563      0.563  F        clock network delay " "    20.563      0.563  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.213     -0.350           clock uncertainty " "    20.213     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.213      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\] " "    20.213      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.732 " "Data Arrival Time  :     6.732" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.213 " "Data Required Time :    20.213" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.481  " "Slack              :    13.481 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545851 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545851 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.968 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.968" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\] " "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545855 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545855 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 13.968  " "Path #1: Recovery slack is 13.968 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : doublesync:key2_doublsync\|reg2 " "Latch Clock  : doublesync:key2_doublsync\|reg2" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.781      3.781  R        clock network delay " "    23.781      3.781  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.781      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "    23.781      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.781      0.000 FF  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q " "    23.781      0.000 FF  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.976      2.195 FF    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn " "    25.976      2.195 FF    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.444      0.468 FR  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "    26.444      0.468 FR  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.762      0.762  R        clock network delay " "    40.762      0.762  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.412     -0.350           clock uncertainty " "    40.412     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.412      0.000     uTsu  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "    40.412      0.000     uTsu  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    26.444 " "Data Arrival Time  :    26.444" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.412 " "Data Required Time :    40.412" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.968  " "Slack              :    13.968 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545863 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545863 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.749 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.749" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545867 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545867 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.749  " "Path #1: Recovery slack is 14.749 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.837      3.837  R        clock network delay " "    23.837      3.837  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.837      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "    23.837      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.837      0.000 FF  CELL  audio_control\|r0\|oRESET\|q " "    23.837      0.000 FF  CELL  audio_control\|r0\|oRESET\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.266      2.429 FF    IC  audio_control\|u4\|LRCK_1X\|clrn " "    26.266      2.429 FF    IC  audio_control\|u4\|LRCK_1X\|clrn" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.743      0.477 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    26.743      0.477 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.842      1.842  R        clock network delay " "    41.842      1.842  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.492     -0.350           clock uncertainty " "    41.492     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.492      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    41.492      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    26.743 " "Data Arrival Time  :    26.743" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    41.492 " "Data Required Time :    41.492" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.749  " "Slack              :    14.749 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545874 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545874 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.914 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.914" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545915 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545915 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.914  " "Path #1: Recovery slack is 14.914 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.308      2.308  R        clock network delay " "     2.308      2.308  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.308      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "     2.308      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\]" {  } { { "sld_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd" 1371 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.308      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[8\]\|q " "     2.308      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[8\]\|q" {  } { { "sld_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd" 1371 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.987      0.679 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|clrn " "     2.987      0.679 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|clrn" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.467      0.480 RF  CELL  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     3.467      0.480 RF  CELL  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.648      1.982  F        clock network delay " "    18.648      1.982  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.691      0.043           clock pessimism removed " "    18.691      0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.381     -0.310           clock uncertainty " "    18.381     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.381      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    18.381      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.467 " "Data Arrival Time  :     3.467" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.381 " "Data Required Time :    18.381" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.914  " "Slack              :    14.914 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545923 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545923 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.721 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.721" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545974 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545974 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.721  " "Path #1: Removal slack is 0.721 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|dffs\[206\] " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|dffs\[206\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.218      2.218  R        clock network delay " "     2.218      2.218  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.218      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "     2.218      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 852 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.218      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\|q " "     2.218      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\|q" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 852 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.186      0.968 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[206\]\|clrn " "     3.186      0.968 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[206\]\|clrn" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.617      0.431 RF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|dffs\[206\] " "     3.617      0.431 RF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|dffs\[206\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.939      2.939  R        clock network delay " "     2.939      2.939  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.896     -0.043           clock pessimism removed " "     2.896     -0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.896      0.000           clock uncertainty " "     2.896      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.896      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|dffs\[206\] " "     2.896      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|dffs\[206\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.617 " "Data Arrival Time  :     3.617" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.896 " "Data Required Time :     2.896" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.721  " "Slack              :     0.721 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545981 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545981 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.557 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.557" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545984 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545984 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 2.557  " "Path #1: Removal slack is 2.557 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|BCK_DIV\[1\] " "To Node      : audio_controller:audio_control\|audio_clock:u4\|BCK_DIV\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.381      3.381  R        clock network delay " "     3.381      3.381  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.381      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "     3.381      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.381      0.000 FF  CELL  audio_control\|r0\|oRESET\|q " "     3.381      0.000 FF  CELL  audio_control\|r0\|oRESET\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.871      0.490 FF    IC  audio_control\|u4\|BCK_DIV\[1\]\|clrn " "     3.871      0.490 FF    IC  audio_control\|u4\|BCK_DIV\[1\]\|clrn" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.291      0.420 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|BCK_DIV\[1\] " "     4.291      0.420 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|BCK_DIV\[1\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.384      1.384  R        clock network delay " "     1.384      1.384  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.734      0.350           clock uncertainty " "     1.734      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.734      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|BCK_DIV\[1\] " "     1.734      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|BCK_DIV\[1\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.291 " "Data Arrival Time  :     4.291" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.734 " "Data Required Time :     1.734" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.557  " "Slack              :     2.557 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545990 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545990 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 4.084 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 4.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\] " "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545994 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125545994 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 4.084  " "Path #1: Removal slack is 4.084 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : doublesync:key2_doublsync\|reg2 " "Latch Clock  : doublesync:key2_doublsync\|reg2" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.327      3.327  R        clock network delay " "     3.327      3.327  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.327      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "     3.327      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.327      0.000 RR  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q " "     3.327      0.000 RR  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.976      1.649 RR    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn " "     4.976      1.649 RR    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.407      0.431 RF  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "     5.407      0.431 RF  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.973      0.973  R        clock network delay " "     0.973      0.973  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.323      0.350           clock uncertainty " "     1.323      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.323      0.000      uTh  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "     1.323      0.000      uTh  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.407 " "Data Arrival Time  :     5.407" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.323 " "Data Required Time :     1.323" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.084  " "Slack              :     4.084 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546000 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546000 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 4.306 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 4.306" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546004 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546004 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 4.306  " "Path #1: Removal slack is 4.306 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\] " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.381      3.381  R        clock network delay " "    23.381      3.381  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.381      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "    23.381      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.381      0.000 RR  CELL  audio_control\|r0\|oRESET\|q " "    23.381      0.000 RR  CELL  audio_control\|r0\|oRESET\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.117      1.736 RR    IC  audio_control\|u5\|SEL_Cont\[3\]\|clrn " "    25.117      1.736 RR    IC  audio_control\|u5\|SEL_Cont\[3\]\|clrn" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.580      0.463 RR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\] " "    25.580      0.463 RR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.924      0.924  F        clock network delay " "    20.924      0.924  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.274      0.350           clock uncertainty " "    21.274      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.274      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\] " "    21.274      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    25.580 " "Data Arrival Time  :    25.580" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.274 " "Data Required Time :    21.274" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.306  " "Slack              :     4.306 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546013 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546013 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 10.317 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 10.317" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546019 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546019 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 10.317  " "Path #1: Removal slack is 10.317 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|sync1 " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|sync1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 " "Latch Clock  : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.392      3.392  F        clock network delay " "    13.392      3.392  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.392      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "    13.392      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.392      0.000 FF  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q " "    13.392      0.000 FF  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.584      0.192 FF    IC  make_speedown_pulse\|sync1\|clrn " "    13.584      0.192 FF    IC  make_speedown_pulse\|sync1\|clrn" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.008      0.424 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|sync1 " "    14.008      0.424 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|sync1" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.806      3.806  R        clock network delay " "     3.806      3.806  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.421     -0.385           clock pessimism removed " "     3.421     -0.385           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.691      0.270           clock uncertainty " "     3.691      0.270           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.691      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|sync1 " "     3.691      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|sync1" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.008 " "Data Arrival Time  :    14.008" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.691 " "Data Required Time :     3.691" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.317  " "Slack              :    10.317 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546025 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546025 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.045 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.045" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_up_event_trigger\}\] " "-to_clock \[get_clocks \{speed_up_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546029 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546029 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 13.045  " "Path #1: Removal slack is 13.045 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_up_event_trigger " "Latch Clock  : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.397      3.397  F        clock network delay " "    13.397      3.397  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.397      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "    13.397      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.397      0.000 FF  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q " "    13.397      0.000 FF  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.591      0.194 FF    IC  make_speedup_pulse\|actual_async_sig_reset\|dataf " "    13.591      0.194 FF    IC  make_speedup_pulse\|actual_async_sig_reset\|dataf" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.638      0.047 FF  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout " "    13.638      0.047 FF  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.864      0.226 FF    IC  make_speedup_pulse\|async_trap\|clrn " "    13.864      0.226 FF    IC  make_speedup_pulse\|async_trap\|clrn" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.276      0.412 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    14.276      0.412 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.881      0.881  R        clock network delay " "     0.881      0.881  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.231      0.350           clock uncertainty " "     1.231      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.231      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "     1.231      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.276 " "Data Arrival Time  :    14.276" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.231 " "Data Required Time :     1.231" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.045  " "Slack              :    13.045 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546038 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546038 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.514 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.514" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_down_event_trigger\}\] " "-to_clock \[get_clocks \{speed_down_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546043 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546043 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 13.514  " "Path #1: Removal slack is 13.514 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_down_event_trigger " "Latch Clock  : speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.392      3.392  F        clock network delay " "    13.392      3.392  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.392      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "    13.392      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.392      0.000 RR  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q " "    13.392      0.000 RR  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.025      0.633 RR    IC  make_speedown_pulse\|actual_async_sig_reset\|dataf " "    14.025      0.633 RR    IC  make_speedown_pulse\|actual_async_sig_reset\|dataf" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.077      0.052 RR  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout " "    14.077      0.052 RR  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.330      0.253 RR    IC  make_speedown_pulse\|async_trap\|clrn " "    14.330      0.253 RR    IC  make_speedown_pulse\|async_trap\|clrn" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.756      0.426 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    14.756      0.426 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.892      0.892  R        clock network delay " "     0.892      0.892  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.242      0.350           clock uncertainty " "     1.242      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.242      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "     1.242      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.756 " "Data Arrival Time  :    14.756" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.242 " "Data Required Time :     1.242" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.514  " "Slack              :    13.514 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546053 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546053 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.463 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.463" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLOCK_50\}\] " "Targets: \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546060 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546060 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546060 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546060 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 8.463  " "Path #1: slack is 8.463 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node             : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLOCK_50 " "Clock            : CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLOCK_50 " "    10.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  CLOCK_50~input\|i " "    10.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.991      0.991 FF  CELL  CLOCK_50~input\|o " "    10.991      0.991 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.077      5.086 FF    IC  audio_control\|u3\|mI2C_CTRL_CLK\|clk " "    16.077      5.086 FF    IC  audio_control\|u3\|mI2C_CTRL_CLK\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.690      0.613 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "    16.690      0.613 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           CLOCK_50 " "    20.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  CLOCK_50~input\|i " "    20.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.661      0.661 RR  CELL  CLOCK_50~input\|o " "    20.661      0.661 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.663      4.002 RR    IC  audio_control\|u3\|mI2C_CTRL_CLK\|clk " "    24.663      4.002 RR    IC  audio_control\|u3\|mI2C_CTRL_CLK\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.031      0.368 RR  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "    25.031      0.368 RR  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.710      0.679           clock pessimism removed " "    25.710      0.679           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.020 " "Actual Width     :     9.020" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     8.463 " "Slack            :     8.463" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546071 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546071 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546071 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 15.160 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 15.160" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{altera_reserved_tck\}\] " "Targets: \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546075 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546075 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546075 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546075 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 15.160  " "Path #1: slack is 15.160 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a160~CLOCK1_ENABLE1_0 " "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a160~CLOCK1_ENABLE1_0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : altera_reserved_tck " "Clock            : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.666     16.666           launch edge time " "    16.666     16.666           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.666      0.000           source latency " "    16.666      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.666      0.000           altera_reserved_tck " "    16.666      0.000           altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.666      0.000 FF    IC  altera_reserved_tck~input\|i " "    16.666      0.000 FF    IC  altera_reserved_tck~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.666      1.000 FF  CELL  altera_reserved_tck~input\|o " "    17.666      1.000 FF  CELL  altera_reserved_tck~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.666      0.000 FF    IC  altera_internal_jtag\|tck " "    17.666      0.000 FF    IC  altera_internal_jtag\|tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.060      0.394 FF  CELL  altera_internal_jtag\|tckutap " "    18.060      0.394 FF  CELL  altera_internal_jtag\|tckutap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.582      1.522 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a160\|clk1 " "    19.582      1.522 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a160\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.762      0.180 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a160~CLOCK1_ENABLE1_0 " "    19.762      0.180 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a160~CLOCK1_ENABLE1_0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    33.333     33.333           launch edge time " "    33.333     33.333           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    33.333      0.000           source latency " "    33.333      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    33.333      0.000           altera_reserved_tck " "    33.333      0.000           altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    33.333      0.000 RR    IC  altera_reserved_tck~input\|i " "    33.333      0.000 RR    IC  altera_reserved_tck~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    34.003      0.670 RR  CELL  altera_reserved_tck~input\|o " "    34.003      0.670 RR  CELL  altera_reserved_tck~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    34.003      0.000 RR    IC  altera_internal_jtag\|tck " "    34.003      0.000 RR    IC  altera_internal_jtag\|tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    34.358      0.355 RR  CELL  altera_internal_jtag\|tckutap " "    34.358      0.355 RR  CELL  altera_internal_jtag\|tckutap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    35.523      1.165 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a160\|clk1 " "    35.523      1.165 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a160\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    35.663      0.140 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a160~CLOCK1_ENABLE1_0 " "    35.663      0.140 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a160~CLOCK1_ENABLE1_0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    35.874      0.211           clock pessimism removed " "    35.874      0.211           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.952 " "Required Width   :     0.952" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    16.112 " "Actual Width     :    16.112" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    15.160 " "Slack            :    15.160" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546085 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 18.672 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 18.672" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_s...\] " "Targets: \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_s...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546092 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546092 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546092 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546092 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 18.672  " "Path #1: slack is 18.672 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546100 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a80~porta_datain_reg19 " "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a80~porta_datain_reg19" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546100 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " "Clock            : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546100 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546100 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546100 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546100 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546100 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546100 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546100 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546100 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546100 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " "    20.000      0.000           Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546100 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  Generate_LCD_scope_Clk\|outclk\|q " "    20.000      0.000 FF  CELL  Generate_LCD_scope_Clk\|outclk\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546100 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.628      1.628 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a80\|clk0 " "    21.628      1.628 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a80\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546100 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.188      0.560 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a80~porta_datain_reg19 " "    22.188      0.560 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a80~porta_datain_reg19" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546100 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546100 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546100 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546100 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546100 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546100 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546100 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546100 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " "    40.000      0.000           Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546100 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000 RR  CELL  Generate_LCD_scope_Clk\|outclk\|q " "    40.000      0.000 RR  CELL  Generate_LCD_scope_Clk\|outclk\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546100 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.123      1.123 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a80\|clk0 " "    41.123      1.123 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a80\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546100 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.558      0.435 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a80~porta_datain_reg19 " "    41.558      0.435 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a80~porta_datain_reg19" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546100 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.812      0.254           clock pessimism removed " "    41.812      0.254           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546100 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546100 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.952 " "Required Width   :     0.952" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546100 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.624 " "Actual Width     :    19.624" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546100 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    18.672 " "Slack            :    18.672" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546100 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546100 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546100 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546100 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.044 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.044" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_d...\] " "Targets: \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_d...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546102 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546102 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546102 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546102 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.044  " "Path #1: slack is 19.044 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546109 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "Node             : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546109 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Clock            : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546109 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546109 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546109 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546109 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546109 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546109 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546109 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546109 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546109 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    20.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546109 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q " "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546109 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.103      2.103 FF    IC  audio_control\|u4\|oAUD_BCK\|clk " "    22.103      2.103 FF    IC  audio_control\|u4\|oAUD_BCK\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546109 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.743      0.640 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "    22.743      0.640 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546109 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546109 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546109 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546109 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546109 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546109 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546109 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546109 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    40.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546109 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q " "    40.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546109 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.589      1.589 RR    IC  audio_control\|u4\|oAUD_BCK\|clk " "    41.589      1.589 RR    IC  audio_control\|u4\|oAUD_BCK\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546109 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.975      0.386 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "    41.975      0.386 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546109 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    42.344      0.369           clock pessimism removed " "    42.344      0.369           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546109 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546109 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546109 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.601 " "Actual Width     :    19.601" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546109 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.044 " "Slack            :    19.044" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546109 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546109 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546109 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546109 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.237 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.237" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|L...\] " "Targets: \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|L...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546111 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546111 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546111 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546111 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.237  " "Path #1: slack is 19.237 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[0\] " "Node             : to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED) " "Clock            : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "     0.000      0.000           audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  audio_control\|u4\|LRCK_1X\|q " "     0.000      0.000 RR  CELL  audio_control\|u4\|LRCK_1X\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.345      0.345 RR    IC  interface_actual_audio_data_right\|outdata\[0\]\|clk " "     0.345      0.345 RR    IC  interface_actual_audio_data_right\|outdata\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.053      0.708 RF  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[0\] " "     1.053      0.708 RF  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    20.000      0.000           audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  audio_control\|u4\|LRCK_1X\|q " "    20.000      0.000 FF  CELL  audio_control\|u4\|LRCK_1X\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.188      0.188 FF    IC  interface_actual_audio_data_right\|outdata\[0\]\|clk " "    20.188      0.188 FF    IC  interface_actual_audio_data_right\|outdata\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.498      0.310 FR  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[0\] " "    20.498      0.310 FR  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.847      0.349           clock pessimism removed " "    20.847      0.349           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.794 " "Actual Width     :    19.794" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.237 " "Slack            :    19.237" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546119 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546119 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.342 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.342" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3...\] " "Targets: \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546120 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546120 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546120 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546120 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.342  " "Path #1: slack is 19.342 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546129 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[15\] " "Node             : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[15\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546129 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Clock            : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546129 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546129 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546129 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546129 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546129 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546129 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546129 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546129 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546129 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "    20.000      0.000           audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546129 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  audio_control\|u3\|mI2C_CTRL_CLK\|q " "    20.000      0.000 FF  CELL  audio_control\|u3\|mI2C_CTRL_CLK\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546129 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.811      0.811 FF    IC  audio_control\|u3\|mI2C_DATA\[15\]\|clk " "    20.811      0.811 FF    IC  audio_control\|u3\|mI2C_DATA\[15\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546129 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.429      0.618 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[15\] " "    21.429      0.618 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[15\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546129 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546129 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546129 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546129 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546129 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546129 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546129 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546129 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "    40.000      0.000           audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546129 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000 RR  CELL  audio_control\|u3\|mI2C_CTRL_CLK\|q " "    40.000      0.000 RR  CELL  audio_control\|u3\|mI2C_CTRL_CLK\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546129 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.702      0.702 RR    IC  audio_control\|u3\|mI2C_DATA\[15\]\|clk " "    40.702      0.702 RR    IC  audio_control\|u3\|mI2C_DATA\[15\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546129 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.074      0.372 RR  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[15\] " "    41.074      0.372 RR  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[15\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546129 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.328      0.254           clock pessimism removed " "    41.328      0.254           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546129 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546129 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546129 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.899 " "Actual Width     :    19.899" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546129 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.342 " "Slack            :    19.342" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546129 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546129 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546129 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546129 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.373 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.373" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_d...\] " "Targets: \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_d...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546136 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546136 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546136 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546136 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.373  " "Path #1: slack is 19.373 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546145 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Node             : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546145 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED) " "Clock            : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546145 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546145 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546145 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546145 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546145 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546145 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546145 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546145 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546145 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "    20.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546145 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_reg_top\|outdata\[0\]\|q " "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_reg_top\|outdata\[0\]\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546145 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.438      1.438 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|clk " "    21.438      1.438 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546145 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.078      0.640 FR  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    22.078      0.640 FR  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546145 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546145 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546145 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546145 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546145 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546145 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546145 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546145 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "    40.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546145 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_reg_top\|outdata\[0\]\|q " "    40.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_reg_top\|outdata\[0\]\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546145 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.152      1.152 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|clk " "    41.152      1.152 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546145 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.517      0.365 RF  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    41.517      0.365 RF  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546145 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    42.008      0.491           clock pessimism removed " "    42.008      0.491           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546145 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546145 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546145 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.930 " "Actual Width     :    19.930" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546145 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.373 " "Slack            :    19.373" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546145 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546145 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546145 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546145 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.393 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.393" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|o...\] " "Targets: \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|o...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546148 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546148 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546148 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546148 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.393  " "Path #1: slack is 19.393 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546155 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE " "Node             : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546155 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Clock            : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546155 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546155 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546155 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546155 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546155 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546155 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546155 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546155 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546155 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "     0.000      0.000           audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546155 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  audio_control\|u4\|oAUD_BCK\|q " "     0.000      0.000 RR  CELL  audio_control\|u4\|oAUD_BCK\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546155 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.333      0.333 RR    IC  audio_control\|u5\|SEL_Cont\[0\]~DUPLICATE\|clk " "     0.333      0.333 RR    IC  audio_control\|u5\|SEL_Cont\[0\]~DUPLICATE\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546155 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.972      0.639 RF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE " "     0.972      0.639 RF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546155 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546155 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546155 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546155 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546155 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546155 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546155 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546155 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "    20.000      0.000           audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546155 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  audio_control\|u4\|oAUD_BCK\|q " "    20.000      0.000 FF  CELL  audio_control\|u4\|oAUD_BCK\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546155 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.207      0.207 FF    IC  audio_control\|u5\|SEL_Cont\[0\]~DUPLICATE\|clk " "    20.207      0.207 FF    IC  audio_control\|u5\|SEL_Cont\[0\]~DUPLICATE\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546155 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.564      0.357 FR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE " "    20.564      0.357 FR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546155 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.922      0.358           clock pessimism removed " "    20.922      0.358           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546155 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546155 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546155 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.950 " "Actual Width     :    19.950" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546155 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.393 " "Slack            :    19.393" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546155 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546155 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546155 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546155 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.395 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.395" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|ou...\] " "Targets: \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|ou...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546158 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546158 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.395  " "Path #1: slack is 19.395 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546167 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : regd_actual_7seg_output\[0\] " "Node             : regd_actual_7seg_output\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546167 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " "Clock            : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546167 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546167 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546167 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546167 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546167 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546167 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546167 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546167 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546167 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " "    20.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546167 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  Gen_2Hz_clk\|outclk\|q " "    20.000      0.000 FF  CELL  Gen_2Hz_clk\|outclk\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546167 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.708      0.708 FF    IC  regd_actual_7seg_output\[0\]\|clk " "    20.708      0.708 FF    IC  regd_actual_7seg_output\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546167 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.353      0.645 FF  CELL  regd_actual_7seg_output\[0\] " "    21.353      0.645 FF  CELL  regd_actual_7seg_output\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546167 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546167 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546167 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546167 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546167 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546167 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546167 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546167 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " "    40.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546167 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000 RR  CELL  Gen_2Hz_clk\|outclk\|q " "    40.000      0.000 RR  CELL  Gen_2Hz_clk\|outclk\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546167 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.657      0.657 RR    IC  regd_actual_7seg_output\[0\]\|clk " "    40.657      0.657 RR    IC  regd_actual_7seg_output\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546167 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.048      0.391 RR  CELL  regd_actual_7seg_output\[0\] " "    41.048      0.391 RR  CELL  regd_actual_7seg_output\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546167 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.305      0.257           clock pessimism removed " "    41.305      0.257           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546167 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546167 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546167 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.952 " "Actual Width     :    19.952" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546167 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.395 " "Slack            :    19.395" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546167 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546167 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546167 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546167 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.400 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.400" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|o...\] " "Targets: \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|o...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546170 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546170 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546170 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546170 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.400  " "Path #1: slack is 19.400 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546179 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : speed_up_event_trigger " "Node             : speed_up_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546179 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " "Clock            : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546179 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546179 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546179 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546179 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546179 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546179 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546179 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546179 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546179 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " "     0.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546179 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  Gen_1KHz_clk\|outclk\|q " "     0.000      0.000 RR  CELL  Gen_1KHz_clk\|outclk\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546179 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.672      0.672 RR    IC  speed_up_event_trigger\|clk " "     0.672      0.672 RR    IC  speed_up_event_trigger\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546179 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.234      0.562 RR  CELL  speed_up_event_trigger " "     1.234      0.562 RR  CELL  speed_up_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546179 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546179 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546179 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546179 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546179 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546179 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546179 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546179 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " "    20.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546179 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  Gen_1KHz_clk\|outclk\|q " "    20.000      0.000 FF  CELL  Gen_1KHz_clk\|outclk\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546179 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.476      0.476 FF    IC  speed_up_event_trigger\|clk " "    20.476      0.476 FF    IC  speed_up_event_trigger\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546179 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.943      0.467 FF  CELL  speed_up_event_trigger " "    20.943      0.467 FF  CELL  speed_up_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546179 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.191      0.248           clock pessimism removed " "    21.191      0.248           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546179 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546179 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546179 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.957 " "Actual Width     :    19.957" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546179 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.400 " "Slack            :    19.400" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546179 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546179 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546179 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546179 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.403 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.403" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{speed_down_event_trigger\}\] " "Targets: \[get_clocks \{speed_down_event_trigger\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546182 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546182 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546182 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546182 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.403  " "Path #1: slack is 19.403 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546191 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "Node             : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546191 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : speed_down_event_trigger " "Clock            : speed_down_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546191 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546191 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546191 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546191 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546191 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546191 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546191 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546191 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546191 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           speed_down_event_trigger " "     0.000      0.000           speed_down_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546191 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  speed_down_event_trigger\|q " "     0.000      0.000 RR  CELL  speed_down_event_trigger\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546191 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.342      0.342 RR    IC  make_speedown_pulse\|async_trap\|clk " "     0.342      0.342 RR    IC  make_speedown_pulse\|async_trap\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546191 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.892      0.550 RR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "     0.892      0.550 RR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546191 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546191 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546191 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546191 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546191 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546191 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546191 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546191 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           speed_down_event_trigger " "    20.000      0.000           speed_down_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546191 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  speed_down_event_trigger\|q " "    20.000      0.000 FF  CELL  speed_down_event_trigger\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546191 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.213      0.213 FF    IC  make_speedown_pulse\|async_trap\|clk " "    20.213      0.213 FF    IC  make_speedown_pulse\|async_trap\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546191 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.654      0.441 FF  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    20.654      0.441 FF  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546191 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.852      0.198           clock pessimism removed " "    20.852      0.198           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546191 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546191 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546191 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.960 " "Actual Width     :    19.960" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546191 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.403 " "Slack            :    19.403" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546191 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546191 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546191 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546191 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.406 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.406" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{speed_up_event_trigger\}\] " "Targets: \[get_clocks \{speed_up_event_trigger\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546193 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546193 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546193 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546193 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.406  " "Path #1: slack is 19.406 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546202 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "Node             : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546202 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : speed_up_event_trigger " "Clock            : speed_up_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546202 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546202 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546202 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546202 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546202 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546202 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546202 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546202 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546202 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           speed_up_event_trigger " "     0.000      0.000           speed_up_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546202 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  speed_up_event_trigger\|q " "     0.000      0.000 RR  CELL  speed_up_event_trigger\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546202 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.329      0.329 RR    IC  make_speedup_pulse\|async_trap\|clk " "     0.329      0.329 RR    IC  make_speedup_pulse\|async_trap\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546202 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.881      0.552 RR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "     0.881      0.552 RR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546202 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546202 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546202 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546202 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546202 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546202 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546202 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546202 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           speed_up_event_trigger " "    20.000      0.000           speed_up_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546202 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  speed_up_event_trigger\|q " "    20.000      0.000 FF  CELL  speed_up_event_trigger\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546202 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.204      0.204 FF    IC  make_speedup_pulse\|async_trap\|clk " "    20.204      0.204 FF    IC  make_speedup_pulse\|async_trap\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546202 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.646      0.442 FF  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    20.646      0.442 FF  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546202 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.844      0.198           clock pessimism removed " "    20.844      0.198           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546202 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546202 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546202 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.963 " "Actual Width     :    19.963" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546202 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.406 " "Slack            :    19.406" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546202 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546202 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546202 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546202 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.407 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.407" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{doublesync:key2_doublsync\|reg2\}\] " "Targets: \[get_clocks \{doublesync:key2_doublsync\|reg2\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546204 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546204 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546204 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546204 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.407  " "Path #1: slack is 19.407 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546215 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "Node             : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546215 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : doublesync:key2_doublsync\|reg2 " "Clock            : doublesync:key2_doublsync\|reg2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546215 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546215 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546215 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546215 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546215 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546215 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546215 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546215 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546215 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           doublesync:key2_doublsync\|reg2 " "     0.000      0.000           doublesync:key2_doublsync\|reg2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546215 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  key2_doublsync\|reg2\|q " "     0.000      0.000 RR  CELL  key2_doublsync\|reg2\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546215 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.426      0.426 RR    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clk " "     0.426      0.426 RR    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546215 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.973      0.547 RR  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "     0.973      0.547 RR  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546215 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546215 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546215 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546215 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546215 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546215 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546215 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546215 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           doublesync:key2_doublsync\|reg2 " "    20.000      0.000           doublesync:key2_doublsync\|reg2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546215 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  key2_doublsync\|reg2\|q " "    20.000      0.000 FF  CELL  key2_doublsync\|reg2\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546215 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.279      0.279 FF    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clk " "    20.279      0.279 FF    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546215 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.728      0.449 FF  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "    20.728      0.449 FF  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546215 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.937      0.209           clock pessimism removed " "    20.937      0.209           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546215 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546215 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546215 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.964 " "Actual Width     :    19.964" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546215 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.407 " "Slack            :    19.407" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546215 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546215 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546215 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548125546215 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1548125547648 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1548125547649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5135 " "Peak virtual memory: 5135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1548125548801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 21 18:52:28 2019 " "Processing ended: Mon Jan 21 18:52:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1548125548801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1548125548801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1548125548801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1548125548801 ""}
