# Interfaces
Design different kinds of interfaces with Verilog

## project structure
- "doc": the information for each module (see .md)

- "rtl": the implementation of all modules (see .v)

- "sim": all testbenches of each module

***

## Contents
- UART, rs232
- VGA
- Sum with FIFO
