set_property SRC_FILE_INFO {cfile:/home/zhengyuanbo/project/xilinx/noDDRtest2/noDDRtest/noDDRtest.srcs/constrs_1/new/top.xdc rfile:../../../noDDRtest.srcs/constrs_1/new/top.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J16 [get_ports LED]
set_property src_info {type:XDC file:1 line:230 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/m_axis_tdata[6]}]
set_property src_info {type:XDC file:1 line:231 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/m_axis_tdata[3]}]
set_property src_info {type:XDC file:1 line:232 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/m_axis_tdata[2]}]
set_property src_info {type:XDC file:1 line:233 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/m_axis_tdata[0]}]
set_property src_info {type:XDC file:1 line:234 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/m_axis_tdata[28]}]
set_property src_info {type:XDC file:1 line:235 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/m_axis_tdata[1]}]
set_property src_info {type:XDC file:1 line:236 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/m_axis_tdata[27]}]
set_property src_info {type:XDC file:1 line:237 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/m_axis_tdata[11]}]
set_property src_info {type:XDC file:1 line:238 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/m_axis_tdata[14]}]
set_property src_info {type:XDC file:1 line:239 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/m_axis_tdata[4]}]
set_property src_info {type:XDC file:1 line:240 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/m_axis_tdata[5]}]
set_property src_info {type:XDC file:1 line:241 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/m_axis_tdata[19]}]
set_property src_info {type:XDC file:1 line:242 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/m_axis_tdata[16]}]
set_property src_info {type:XDC file:1 line:243 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/m_axis_tdata[17]}]
set_property src_info {type:XDC file:1 line:244 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/m_axis_tdata[7]}]
set_property src_info {type:XDC file:1 line:245 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/m_axis_tdata[8]}]
set_property src_info {type:XDC file:1 line:246 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/m_axis_tdata[9]}]
set_property src_info {type:XDC file:1 line:247 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/m_axis_tdata[29]}]
set_property src_info {type:XDC file:1 line:248 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/m_axis_tdata[22]}]
set_property src_info {type:XDC file:1 line:249 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/m_axis_tdata[30]}]
set_property src_info {type:XDC file:1 line:250 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/m_axis_tdata[20]}]
set_property src_info {type:XDC file:1 line:251 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/m_axis_tdata[24]}]
set_property src_info {type:XDC file:1 line:252 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/m_axis_tdata[21]}]
set_property src_info {type:XDC file:1 line:253 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/m_axis_tdata[12]}]
set_property src_info {type:XDC file:1 line:254 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/m_axis_tdata[13]}]
set_property src_info {type:XDC file:1 line:255 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/m_axis_tdata[25]}]
set_property src_info {type:XDC file:1 line:256 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/m_axis_tdata[26]}]
set_property src_info {type:XDC file:1 line:257 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/m_axis_tdata[15]}]
set_property src_info {type:XDC file:1 line:258 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/m_axis_tdata[18]}]
set_property src_info {type:XDC file:1 line:259 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/m_axis_tdata[23]}]
set_property src_info {type:XDC file:1 line:260 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/m_axis_tdata[31]}]
set_property src_info {type:XDC file:1 line:261 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/m_axis_tdata[10]}]
set_property src_info {type:XDC file:1 line:262 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[20]}]
set_property src_info {type:XDC file:1 line:263 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[21]}]
set_property src_info {type:XDC file:1 line:264 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[19]}]
set_property src_info {type:XDC file:1 line:265 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[22]}]
set_property src_info {type:XDC file:1 line:266 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[29]}]
set_property src_info {type:XDC file:1 line:267 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[23]}]
set_property src_info {type:XDC file:1 line:268 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[30]}]
set_property src_info {type:XDC file:1 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[31]}]
set_property src_info {type:XDC file:1 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[28]}]
set_property src_info {type:XDC file:1 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[24]}]
set_property src_info {type:XDC file:1 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[25]}]
set_property src_info {type:XDC file:1 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[26]}]
set_property src_info {type:XDC file:1 line:274 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[27]}]
set_property src_info {type:XDC file:1 line:275 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[1]}]
set_property src_info {type:XDC file:1 line:276 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[0]}]
set_property src_info {type:XDC file:1 line:277 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[2]}]
set_property src_info {type:XDC file:1 line:278 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[3]}]
set_property src_info {type:XDC file:1 line:279 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[17]}]
set_property src_info {type:XDC file:1 line:280 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[18]}]
set_property src_info {type:XDC file:1 line:281 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[4]}]
set_property src_info {type:XDC file:1 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[12]}]
set_property src_info {type:XDC file:1 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[15]}]
set_property src_info {type:XDC file:1 line:284 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[5]}]
set_property src_info {type:XDC file:1 line:285 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[6]}]
set_property src_info {type:XDC file:1 line:286 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[7]}]
set_property src_info {type:XDC file:1 line:287 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[8]}]
set_property src_info {type:XDC file:1 line:288 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[13]}]
set_property src_info {type:XDC file:1 line:289 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[14]}]
set_property src_info {type:XDC file:1 line:290 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[9]}]
set_property src_info {type:XDC file:1 line:291 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[16]}]
set_property src_info {type:XDC file:1 line:292 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[11]}]
set_property src_info {type:XDC file:1 line:293 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[10]}]
set_property src_info {type:XDC file:1 line:485 export:INPUT save:INPUT read:READ} [current_design]
create_debug_core u_ila_1 ila
set_property src_info {type:XDC file:1 line:486 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property src_info {type:XDC file:1 line:487 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property src_info {type:XDC file:1 line:488 export:INPUT save:INPUT read:READ} [current_design]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property src_info {type:XDC file:1 line:489 export:INPUT save:INPUT read:READ} [current_design]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property src_info {type:XDC file:1 line:490 export:INPUT save:INPUT read:READ} [current_design]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property src_info {type:XDC file:1 line:491 export:INPUT save:INPUT read:READ} [current_design]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property src_info {type:XDC file:1 line:492 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property src_info {type:XDC file:1 line:493 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property src_info {type:XDC file:1 line:494 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
set_property src_info {type:XDC file:1 line:495 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/clk [get_nets [list u_system_wrapper/system_i/processing_system7_0/FCLK_CLK0]]
set_property src_info {type:XDC file:1 line:496 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
set_property src_info {type:XDC file:1 line:497 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 32 [get_debug_ports u_ila_1/probe0]
set_property src_info {type:XDC file:1 line:498 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe0 [get_nets [list {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[0]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[1]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[2]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[3]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[4]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[5]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[6]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[7]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[8]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[9]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[10]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[11]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[12]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[13]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[14]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[15]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[16]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[17]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[18]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[19]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[20]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[21]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[22]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[23]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[24]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[25]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[26]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[27]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[28]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[29]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[30]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/s_axis_tdata[31]}]]
set_property src_info {type:XDC file:1 line:499 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:1 line:500 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
set_property src_info {type:XDC file:1 line:501 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 32 [get_debug_ports u_ila_1/probe1]
set_property src_info {type:XDC file:1 line:502 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe1 [get_nets [list {u_system_wrapper/system_i/axis_data_fifo_0/inst/m_axis_tdata[0]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/m_axis_tdata[1]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/m_axis_tdata[2]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/m_axis_tdata[3]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/m_axis_tdata[4]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/m_axis_tdata[5]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/m_axis_tdata[6]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/m_axis_tdata[7]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/m_axis_tdata[8]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/m_axis_tdata[9]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/m_axis_tdata[10]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/m_axis_tdata[11]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/m_axis_tdata[12]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/m_axis_tdata[13]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/m_axis_tdata[14]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/m_axis_tdata[15]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/m_axis_tdata[16]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/m_axis_tdata[17]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/m_axis_tdata[18]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/m_axis_tdata[19]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/m_axis_tdata[20]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/m_axis_tdata[21]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/m_axis_tdata[22]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/m_axis_tdata[23]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/m_axis_tdata[24]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/m_axis_tdata[25]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/m_axis_tdata[26]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/m_axis_tdata[27]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/m_axis_tdata[28]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/m_axis_tdata[29]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/m_axis_tdata[30]} {u_system_wrapper/system_i/axis_data_fifo_0/inst/m_axis_tdata[31]}]]
set_property src_info {type:XDC file:1 line:503 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:1 line:504 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
set_property src_info {type:XDC file:1 line:505 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 32 [get_debug_ports u_ila_1/probe2]
set_property src_info {type:XDC file:1 line:506 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe2 [get_nets [list {u_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/M00_AXI_rdata[0]} {u_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/M00_AXI_rdata[1]} {u_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/M00_AXI_rdata[2]} {u_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/M00_AXI_rdata[3]} {u_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/M00_AXI_rdata[4]} {u_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/M00_AXI_rdata[5]} {u_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/M00_AXI_rdata[6]} {u_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/M00_AXI_rdata[7]} {u_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/M00_AXI_rdata[8]} {u_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/M00_AXI_rdata[9]} {u_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/M00_AXI_rdata[10]} {u_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/M00_AXI_rdata[11]} {u_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/M00_AXI_rdata[12]} {u_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/M00_AXI_rdata[13]} {u_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/M00_AXI_rdata[14]} {u_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/M00_AXI_rdata[15]} {u_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/M00_AXI_rdata[16]} {u_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/M00_AXI_rdata[17]} {u_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/M00_AXI_rdata[18]} {u_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/M00_AXI_rdata[19]} {u_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/M00_AXI_rdata[20]} {u_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/M00_AXI_rdata[21]} {u_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/M00_AXI_rdata[22]} {u_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/M00_AXI_rdata[23]} {u_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/M00_AXI_rdata[24]} {u_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/M00_AXI_rdata[25]} {u_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/M00_AXI_rdata[26]} {u_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/M00_AXI_rdata[27]} {u_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/M00_AXI_rdata[28]} {u_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/M00_AXI_rdata[29]} {u_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/M00_AXI_rdata[30]} {u_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/M00_AXI_rdata[31]}]]
set_property src_info {type:XDC file:1 line:507 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:1 line:508 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
set_property src_info {type:XDC file:1 line:509 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 32 [get_debug_ports u_ila_1/probe3]
set_property src_info {type:XDC file:1 line:510 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe3 [get_nets [list {u_system_wrapper/system_i/ps7_0_axi_periph/M00_AXI_wdata[0]} {u_system_wrapper/system_i/ps7_0_axi_periph/M00_AXI_wdata[1]} {u_system_wrapper/system_i/ps7_0_axi_periph/M00_AXI_wdata[2]} {u_system_wrapper/system_i/ps7_0_axi_periph/M00_AXI_wdata[3]} {u_system_wrapper/system_i/ps7_0_axi_periph/M00_AXI_wdata[4]} {u_system_wrapper/system_i/ps7_0_axi_periph/M00_AXI_wdata[5]} {u_system_wrapper/system_i/ps7_0_axi_periph/M00_AXI_wdata[6]} {u_system_wrapper/system_i/ps7_0_axi_periph/M00_AXI_wdata[7]} {u_system_wrapper/system_i/ps7_0_axi_periph/M00_AXI_wdata[8]} {u_system_wrapper/system_i/ps7_0_axi_periph/M00_AXI_wdata[9]} {u_system_wrapper/system_i/ps7_0_axi_periph/M00_AXI_wdata[10]} {u_system_wrapper/system_i/ps7_0_axi_periph/M00_AXI_wdata[11]} {u_system_wrapper/system_i/ps7_0_axi_periph/M00_AXI_wdata[12]} {u_system_wrapper/system_i/ps7_0_axi_periph/M00_AXI_wdata[13]} {u_system_wrapper/system_i/ps7_0_axi_periph/M00_AXI_wdata[14]} {u_system_wrapper/system_i/ps7_0_axi_periph/M00_AXI_wdata[15]} {u_system_wrapper/system_i/ps7_0_axi_periph/M00_AXI_wdata[16]} {u_system_wrapper/system_i/ps7_0_axi_periph/M00_AXI_wdata[17]} {u_system_wrapper/system_i/ps7_0_axi_periph/M00_AXI_wdata[18]} {u_system_wrapper/system_i/ps7_0_axi_periph/M00_AXI_wdata[19]} {u_system_wrapper/system_i/ps7_0_axi_periph/M00_AXI_wdata[20]} {u_system_wrapper/system_i/ps7_0_axi_periph/M00_AXI_wdata[21]} {u_system_wrapper/system_i/ps7_0_axi_periph/M00_AXI_wdata[22]} {u_system_wrapper/system_i/ps7_0_axi_periph/M00_AXI_wdata[23]} {u_system_wrapper/system_i/ps7_0_axi_periph/M00_AXI_wdata[24]} {u_system_wrapper/system_i/ps7_0_axi_periph/M00_AXI_wdata[25]} {u_system_wrapper/system_i/ps7_0_axi_periph/M00_AXI_wdata[26]} {u_system_wrapper/system_i/ps7_0_axi_periph/M00_AXI_wdata[27]} {u_system_wrapper/system_i/ps7_0_axi_periph/M00_AXI_wdata[28]} {u_system_wrapper/system_i/ps7_0_axi_periph/M00_AXI_wdata[29]} {u_system_wrapper/system_i/ps7_0_axi_periph/M00_AXI_wdata[30]} {u_system_wrapper/system_i/ps7_0_axi_periph/M00_AXI_wdata[31]}]]
set_property src_info {type:XDC file:1 line:511 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:1 line:512 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
set_property src_info {type:XDC file:1 line:513 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 64 [get_debug_ports u_ila_1/probe4]
set_property src_info {type:XDC file:1 line:514 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe4 [get_nets [list {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[0]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[1]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[2]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[3]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[4]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[5]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[6]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[7]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[8]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[9]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[10]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[11]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[12]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[13]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[14]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[15]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[16]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[17]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[18]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[19]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[20]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[21]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[22]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[23]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[24]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[25]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[26]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[27]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[28]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[29]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[30]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[31]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[32]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[33]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[34]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[35]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[36]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[37]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[38]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[39]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[40]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[41]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[42]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[43]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[44]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[45]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[46]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[47]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[48]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[49]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[50]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[51]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[52]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[53]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[54]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[55]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[56]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[57]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[58]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[59]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[60]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[61]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[62]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_RDATA[63]}]]
set_property src_info {type:XDC file:1 line:515 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:1 line:516 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
set_property src_info {type:XDC file:1 line:517 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 64 [get_debug_ports u_ila_1/probe5]
set_property src_info {type:XDC file:1 line:518 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe5 [get_nets [list {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[0]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[1]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[2]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[3]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[4]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[5]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[6]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[7]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[8]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[9]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[10]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[11]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[12]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[13]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[14]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[15]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[16]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[17]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[18]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[19]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[20]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[21]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[22]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[23]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[24]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[25]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[26]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[27]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[28]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[29]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[30]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[31]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[32]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[33]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[34]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[35]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[36]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[37]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[38]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[39]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[40]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[41]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[42]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[43]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[44]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[45]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[46]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[47]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[48]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[49]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[50]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[51]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[52]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[53]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[54]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[55]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[56]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[57]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[58]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[59]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[60]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[61]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[62]} {u_system_wrapper/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[63]}]]
set_property src_info {type:XDC file:1 line:519 export:INPUT save:INPUT read:READ} [current_design]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property src_info {type:XDC file:1 line:520 export:INPUT save:INPUT read:READ} [current_design]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property src_info {type:XDC file:1 line:521 export:INPUT save:INPUT read:READ} [current_design]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
set_property src_info {type:XDC file:1 line:522 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port dbg_hub/clk [get_nets FCLK_CLK0]
