library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity MUL_16bit is
  Port (A,B: in std_logic_vector(15 downto 0);
        Result : out std_logic_vector(31 downto 0)
   );
end MUL_16bit;

architecture Behavioral of MUL_16bit is

begin


end Behavioral;
