// Seed: 3462009954
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    output id_3,
    input logic id_4
);
  reg id_5, id_6;
  initial begin
    id_6 <= 1'd0;
  end
endmodule
