{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683061076089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683061076089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  2 23:57:56 2023 " "Processing started: Tue May  2 23:57:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683061076089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683061076089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TestBench -c TestBench " "Command: quartus_map --read_settings_files=on --write_settings_files=off TestBench -c TestBench" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683061076090 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683061076467 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683061076467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestBench " "Found entity 1: TestBench" {  } { { "TestBench.v" "" { Text "C:/Users/Nour/OneDrive/Desktop/Final Project Computer Arc/Final Project Computer Arc/TestBench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683061084667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683061084667 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk TestBench.v(14) " "Verilog HDL Implicit Net warning at TestBench.v(14): created implicit net for \"clk\"" {  } { { "TestBench.v" "" { Text "C:/Users/Nour/OneDrive/Desktop/Final Project Computer Arc/Final Project Computer Arc/TestBench.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683061084668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wtime_digit1_display TestBench.v(14) " "Verilog HDL Implicit Net warning at TestBench.v(14): created implicit net for \"wtime_digit1_display\"" {  } { { "TestBench.v" "" { Text "C:/Users/Nour/OneDrive/Desktop/Final Project Computer Arc/Final Project Computer Arc/TestBench.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683061084668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wtime_digit2_display TestBench.v(14) " "Verilog HDL Implicit Net warning at TestBench.v(14): created implicit net for \"wtime_digit2_display\"" {  } { { "TestBench.v" "" { Text "C:/Users/Nour/OneDrive/Desktop/Final Project Computer Arc/Final Project Computer Arc/TestBench.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683061084668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pcount_display TestBench.v(14) " "Verilog HDL Implicit Net warning at TestBench.v(14): created implicit net for \"pcount_display\"" {  } { { "TestBench.v" "" { Text "C:/Users/Nour/OneDrive/Desktop/Final Project Computer Arc/Final Project Computer Arc/TestBench.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683061084668 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "full TestBench.v(3) " "Verilog HDL Module Declaration error at TestBench.v(3): top module port \"full\" is not found in the port list" {  } { { "TestBench.v" "" { Text "C:/Users/Nour/OneDrive/Desktop/Final Project Computer Arc/Final Project Computer Arc/TestBench.v" 3 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1683061084668 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "empty TestBench.v(3) " "Verilog HDL Module Declaration error at TestBench.v(3): top module port \"empty\" is not found in the port list" {  } { { "TestBench.v" "" { Text "C:/Users/Nour/OneDrive/Desktop/Final Project Computer Arc/Final Project Computer Arc/TestBench.v" 3 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1683061084668 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "waitTime packed TestBench.v(7) " "Verilog HDL Port Declaration warning at TestBench.v(7): data type declaration for \"waitTime\" declares packed dimensions but the port declaration declaration does not" {  } { { "TestBench.v" "" { Text "C:/Users/Nour/OneDrive/Desktop/Final Project Computer Arc/Final Project Computer Arc/TestBench.v" 7 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1683061084668 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "waitTime TestBench.v(4) " "HDL info at TestBench.v(4): see declaration for object \"waitTime\"" {  } { { "TestBench.v" "" { Text "C:/Users/Nour/OneDrive/Desktop/Final Project Computer Arc/Final Project Computer Arc/TestBench.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683061084669 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "waitTime TestBench.v(4) " "Verilog HDL Module Declaration error at TestBench.v(4): top module port \"waitTime\" is not found in the port list" {  } { { "TestBench.v" "" { Text "C:/Users/Nour/OneDrive/Desktop/Final Project Computer Arc/Final Project Computer Arc/TestBench.v" 4 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1683061084669 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "pcount packed TestBench.v(6) " "Verilog HDL Port Declaration warning at TestBench.v(6): data type declaration for \"pcount\" declares packed dimensions but the port declaration declaration does not" {  } { { "TestBench.v" "" { Text "C:/Users/Nour/OneDrive/Desktop/Final Project Computer Arc/Final Project Computer Arc/TestBench.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1683061084669 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "pcount TestBench.v(4) " "HDL info at TestBench.v(4): see declaration for object \"pcount\"" {  } { { "TestBench.v" "" { Text "C:/Users/Nour/OneDrive/Desktop/Final Project Computer Arc/Final Project Computer Arc/TestBench.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683061084669 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "pcount TestBench.v(4) " "Verilog HDL Module Declaration error at TestBench.v(4): top module port \"pcount\" is not found in the port list" {  } { { "TestBench.v" "" { Text "C:/Users/Nour/OneDrive/Desktop/Final Project Computer Arc/Final Project Computer Arc/TestBench.v" 4 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1683061084669 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683061084718 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May  2 23:58:04 2023 " "Processing ended: Tue May  2 23:58:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683061084718 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683061084718 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683061084718 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683061084718 ""}
