$date
	Sun Oct 23 02:10:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#145361
b100 !
1"
#145362
b100 &
b100 %
1$
#145363
0"
#145366
b10 &
b10 %
#145370
b1 &
b1 %
1#
#145374
b0 &
0#
b0 %
0$
#1192989
b1010 !
1"
#1192990
b1010 &
b1010 %
1$
#1192991
0"
#1192994
b101 &
b101 %
#1192998
b10000 &
b10000 %
#1193002
b1000 &
b1000 %
#1193006
b100 &
b100 %
#1193010
b10 &
b10 %
#1193014
b1 &
1#
b1 %
#1193018
b0 &
b0 %
0#
0$
#2149829
b10010 !
1"
#2149830
b10010 &
b10010 %
1$
#2149831
0"
#2149834
b1001 &
b1001 %
#2149838
b11100 &
b11100 %
#2149842
b1110 &
b1110 %
#2149846
b111 &
b111 %
#2149850
b10110 &
b10110 %
#2149854
b1011 &
b1011 %
#2149858
b100010 &
b100010 %
#2149862
b10001 &
b10001 %
#2149866
b110100 &
b110100 %
#2149870
b11010 &
b11010 %
#2149874
b1101 &
b1101 %
#2149878
b101000 &
b101000 %
#2149882
b10100 &
b10100 %
#2149886
b1010 &
b1010 %
#2149890
b101 &
b101 %
#2149894
b10000 &
b10000 %
#2149898
b1000 &
b1000 %
#2149902
b100 &
b100 %
#2149906
b10 &
b10 %
#2149910
b1 &
1#
b1 %
#2149914
b0 &
b0 %
0#
0$
#4500012
