INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis/2020.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'ponpr' on host 'thinkbook' (Windows NT_amd64 version 6.2) on Fri Jul 08 14:40:52 +0200 2022
INFO: [HLS 200-10] In directory 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/FOC'
Sourcing Tcl script 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/FOC/FOC_hls/solution1/csim.tcl'
INFO: [HLS 200-10] Opening project 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/FOC/FOC_hls'.
INFO: [HLS 200-10] Adding design file 'foc/uz_space_vector_limitation.h' to the project
INFO: [HLS 200-10] Adding design file 'foc/uz_space_vector_limitation.c' to the project
INFO: [HLS 200-10] Adding design file 'foc/uz_signals.h' to the project
INFO: [HLS 200-10] Adding design file 'foc/uz_signals.c' to the project
INFO: [HLS 200-10] Adding design file 'foc/uz_piController.h' to the project
INFO: [HLS 200-10] Adding design file 'foc/uz_piController.c' to the project
INFO: [HLS 200-10] Adding design file 'foc/uz_linear_decoupling.h' to the project
INFO: [HLS 200-10] Adding design file 'foc/uz_linear_decoupling.c' to the project
INFO: [HLS 200-10] Adding design file 'foc/uz_Transformation.h' to the project
INFO: [HLS 200-10] Adding design file 'foc/uz_Transformation.c' to the project
INFO: [HLS 200-10] Adding design file 'foc/uz_FOC.h' to the project
INFO: [HLS 200-10] Adding design file 'foc/uz_FOC.c' to the project
INFO: [HLS 200-10] Adding test bench file 'foc/tb_foc.c' to the project
INFO: [HLS 200-10] Opening solution 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/FOC/FOC_hls/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -vivado_optimization_level=0
INFO: [HLS 200-1464] Running solution command: config_export -display_name=uz_FOC
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/ponpr/Desktop/Intenship/uz_FOC/uz_FOC_sample.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_phys_opt=none
INFO: [HLS 200-1464] Running solution command: config_export -vivado_report_level=0
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling(apcc) ../../../../foc/tb_foc.c in debug mode
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis/2020.1/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'ponpr' on host 'thinkbook' (Windows NT_amd64 version 6.2) on Fri Jul 08 14:40:58 +0200 2022
INFO: [HLS 200-10] In directory 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/FOC/FOC_hls/solution1/csim/build'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
   Compiling(apcc) ../../../../foc/uz_FOC.c in debug mode
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis/2020.1/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'ponpr' on host 'thinkbook' (Windows NT_amd64 version 6.2) on Fri Jul 08 14:41:05 +0200 2022
INFO: [HLS 200-10] In directory 'C:/Users/ponpr/Documents/ultrazohm_sw/ip_cores/FOC/FOC_hls/solution1/csim/build'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
   Generating csim.exe

 HW output D-Parameter Q-Parameter 6.750000	 6.750000 5.089250	 5.089250 3.842018	 3.842168 2.901536	 2.902282 2.201211	 2.203474 1.674242	 1.686348 1.280621	 1.298281 0.980216	 1.013603 0.753020	 0.813535 0.585711	 0.672503 0.458180	 0.578441
 Comparison for D parameter Test passed DTest passed DTest passed DTest passed DTest passed DTest passed DTest passed DTest passed DTest passed DTest passed DTest passed D
 Comparison for Q parameter Test passed QTest passed QTest passed QTest passed QTest passed QTest passed QTest passed QTest passed QTest passed QTest passed QTest passed QINFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
