.//home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/gpdk_std_lvt/fast_vdd1v0_basicCells_hvt.v
.//home/cae1/Desktop/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/buf4.v
.//home/cae1/Desktop/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/tap_buf4.v
.//home/cae1/Desktop/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/or2.v
.//home/cae1/Desktop/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/mux2.v
.//home/cae1/Desktop/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/dff.v
.//home/cae1/Desktop/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/gpio.v
