// Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2013.3 (lin64) Build 329390 Wed Oct 16 18:26:55 MDT 2013
// Date        : Thu Oct 24 13:58:08 2013
// Host        : nf-test104.cl.cam.ac.uk running 64-bit Fedora release 16 (Verne)
// Command     : write_verilog -force -mode funcsim
//               /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0_funcsim.v
// Design      : axi_dma_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7vx690tffg1761-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_dma,Vivado 2013.3" *) (* CHECK_LICENSE_TYPE = "axi_dma_0,axi_dma,{}" *) 
(* core_generation_info = "axi_dma_0,axi_dma,{x_ipProduct=Vivado 2013.3,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_dma,x_ipVersion=7.1,x_ipCoreRevision=0,x_ipLanguage=VERILOG,C_S_AXI_LITE_ADDR_WIDTH=10,C_S_AXI_LITE_DATA_WIDTH=32,C_DLYTMR_RESOLUTION=125,C_PRMRY_IS_ACLK_ASYNC=0,C_ENABLE_MULTI_CHANNEL=0,C_NUM_MM2S_CHANNELS=1,C_NUM_S2MM_CHANNELS=1,C_INCLUDE_SG=1,C_SG_INCLUDE_STSCNTRL_STRM=1,C_SG_USE_STSAPP_LENGTH=0,C_SG_LENGTH_WIDTH=14,C_M_AXI_SG_ADDR_WIDTH=32,C_M_AXI_SG_DATA_WIDTH=32,C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH=32,C_S_AXIS_S2MM_STS_TDATA_WIDTH=32,C_MICRO_DMA=0,C_INCLUDE_MM2S=1,C_INCLUDE_MM2S_DRE=0,C_INCLUDE_MM2S_SF=1,C_MM2S_BURST_SIZE=16,C_M_AXI_MM2S_ADDR_WIDTH=32,C_M_AXI_MM2S_DATA_WIDTH=32,C_M_AXIS_MM2S_TDATA_WIDTH=32,C_INCLUDE_S2MM=1,C_INCLUDE_S2MM_DRE=0,C_INCLUDE_S2MM_SF=1,C_S2MM_BURST_SIZE=16,C_M_AXI_S2MM_ADDR_WIDTH=32,C_M_AXI_S2MM_DATA_WIDTH=32,C_S_AXIS_S2MM_TDATA_WIDTH=32,C_FAMILY=virtex7}" *) 
(* NotValidForBitStream *)
module axi_dma_0
   (s_axi_lite_aclk,
    m_axi_sg_aclk,
    m_axi_mm2s_aclk,
    m_axi_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    m_axi_sg_awprot,
    m_axi_sg_awcache,
    m_axi_sg_awvalid,
    m_axi_sg_awready,
    m_axi_sg_wdata,
    m_axi_sg_wstrb,
    m_axi_sg_wlast,
    m_axi_sg_wvalid,
    m_axi_sg_wready,
    m_axi_sg_bresp,
    m_axi_sg_bvalid,
    m_axi_sg_bready,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_arvalid,
    m_axi_sg_arready,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_rready,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    mm2s_prmry_reset_out_n,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    mm2s_cntrl_reset_out_n,
    m_axis_mm2s_cntrl_tdata,
    m_axis_mm2s_cntrl_tkeep,
    m_axis_mm2s_cntrl_tvalid,
    m_axis_mm2s_cntrl_tready,
    m_axis_mm2s_cntrl_tlast,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s2mm_prmry_reset_out_n,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    s2mm_sts_reset_out_n,
    s_axis_s2mm_sts_tdata,
    s_axis_s2mm_sts_tkeep,
    s_axis_s2mm_sts_tvalid,
    s_axis_s2mm_sts_tready,
    s_axis_s2mm_sts_tlast,
    mm2s_introut,
    s2mm_introut,
    axi_dma_tstvec);
  input s_axi_lite_aclk;
  input m_axi_sg_aclk;
  input m_axi_mm2s_aclk;
  input m_axi_s2mm_aclk;
  input axi_resetn;
  input s_axi_lite_awvalid;
  output s_axi_lite_awready;
  input [9:0]s_axi_lite_awaddr;
  input s_axi_lite_wvalid;
  output s_axi_lite_wready;
  input [31:0]s_axi_lite_wdata;
  output [1:0]s_axi_lite_bresp;
  output s_axi_lite_bvalid;
  input s_axi_lite_bready;
  input s_axi_lite_arvalid;
  output s_axi_lite_arready;
  input [9:0]s_axi_lite_araddr;
  output s_axi_lite_rvalid;
  input s_axi_lite_rready;
  output [31:0]s_axi_lite_rdata;
  output [1:0]s_axi_lite_rresp;
  output [31:0]m_axi_sg_awaddr;
  output [7:0]m_axi_sg_awlen;
  output [2:0]m_axi_sg_awsize;
  output [1:0]m_axi_sg_awburst;
  output [2:0]m_axi_sg_awprot;
  output [3:0]m_axi_sg_awcache;
  output m_axi_sg_awvalid;
  input m_axi_sg_awready;
  output [31:0]m_axi_sg_wdata;
  output [3:0]m_axi_sg_wstrb;
  output m_axi_sg_wlast;
  output m_axi_sg_wvalid;
  input m_axi_sg_wready;
  input [1:0]m_axi_sg_bresp;
  input m_axi_sg_bvalid;
  output m_axi_sg_bready;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [2:0]m_axi_sg_arprot;
  output [3:0]m_axi_sg_arcache;
  output m_axi_sg_arvalid;
  input m_axi_sg_arready;
  input [31:0]m_axi_sg_rdata;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  output m_axi_sg_rready;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  output [1:0]m_axi_mm2s_arburst;
  output [2:0]m_axi_mm2s_arprot;
  output [3:0]m_axi_mm2s_arcache;
  output m_axi_mm2s_arvalid;
  input m_axi_mm2s_arready;
  input [31:0]m_axi_mm2s_rdata;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  output m_axi_mm2s_rready;
  output mm2s_prmry_reset_out_n;
  output [31:0]m_axis_mm2s_tdata;
  output [3:0]m_axis_mm2s_tkeep;
  output m_axis_mm2s_tvalid;
  input m_axis_mm2s_tready;
  output m_axis_mm2s_tlast;
  output mm2s_cntrl_reset_out_n;
  output [31:0]m_axis_mm2s_cntrl_tdata;
  output [3:0]m_axis_mm2s_cntrl_tkeep;
  output m_axis_mm2s_cntrl_tvalid;
  input m_axis_mm2s_cntrl_tready;
  output m_axis_mm2s_cntrl_tlast;
  output [31:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [2:0]m_axi_s2mm_awsize;
  output [1:0]m_axi_s2mm_awburst;
  output [2:0]m_axi_s2mm_awprot;
  output [3:0]m_axi_s2mm_awcache;
  output m_axi_s2mm_awvalid;
  input m_axi_s2mm_awready;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_wlast;
  output m_axi_s2mm_wvalid;
  input m_axi_s2mm_wready;
  input [1:0]m_axi_s2mm_bresp;
  input m_axi_s2mm_bvalid;
  output m_axi_s2mm_bready;
  output s2mm_prmry_reset_out_n;
  input [31:0]s_axis_s2mm_tdata;
  input [3:0]s_axis_s2mm_tkeep;
  input s_axis_s2mm_tvalid;
  output s_axis_s2mm_tready;
  input s_axis_s2mm_tlast;
  output s2mm_sts_reset_out_n;
  input [31:0]s_axis_s2mm_sts_tdata;
  input [3:0]s_axis_s2mm_sts_tkeep;
  input s_axis_s2mm_sts_tvalid;
  output s_axis_s2mm_sts_tready;
  input s_axis_s2mm_sts_tlast;
  output mm2s_introut;
  output s2mm_introut;
  output [31:0]axi_dma_tstvec;

  wire \<const0> ;
  wire [31:0]axi_dma_tstvec;
  wire axi_resetn;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [1:0]m_axi_mm2s_arburst;
  wire [3:0]m_axi_mm2s_arcache;
  wire [7:0]m_axi_mm2s_arlen;
  wire [2:0]m_axi_mm2s_arprot;
  wire m_axi_mm2s_arready;
  wire [2:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [1:0]m_axi_s2mm_awburst;
  wire [3:0]m_axi_s2mm_awcache;
  wire [7:0]m_axi_s2mm_awlen;
  wire [2:0]m_axi_s2mm_awprot;
  wire m_axi_s2mm_awready;
  wire [2:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axi_sg_aclk;
  wire [31:0]m_axi_sg_araddr;
  wire [1:0]m_axi_sg_arburst;
  wire [3:0]m_axi_sg_arcache;
  wire [7:0]m_axi_sg_arlen;
  wire [2:0]m_axi_sg_arprot;
  wire m_axi_sg_arready;
  wire [2:0]m_axi_sg_arsize;
  wire m_axi_sg_arvalid;
  wire [31:0]m_axi_sg_awaddr;
  wire [1:0]m_axi_sg_awburst;
  wire [3:0]m_axi_sg_awcache;
  wire [7:0]m_axi_sg_awlen;
  wire [2:0]m_axi_sg_awprot;
  wire m_axi_sg_awready;
  wire [2:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [31:0]m_axi_sg_wdata;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire [3:0]m_axi_sg_wstrb;
  wire m_axi_sg_wvalid;
  wire [31:0]m_axis_mm2s_cntrl_tdata;
  wire [3:0]m_axis_mm2s_cntrl_tkeep;
  wire m_axis_mm2s_cntrl_tlast;
  wire m_axis_mm2s_cntrl_tready;
  wire m_axis_mm2s_cntrl_tvalid;
  wire [31:0]m_axis_mm2s_tdata;
  wire [3:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire mm2s_cntrl_reset_out_n;
  wire mm2s_introut;
  wire mm2s_prmry_reset_out_n;
  wire s2mm_introut;
  wire s2mm_prmry_reset_out_n;
  wire s2mm_sts_reset_out_n;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [9:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [1:0]s_axi_lite_bresp;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [1:0]s_axi_lite_rresp;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire [31:0]s_axis_s2mm_sts_tdata;
  wire [3:0]s_axis_s2mm_sts_tkeep;
  wire s_axis_s2mm_sts_tlast;
  wire s_axis_s2mm_sts_tready;
  wire s_axis_s2mm_sts_tvalid;
  wire [31:0]s_axis_s2mm_tdata;
  wire [3:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire [3:0]NLW_U0_m_axi_mm2s_aruser_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_s2mm_awuser_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_aruser_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_awuser_UNCONNECTED;
  wire [4:0]NLW_U0_m_axis_mm2s_tdest_UNCONNECTED;
  wire [4:0]NLW_U0_m_axis_mm2s_tid_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_mm2s_tuser_UNCONNECTED;

GND GND
       (.G(\<const0> ));
(* C_DLYTMR_RESOLUTION = "125" *) 
   (* C_ENABLE_MULTI_CHANNEL = "0" *) 
   (* C_FAMILY = "virtex7" *) 
   (* C_INCLUDE_MM2S = "1" *) 
   (* C_INCLUDE_MM2S_DRE = "0" *) 
   (* C_INCLUDE_MM2S_SF = "1" *) 
   (* C_INCLUDE_S2MM = "1" *) 
   (* C_INCLUDE_S2MM_DRE = "0" *) 
   (* C_INCLUDE_S2MM_SF = "1" *) 
   (* C_INCLUDE_SG = "1" *) 
   (* C_INSTANCE = "axi_dma" *) 
   (* C_MICRO_DMA = "0" *) 
   (* C_MM2S_BURST_SIZE = "16" *) 
   (* C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH = "32" *) 
   (* C_M_AXIS_MM2S_TDATA_WIDTH = "32" *) 
   (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) 
   (* C_M_AXI_MM2S_DATA_WIDTH = "32" *) 
   (* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) 
   (* C_M_AXI_S2MM_DATA_WIDTH = "32" *) 
   (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
   (* C_M_AXI_SG_DATA_WIDTH = "32" *) 
   (* C_NUM_MM2S_CHANNELS = "1" *) 
   (* C_NUM_S2MM_CHANNELS = "1" *) 
   (* C_PRMRY_IS_ACLK_ASYNC = "0" *) 
   (* C_S2MM_BURST_SIZE = "16" *) 
   (* C_SG_INCLUDE_STSCNTRL_STRM = "1" *) 
   (* C_SG_LENGTH_WIDTH = "14" *) 
   (* C_SG_USE_STSAPP_LENGTH = "0" *) 
   (* C_S_AXIS_S2MM_STS_TDATA_WIDTH = "32" *) 
   (* C_S_AXIS_S2MM_TDATA_WIDTH = "32" *) 
   (* C_S_AXI_LITE_ADDR_WIDTH = "10" *) 
   (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   axi_dma_0axi_dma U0
       (.axi_dma_tstvec(axi_dma_tstvec),
        .axi_resetn(axi_resetn),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arcache(m_axi_mm2s_arcache),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arprot(m_axi_mm2s_arprot),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_aruser(NLW_U0_m_axi_mm2s_aruser_UNCONNECTED[3:0]),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awcache(m_axi_s2mm_awcache),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awprot(m_axi_s2mm_awprot),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awuser(NLW_U0_m_axi_s2mm_awuser_UNCONNECTED[3:0]),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arcache(m_axi_sg_arcache),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arprot(m_axi_sg_arprot),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arsize(m_axi_sg_arsize),
        .m_axi_sg_aruser(NLW_U0_m_axi_sg_aruser_UNCONNECTED[3:0]),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awburst(m_axi_sg_awburst),
        .m_axi_sg_awcache(m_axi_sg_awcache),
        .m_axi_sg_awlen(m_axi_sg_awlen),
        .m_axi_sg_awprot(m_axi_sg_awprot),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awuser(NLW_U0_m_axi_sg_awuser_UNCONNECTED[3:0]),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wstrb(m_axi_sg_wstrb),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .m_axis_mm2s_cntrl_tdata(m_axis_mm2s_cntrl_tdata),
        .m_axis_mm2s_cntrl_tkeep(m_axis_mm2s_cntrl_tkeep),
        .m_axis_mm2s_cntrl_tlast(m_axis_mm2s_cntrl_tlast),
        .m_axis_mm2s_cntrl_tready(m_axis_mm2s_cntrl_tready),
        .m_axis_mm2s_cntrl_tvalid(m_axis_mm2s_cntrl_tvalid),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tdest(NLW_U0_m_axis_mm2s_tdest_UNCONNECTED[4:0]),
        .m_axis_mm2s_tid(NLW_U0_m_axis_mm2s_tid_UNCONNECTED[4:0]),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tuser(NLW_U0_m_axis_mm2s_tuser_UNCONNECTED[3:0]),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_cntrl_reset_out_n(mm2s_cntrl_reset_out_n),
        .mm2s_introut(mm2s_introut),
        .mm2s_prmry_reset_out_n(mm2s_prmry_reset_out_n),
        .s2mm_introut(s2mm_introut),
        .s2mm_prmry_reset_out_n(s2mm_prmry_reset_out_n),
        .s2mm_sts_reset_out_n(s2mm_sts_reset_out_n),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bresp(s_axi_lite_bresp),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rresp(s_axi_lite_rresp),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .s_axis_s2mm_sts_tdata(s_axis_s2mm_sts_tdata),
        .s_axis_s2mm_sts_tkeep(s_axis_s2mm_sts_tkeep),
        .s_axis_s2mm_sts_tlast(s_axis_s2mm_sts_tlast),
        .s_axis_s2mm_sts_tready(s_axis_s2mm_sts_tready),
        .s_axis_s2mm_sts_tvalid(s_axis_s2mm_sts_tvalid),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tdest({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .s_axis_s2mm_tid({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tuser({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid));
endmodule

module axi_dma_0axi_datamover
   (m_axi_s2mm_wvalid,
    out,
    s_axis_s2mm_tready,
    s2mm_halt_cmplt,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_wlast,
    DI,
    s_axis_s2mm_cmd_tready,
    m_axis_s2mm_sts_tvalid_int,
    mm2s_decerr_i,
    m_axis_mm2s_sts_tvalid_int,
    mm2s_interr_i,
    mm2s_slverr_i,
    O1,
    s2mm_decerr_i,
    s2mm_interr_i,
    s2mm_slverr_i,
    I10,
    mm2s_halt_cmplt,
    O2,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    Q,
    O3,
    EN,
    m_axi_s2mm_bready,
    m_axis_mm2s_tvalid,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tlast,
    s_axis_mm2s_cmd_tready,
    m_axi_mm2s_rready,
    m_axi_s2mm_aclk,
    dm_s2mm_scndry_resetn,
    s_axis_s2mm_cmd_tvalid_split,
    m_axis_s2mm_sts_tready,
    p_7_out,
    p_13_out,
    m_axis_mm2s_tready,
    mm2s_halt,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_arready,
    s2mm_halt,
    m_axi_s2mm_awready,
    s2mm_scndry_resetn,
    m_axi_s2mm_bresp,
    p_0_out,
    D,
    s_axis_s2mm_tdata,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_wready,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tkeep,
    m_axi_mm2s_aclk,
    m_axi_mm2s_rdata,
    mm2s_aresetn,
    mm2s_cmd_wdata,
    m_axis_mm2s_sts_tready,
    s_axis_mm2s_cmd_tvalid_split,
    m_axi_mm2s_rresp);
  output m_axi_s2mm_wvalid;
  output [31:0]out;
  output s_axis_s2mm_tready;
  output s2mm_halt_cmplt;
  output [0:0]m_axi_s2mm_awsize;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output m_axi_s2mm_wlast;
  output [8:0]DI;
  output s_axis_s2mm_cmd_tready;
  output m_axis_s2mm_sts_tvalid_int;
  output mm2s_decerr_i;
  output m_axis_mm2s_sts_tvalid_int;
  output mm2s_interr_i;
  output mm2s_slverr_i;
  output O1;
  output s2mm_decerr_i;
  output s2mm_interr_i;
  output s2mm_slverr_i;
  output [13:0]I10;
  output mm2s_halt_cmplt;
  output O2;
  output [31:0]m_axi_s2mm_awaddr;
  output [4:0]m_axi_s2mm_awlen;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]m_axi_s2mm_wstrb;
  output [2:0]Q;
  output [2:0]O3;
  output EN;
  output m_axi_s2mm_bready;
  output m_axis_mm2s_tvalid;
  output [31:0]m_axi_mm2s_araddr;
  output [3:0]m_axi_mm2s_arlen;
  output [0:0]m_axi_mm2s_arsize;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output [31:0]m_axis_mm2s_tdata;
  output [3:0]m_axis_mm2s_tkeep;
  output m_axis_mm2s_tlast;
  output s_axis_mm2s_cmd_tready;
  output m_axi_mm2s_rready;
  input m_axi_s2mm_aclk;
  input dm_s2mm_scndry_resetn;
  input s_axis_s2mm_cmd_tvalid_split;
  input m_axis_s2mm_sts_tready;
  input p_7_out;
  input p_13_out;
  input m_axis_mm2s_tready;
  input mm2s_halt;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  input m_axi_mm2s_arready;
  input s2mm_halt;
  input m_axi_s2mm_awready;
  input s2mm_scndry_resetn;
  input [1:0]m_axi_s2mm_bresp;
  input [8:0]p_0_out;
  input [46:0]D;
  input [31:0]s_axis_s2mm_tdata;
  input m_axi_s2mm_bvalid;
  input m_axi_s2mm_wready;
  input s_axis_s2mm_tvalid;
  input s_axis_s2mm_tlast;
  input [3:0]s_axis_s2mm_tkeep;
  input m_axi_mm2s_aclk;
  input [31:0]m_axi_mm2s_rdata;
  input mm2s_aresetn;
  input [48:0]mm2s_cmd_wdata;
  input m_axis_mm2s_sts_tready;
  input s_axis_mm2s_cmd_tvalid_split;
  input [1:0]m_axi_mm2s_rresp;

  wire [46:0]D;
  wire [8:0]DI;
  wire EN;
  wire [13:0]I10;
  wire O1;
  wire O2;
  wire [2:0]O3;
  wire [2:0]Q;
  wire dm_s2mm_scndry_resetn;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [3:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [0:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [4:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [0:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid_int;
  wire [31:0]m_axis_mm2s_tdata;
  wire [3:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid_int;
  wire mm2s_aresetn;
  wire [48:0]mm2s_cmd_wdata;
  wire mm2s_decerr_i;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire [31:0]out;
  wire [8:0]p_0_out;
  wire p_13_out;
  wire p_7_out;
  wire s2mm_decerr_i;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_interr_i;
  wire s2mm_scndry_resetn;
  wire s2mm_slverr_i;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire [31:0]s_axis_s2mm_tdata;
  wire [3:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;

axi_dma_0axi_datamover_mm2s_full_wrap \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER 
       (.O1(m_axis_mm2s_sts_tvalid_int),
        .O2(O1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_aresetn(mm2s_aresetn),
        .mm2s_cmd_wdata(mm2s_cmd_wdata),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_slverr_i(mm2s_slverr_i),
        .p_7_out(p_7_out),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split));
axi_dma_0axi_datamover_s2mm_full_wrap \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER 
       (.D(D),
        .DI(DI),
        .E(EN),
        .I10(I10),
        .O1(s_axis_s2mm_cmd_tready),
        .O2(m_axis_s2mm_sts_tvalid_int),
        .O3(O2),
        .O4(O3),
        .Q(Q),
        .dm_s2mm_scndry_resetn(dm_s2mm_scndry_resetn),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .out(out),
        .p_0_out(p_0_out),
        .p_13_out(p_13_out),
        .s2mm_decerr_i(s2mm_decerr_i),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_interr_i(s2mm_interr_i),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_slverr_i(s2mm_slverr_i),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid));
endmodule

module axi_dma_0axi_datamover_addr_cntl
   (O1,
    sig_addr2data_addr_posted,
    sig_addr2rsc_calc_error,
    O2,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    sig_addr2rsc_cmd_fifo_empty,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    I1,
    m_axi_mm2s_aclk,
    sig_input_burst_type_reg,
    I2,
    I3,
    sig_sf_allow_addr_req,
    sig_mstr2addr_cmd_valid,
    sig_data2addr_stop_req,
    m_axi_mm2s_arready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    D,
    I4);
  output O1;
  output sig_addr2data_addr_posted;
  output sig_addr2rsc_calc_error;
  output O2;
  output [0:0]m_axi_mm2s_arsize;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output sig_addr2rsc_cmd_fifo_empty;
  output [31:0]m_axi_mm2s_araddr;
  output [3:0]m_axi_mm2s_arlen;
  input I1;
  input m_axi_mm2s_aclk;
  input sig_input_burst_type_reg;
  input I2;
  input I3;
  input sig_sf_allow_addr_req;
  input sig_mstr2addr_cmd_valid;
  input sig_data2addr_stop_req;
  input m_axi_mm2s_arready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [31:0]D;
  input [3:0]I4;

  wire \<const0> ;
  wire \<const1> ;
  wire [31:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire [3:0]I4;
  wire O1;
  wire O2;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [3:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [0:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire n_0_sig_addr_reg_empty_i_1;
  wire n_0_sig_addr_reg_full_i_1;
  wire \n_0_sig_next_addr_reg[31]_i_1 ;
  wire sig_addr2data_addr_posted;
  wire sig_addr2rsc_calc_error;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_addr_reg_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_input_burst_type_reg;
  wire sig_mstr2addr_cmd_valid;
(* RTL_KEEP = "true" *)   wire sig_posted_to_axi;
(* RTL_KEEP = "true" *)   wire sig_posted_to_axi_2;
  wire sig_sf_allow_addr_req;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(sig_posted_to_axi_2),
        .O(O1));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(sig_posted_to_axi),
        .O(sig_addr2data_addr_posted));
LUT6 #(
    .INIT(64'h4F4F4F4FFF4F4F4F)) 
     sig_addr_reg_empty_i_1
       (.I0(O2),
        .I1(sig_addr2rsc_cmd_fifo_empty),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_addr_reg_full),
        .I4(m_axi_mm2s_arready),
        .I5(sig_addr2rsc_calc_error),
        .O(n_0_sig_addr_reg_empty_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_addr_reg_empty_i_1),
        .Q(sig_addr2rsc_cmd_fifo_empty),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'hC8C808C8)) 
     sig_addr_reg_full_i_1
       (.I0(O2),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_addr_reg_full),
        .I3(m_axi_mm2s_arready),
        .I4(sig_addr2rsc_calc_error),
        .O(n_0_sig_addr_reg_full_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_addr_reg_full_i_1),
        .Q(sig_addr_reg_full),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_valid_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(I2),
        .Q(m_axi_mm2s_arvalid),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(I1),
        .Q(sig_addr2rsc_calc_error),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
LUT4 #(
    .INIT(16'h40FF)) 
     \sig_next_addr_reg[31]_i_1 
       (.I0(sig_addr2rsc_calc_error),
        .I1(m_axi_mm2s_arready),
        .I2(sig_addr_reg_full),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\n_0_sig_next_addr_reg[31]_i_1 ));
LUT4 #(
    .INIT(16'h0080)) 
     \sig_next_addr_reg[31]_i_2__1 
       (.I0(sig_addr2rsc_cmd_fifo_empty),
        .I1(sig_sf_allow_addr_req),
        .I2(sig_mstr2addr_cmd_valid),
        .I3(sig_data2addr_stop_req),
        .O(O2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(D[0]),
        .Q(m_axi_mm2s_araddr[0]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(D[10]),
        .Q(m_axi_mm2s_araddr[10]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(D[11]),
        .Q(m_axi_mm2s_araddr[11]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(D[12]),
        .Q(m_axi_mm2s_araddr[12]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(D[13]),
        .Q(m_axi_mm2s_araddr[13]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(D[14]),
        .Q(m_axi_mm2s_araddr[14]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(D[15]),
        .Q(m_axi_mm2s_araddr[15]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(D[16]),
        .Q(m_axi_mm2s_araddr[16]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(D[17]),
        .Q(m_axi_mm2s_araddr[17]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(D[18]),
        .Q(m_axi_mm2s_araddr[18]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(D[19]),
        .Q(m_axi_mm2s_araddr[19]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(D[1]),
        .Q(m_axi_mm2s_araddr[1]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(D[20]),
        .Q(m_axi_mm2s_araddr[20]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(D[21]),
        .Q(m_axi_mm2s_araddr[21]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(D[22]),
        .Q(m_axi_mm2s_araddr[22]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(D[23]),
        .Q(m_axi_mm2s_araddr[23]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(D[24]),
        .Q(m_axi_mm2s_araddr[24]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(D[25]),
        .Q(m_axi_mm2s_araddr[25]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(D[26]),
        .Q(m_axi_mm2s_araddr[26]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(D[27]),
        .Q(m_axi_mm2s_araddr[27]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(D[28]),
        .Q(m_axi_mm2s_araddr[28]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(D[29]),
        .Q(m_axi_mm2s_araddr[29]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(D[2]),
        .Q(m_axi_mm2s_araddr[2]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(D[30]),
        .Q(m_axi_mm2s_araddr[30]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(D[31]),
        .Q(m_axi_mm2s_araddr[31]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(D[3]),
        .Q(m_axi_mm2s_araddr[3]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(D[4]),
        .Q(m_axi_mm2s_araddr[4]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(D[5]),
        .Q(m_axi_mm2s_araddr[5]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(D[6]),
        .Q(m_axi_mm2s_araddr[6]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(D[7]),
        .Q(m_axi_mm2s_araddr[7]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(D[8]),
        .Q(m_axi_mm2s_araddr[8]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(D[9]),
        .Q(m_axi_mm2s_araddr[9]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_burst_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_input_burst_type_reg),
        .Q(m_axi_mm2s_arburst),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(I4[0]),
        .Q(m_axi_mm2s_arlen[0]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(I4[1]),
        .Q(m_axi_mm2s_arlen[1]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(I4[2]),
        .Q(m_axi_mm2s_arlen[2]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(I4[3]),
        .Q(m_axi_mm2s_arlen[3]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(\<const1> ),
        .Q(m_axi_mm2s_arsize),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(I3),
        .Q(sig_posted_to_axi_2),
        .R(\<const0> ));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(I3),
        .Q(sig_posted_to_axi),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module axi_dma_0axi_datamover_addr_cntl__parameterized0
   (sig_addr2data_addr_posted,
    sig_addr2wsc_calc_error,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    sig_addr2wsc_cmd_fifo_empty,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    I1,
    sig_xfer_calc_err_reg,
    m_axi_s2mm_aclk,
    sig_xfer_type_reg,
    I2,
    I3,
    m_axi_s2mm_awready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    Q,
    I4);
  output sig_addr2data_addr_posted;
  output sig_addr2wsc_calc_error;
  output [0:0]m_axi_s2mm_awsize;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output sig_addr2wsc_cmd_fifo_empty;
  output [31:0]m_axi_s2mm_awaddr;
  output [4:0]m_axi_s2mm_awlen;
  input I1;
  input sig_xfer_calc_err_reg;
  input m_axi_s2mm_aclk;
  input sig_xfer_type_reg;
  input I2;
  input I3;
  input m_axi_s2mm_awready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [31:0]Q;
  input [4:0]I4;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire I2;
  wire I3;
  wire [4:0]I4;
  wire [31:0]Q;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [4:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [0:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire n_0_sig_addr_reg_empty_i_1__0;
  wire n_0_sig_addr_reg_full_i_1__0;
  wire \n_0_sig_next_addr_reg[31]_i_1__0 ;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_calc_error;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_addr_reg_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
(* RTL_KEEP = "true" *)   wire sig_posted_to_axi;
(* RTL_KEEP = "true" *)   wire sig_posted_to_axi_2;
  wire sig_xfer_calc_err_reg;
  wire sig_xfer_type_reg;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(sig_posted_to_axi),
        .O(sig_addr2data_addr_posted));
LUT6 #(
    .INIT(64'h4F4F4F4FFF4F4F4F)) 
     sig_addr_reg_empty_i_1__0
       (.I0(I1),
        .I1(sig_addr2wsc_cmd_fifo_empty),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(m_axi_s2mm_awready),
        .I4(sig_addr_reg_full),
        .I5(sig_addr2wsc_calc_error),
        .O(n_0_sig_addr_reg_empty_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_addr_reg_empty_i_1__0),
        .Q(sig_addr2wsc_cmd_fifo_empty),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'hCC880C88)) 
     sig_addr_reg_full_i_1__0
       (.I0(I1),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(m_axi_s2mm_awready),
        .I3(sig_addr_reg_full),
        .I4(sig_addr2wsc_calc_error),
        .O(n_0_sig_addr_reg_full_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_addr_reg_full_i_1__0),
        .Q(sig_addr_reg_full),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_valid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(I2),
        .Q(m_axi_s2mm_awvalid),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(sig_xfer_calc_err_reg),
        .Q(sig_addr2wsc_calc_error),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
LUT4 #(
    .INIT(16'h40FF)) 
     \sig_next_addr_reg[31]_i_1__0 
       (.I0(sig_addr2wsc_calc_error),
        .I1(sig_addr_reg_full),
        .I2(m_axi_s2mm_awready),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(Q[0]),
        .Q(m_axi_s2mm_awaddr[0]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(Q[10]),
        .Q(m_axi_s2mm_awaddr[10]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(Q[11]),
        .Q(m_axi_s2mm_awaddr[11]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(Q[12]),
        .Q(m_axi_s2mm_awaddr[12]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(Q[13]),
        .Q(m_axi_s2mm_awaddr[13]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(Q[14]),
        .Q(m_axi_s2mm_awaddr[14]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(Q[15]),
        .Q(m_axi_s2mm_awaddr[15]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(Q[16]),
        .Q(m_axi_s2mm_awaddr[16]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(Q[17]),
        .Q(m_axi_s2mm_awaddr[17]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(Q[18]),
        .Q(m_axi_s2mm_awaddr[18]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(Q[19]),
        .Q(m_axi_s2mm_awaddr[19]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(Q[1]),
        .Q(m_axi_s2mm_awaddr[1]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(Q[20]),
        .Q(m_axi_s2mm_awaddr[20]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(Q[21]),
        .Q(m_axi_s2mm_awaddr[21]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(Q[22]),
        .Q(m_axi_s2mm_awaddr[22]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(Q[23]),
        .Q(m_axi_s2mm_awaddr[23]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(Q[24]),
        .Q(m_axi_s2mm_awaddr[24]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(Q[25]),
        .Q(m_axi_s2mm_awaddr[25]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(Q[26]),
        .Q(m_axi_s2mm_awaddr[26]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(Q[27]),
        .Q(m_axi_s2mm_awaddr[27]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(Q[28]),
        .Q(m_axi_s2mm_awaddr[28]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(Q[29]),
        .Q(m_axi_s2mm_awaddr[29]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(Q[2]),
        .Q(m_axi_s2mm_awaddr[2]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(Q[30]),
        .Q(m_axi_s2mm_awaddr[30]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(Q[31]),
        .Q(m_axi_s2mm_awaddr[31]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(Q[3]),
        .Q(m_axi_s2mm_awaddr[3]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(Q[4]),
        .Q(m_axi_s2mm_awaddr[4]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(Q[5]),
        .Q(m_axi_s2mm_awaddr[5]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(Q[6]),
        .Q(m_axi_s2mm_awaddr[6]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(Q[7]),
        .Q(m_axi_s2mm_awaddr[7]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(Q[8]),
        .Q(m_axi_s2mm_awaddr[8]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(Q[9]),
        .Q(m_axi_s2mm_awaddr[9]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_burst_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(sig_xfer_type_reg),
        .Q(m_axi_s2mm_awburst),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(I4[0]),
        .Q(m_axi_s2mm_awlen[0]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(I4[1]),
        .Q(m_axi_s2mm_awlen[1]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(I4[2]),
        .Q(m_axi_s2mm_awlen[2]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(I4[3]),
        .Q(m_axi_s2mm_awlen[3]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(I4[4]),
        .Q(m_axi_s2mm_awlen[4]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(\<const1> ),
        .Q(m_axi_s2mm_awsize),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I3),
        .Q(sig_posted_to_axi_2),
        .R(\<const0> ));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I3),
        .Q(sig_posted_to_axi),
        .R(\<const0> ));
endmodule

module axi_dma_0axi_datamover_cmd_status
   (sig_init_reg2,
    s_axis_mm2s_cmd_tready,
    sig_stat2rsc_status_ready,
    mm2s_decerr_i,
    O1,
    mm2s_interr_i,
    mm2s_slverr_i,
    O2,
    sig_calc_error_reg,
    Q,
    sig_cmd2mstr_cmd_valid,
    SR,
    sig_reset_reg,
    m_axi_mm2s_aclk,
    p_7_out,
    s_axis_mm2s_cmd_tvalid_split,
    sig_rsc2stat_status_valid,
    I1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axis_mm2s_sts_tready,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    mm2s_cmd_wdata,
    D);
  output sig_init_reg2;
  output s_axis_mm2s_cmd_tready;
  output sig_stat2rsc_status_ready;
  output mm2s_decerr_i;
  output O1;
  output mm2s_interr_i;
  output mm2s_slverr_i;
  output O2;
  output sig_calc_error_reg;
  output [48:0]Q;
  output sig_cmd2mstr_cmd_valid;
  input [0:0]SR;
  input sig_reset_reg;
  input m_axi_mm2s_aclk;
  input p_7_out;
  input s_axis_mm2s_cmd_tvalid_split;
  input sig_rsc2stat_status_valid;
  input I1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input m_axis_mm2s_sts_tready;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input [48:0]mm2s_cmd_wdata;
  input [3:0]D;

  wire [3:0]D;
  wire I1;
  wire O1;
  wire O2;
  wire [48:0]Q;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire [48:0]mm2s_cmd_wdata;
  wire mm2s_decerr_i;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire p_7_out;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire sig_calc_error_pushed;
  wire sig_calc_error_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire sig_reset_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_sm_halt_reg;
  wire sig_stat2rsc_status_ready;

axi_dma_0axi_datamover_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.D(D),
        .O1(sig_stat2rsc_status_ready),
        .O2(O1),
        .O3(O2),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_slverr_i(mm2s_slverr_i),
        .p_7_out(p_7_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_reset_reg(sig_reset_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
axi_dma_0axi_datamover_fifo_28 I_CMD_FIFO
       (.I1(I1),
        .Q(Q),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_cmd_wdata(mm2s_cmd_wdata),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_reg(sig_calc_error_reg),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_reset_reg(sig_reset_reg),
        .sig_sm_halt_reg(sig_sm_halt_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module axi_dma_0axi_datamover_cmd_status__parameterized0
   (sig_init_reg2,
    O1,
    sig_stat2wsc_status_ready,
    O2,
    s2mm_decerr_i,
    s2mm_interr_i,
    s2mm_slverr_i,
    I10,
    O3,
    sig_calc_error_reg,
    Q,
    sig_cmd2mstr_cmd_valid,
    SR,
    sig_reset_reg,
    m_axi_s2mm_aclk,
    I1,
    s_axis_s2mm_cmd_tvalid_split,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_wsc2stat_status_valid,
    m_axis_s2mm_sts_tready,
    p_13_out,
    s2mm_scndry_resetn,
    sig_input_reg_empty,
    sig_psm_halt,
    D,
    I2);
  output sig_init_reg2;
  output O1;
  output sig_stat2wsc_status_ready;
  output O2;
  output s2mm_decerr_i;
  output s2mm_interr_i;
  output s2mm_slverr_i;
  output [13:0]I10;
  output O3;
  output sig_calc_error_reg;
  output [46:0]Q;
  output sig_cmd2mstr_cmd_valid;
  input [0:0]SR;
  input sig_reset_reg;
  input m_axi_s2mm_aclk;
  input I1;
  input s_axis_s2mm_cmd_tvalid_split;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_wsc2stat_status_valid;
  input m_axis_s2mm_sts_tready;
  input p_13_out;
  input s2mm_scndry_resetn;
  input sig_input_reg_empty;
  input sig_psm_halt;
  input [46:0]D;
  input [17:0]I2;

  wire [46:0]D;
  wire I1;
  wire [13:0]I10;
  wire [17:0]I2;
  wire O1;
  wire O2;
  wire O3;
  wire [46:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire p_13_out;
  wire s2mm_decerr_i;
  wire s2mm_interr_i;
  wire s2mm_scndry_resetn;
  wire s2mm_slverr_i;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire sig_calc_error_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_reset_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_wsc2stat_status_valid;

axi_dma_0axi_datamover_fifo__parameterized2 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.I10(I10),
        .I2(I2),
        .O1(sig_stat2wsc_status_ready),
        .O2(O2),
        .O3(O3),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .p_13_out(p_13_out),
        .s2mm_decerr_i(s2mm_decerr_i),
        .s2mm_interr_i(s2mm_interr_i),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_slverr_i(s2mm_slverr_i),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_reset_reg(sig_reset_reg),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
axi_dma_0axi_datamover_fifo I_CMD_FIFO
       (.D(D),
        .I1(I1),
        .O1(O1),
        .Q(Q),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .sig_calc_error_reg(sig_calc_error_reg),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_reset_reg(sig_reset_reg));
endmodule

module axi_dma_0axi_datamover_fifo
   (sig_init_reg2,
    O1,
    sig_calc_error_reg,
    Q,
    sig_cmd2mstr_cmd_valid,
    SR,
    sig_reset_reg,
    m_axi_s2mm_aclk,
    I1,
    s_axis_s2mm_cmd_tvalid_split,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_input_reg_empty,
    sig_psm_halt,
    D);
  output sig_init_reg2;
  output O1;
  output sig_calc_error_reg;
  output [46:0]Q;
  output sig_cmd2mstr_cmd_valid;
  input [0:0]SR;
  input sig_reset_reg;
  input m_axi_s2mm_aclk;
  input I1;
  input s_axis_s2mm_cmd_tvalid_split;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_input_reg_empty;
  input sig_psm_halt;
  input [46:0]D;

  wire \<const0> ;
  wire \<const1> ;
  wire [46:0]D;
  wire I1;
  wire O1;
  wire [46:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0 ;
  wire n_0_sig_calc_error_reg_i_3__0;
  wire n_0_sig_calc_error_reg_i_4__0;
  wire n_0_sig_init_done_i_1__0;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire sig_calc_error_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_push_regfifo;
  wire sig_reset_reg;

GND GND
       (.G(\<const0> ));
LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1 
       (.I0(O1),
        .I1(s_axis_s2mm_cmd_tvalid_split),
        .O(sig_push_regfifo));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[10]),
        .Q(Q[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[11]),
        .Q(Q[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[12]),
        .Q(Q[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[13]),
        .Q(Q[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[14]),
        .Q(Q[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[15]),
        .Q(Q[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[16]),
        .Q(Q[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[17]),
        .Q(Q[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[18]),
        .Q(Q[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[19]),
        .Q(Q[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[20]),
        .Q(Q[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[21]),
        .Q(Q[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[22]),
        .Q(Q[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[23]),
        .Q(Q[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[24]),
        .Q(Q[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[25]),
        .Q(Q[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[26]),
        .Q(Q[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[27]),
        .Q(Q[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[28]),
        .Q(Q[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[29]),
        .Q(Q[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[30]),
        .Q(Q[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[31]),
        .Q(Q[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[32]),
        .Q(Q[32]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[4]),
        .Q(Q[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[33]),
        .Q(Q[33]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[34]),
        .Q(Q[34]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[35]),
        .Q(Q[35]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[36]),
        .Q(Q[36]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[37]),
        .Q(Q[37]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[38]),
        .Q(Q[38]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[39]),
        .Q(Q[39]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[40]),
        .Q(Q[40]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[41]),
        .Q(Q[41]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[42]),
        .Q(Q[42]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[5]),
        .Q(Q[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[43]),
        .Q(Q[43]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[44]),
        .Q(Q[44]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[45]),
        .Q(Q[45]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[46]),
        .Q(Q[46]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[6]),
        .Q(Q[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[7]),
        .Q(Q[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[8]),
        .Q(Q[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[9]),
        .Q(Q[9]),
        .R(SR));
LUT5 #(
    .INIT(32'hFFAE0000)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1 
       (.I0(I1),
        .I1(O1),
        .I2(s_axis_s2mm_cmd_tvalid_split),
        .I3(sig_init_done),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1 ),
        .Q(O1),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hF080F0800080F080)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0 
       (.I0(s_axis_s2mm_cmd_tvalid_split),
        .I1(O1),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_psm_halt),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT5 #(
    .INIT(32'h01000000)) 
     sig_calc_error_reg_i_2__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[6]),
        .I3(n_0_sig_calc_error_reg_i_3__0),
        .I4(n_0_sig_calc_error_reg_i_4__0),
        .O(sig_calc_error_reg));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_calc_error_reg_i_3__0
       (.I0(Q[10]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(sig_reset_reg),
        .I4(Q[13]),
        .I5(Q[1]),
        .O(n_0_sig_calc_error_reg_i_3__0));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_calc_error_reg_i_4__0
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[12]),
        .I3(Q[0]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(n_0_sig_calc_error_reg_i_4__0));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1__0
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1__0),
        .Q(sig_init_done),
        .R(\<const0> ));
FDSE #(
    .INIT(1'b0)) 
     sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_reset_reg),
        .Q(sig_init_reg2),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_dma_0axi_datamover_fifo_28
   (sig_init_reg2,
    s_axis_mm2s_cmd_tready,
    sig_calc_error_reg,
    Q,
    sig_cmd2mstr_cmd_valid,
    SR,
    sig_reset_reg,
    m_axi_mm2s_aclk,
    s_axis_mm2s_cmd_tvalid_split,
    I1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    mm2s_cmd_wdata);
  output sig_init_reg2;
  output s_axis_mm2s_cmd_tready;
  output sig_calc_error_reg;
  output [48:0]Q;
  output sig_cmd2mstr_cmd_valid;
  input [0:0]SR;
  input sig_reset_reg;
  input m_axi_mm2s_aclk;
  input s_axis_mm2s_cmd_tvalid_split;
  input I1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input [48:0]mm2s_cmd_wdata;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire [48:0]Q;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire [48:0]mm2s_cmd_wdata;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ;
  wire n_0_sig_calc_error_reg_i_3;
  wire n_0_sig_calc_error_reg_i_4;
  wire n_0_sig_init_done_i_1;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire sig_calc_error_pushed;
  wire sig_calc_error_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire sig_push_regfifo;
  wire sig_reset_reg;
  wire sig_sm_halt_reg;

GND GND
       (.G(\<const0> ));
LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_1 
       (.I0(s_axis_mm2s_cmd_tready),
        .I1(s_axis_mm2s_cmd_tvalid_split),
        .O(sig_push_regfifo));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[0]),
        .Q(Q[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[10]),
        .Q(Q[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[11]),
        .Q(Q[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[12]),
        .Q(Q[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[13]),
        .Q(Q[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[1]),
        .Q(Q[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[14]),
        .Q(Q[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[2]),
        .Q(Q[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[15]),
        .Q(Q[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[16]),
        .Q(Q[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[17]),
        .Q(Q[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[18]),
        .Q(Q[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[19]),
        .Q(Q[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[20]),
        .Q(Q[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[21]),
        .Q(Q[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[22]),
        .Q(Q[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[23]),
        .Q(Q[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[3]),
        .Q(Q[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[24]),
        .Q(Q[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[25]),
        .Q(Q[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[26]),
        .Q(Q[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[27]),
        .Q(Q[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[28]),
        .Q(Q[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[29]),
        .Q(Q[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[30]),
        .Q(Q[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[31]),
        .Q(Q[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[32]),
        .Q(Q[32]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[33]),
        .Q(Q[33]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[4]),
        .Q(Q[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[34]),
        .Q(Q[34]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[35]),
        .Q(Q[35]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[36]),
        .Q(Q[36]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[37]),
        .Q(Q[37]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[38]),
        .Q(Q[38]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[39]),
        .Q(Q[39]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[40]),
        .Q(Q[40]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[41]),
        .Q(Q[41]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[42]),
        .Q(Q[42]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[43]),
        .Q(Q[43]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[5]),
        .Q(Q[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[44]),
        .Q(Q[44]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[45]),
        .Q(Q[45]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[46]),
        .Q(Q[46]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[47]),
        .Q(Q[47]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[48]),
        .Q(Q[48]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[6]),
        .Q(Q[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[7]),
        .Q(Q[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[8]),
        .Q(Q[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(mm2s_cmd_wdata[9]),
        .Q(Q[9]),
        .R(SR));
LUT5 #(
    .INIT(32'hFFAE0000)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1 
       (.I0(I1),
        .I1(s_axis_mm2s_cmd_tready),
        .I2(s_axis_mm2s_cmd_tvalid_split),
        .I3(sig_init_done),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1 ),
        .Q(s_axis_mm2s_cmd_tready),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hCC88CC88C088CC88)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(sig_push_regfifo),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_calc_error_pushed),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_sm_halt_reg),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT5 #(
    .INIT(32'h01000000)) 
     sig_calc_error_reg_i_2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(n_0_sig_calc_error_reg_i_3),
        .I4(n_0_sig_calc_error_reg_i_4),
        .O(sig_calc_error_reg));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_calc_error_reg_i_3
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(Q[7]),
        .I3(sig_reset_reg),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(n_0_sig_calc_error_reg_i_3));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_calc_error_reg_i_4
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[10]),
        .I3(Q[11]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(n_0_sig_calc_error_reg_i_4));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(\<const0> ));
FDSE #(
    .INIT(1'b0)) 
     sig_init_reg2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(sig_reset_reg),
        .Q(sig_init_reg2),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_dma_0axi_datamover_fifo__parameterized0
   (O1,
    mm2s_decerr_i,
    O2,
    mm2s_interr_i,
    mm2s_slverr_i,
    O3,
    m_axi_mm2s_aclk,
    p_7_out,
    sig_rsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axis_mm2s_sts_tready,
    sig_reset_reg,
    sig_init_reg2,
    SR,
    D);
  output O1;
  output mm2s_decerr_i;
  output O2;
  output mm2s_interr_i;
  output mm2s_slverr_i;
  output O3;
  input m_axi_mm2s_aclk;
  input p_7_out;
  input sig_rsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input m_axis_mm2s_sts_tready;
  input sig_reset_reg;
  input sig_init_reg2;
  input [0:0]SR;
  input [3:0]D;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]D;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire [6:0]m_axis_mm2s_sts_tdata_int;
  wire m_axis_mm2s_sts_tready;
  wire mm2s_decerr_i;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ;
  wire n_0_sig_init_done_i_1;
  wire p_7_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_push_regfifo;
  wire sig_reset_reg;
  wire sig_rsc2stat_status_valid;

GND GND
       (.G(\<const0> ));
LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1 
       (.I0(O1),
        .I1(sig_rsc2stat_status_valid),
        .O(sig_push_regfifo));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(D[0]),
        .Q(m_axis_mm2s_sts_tdata_int[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(D[1]),
        .Q(m_axis_mm2s_sts_tdata_int[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(D[2]),
        .Q(m_axis_mm2s_sts_tdata_int[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(D[3]),
        .Q(m_axis_mm2s_sts_tdata_int[6]),
        .R(SR));
LUT6 #(
    .INIT(64'hAAAAAAAAAA080808)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(O1),
        .I2(sig_rsc2stat_status_valid),
        .I3(m_axis_mm2s_sts_tready),
        .I4(O2),
        .I5(sig_init_done),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 ),
        .Q(O1),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h00F08080)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(sig_rsc2stat_status_valid),
        .I1(O1),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(m_axis_mm2s_sts_tready),
        .I4(O2),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ),
        .Q(O2),
        .R(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT3 #(
    .INIT(8'h20)) 
     mm2s_decerr_i_i_1
       (.I0(m_axis_mm2s_sts_tdata_int[5]),
        .I1(p_7_out),
        .I2(O2),
        .O(mm2s_decerr_i));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT3 #(
    .INIT(8'h20)) 
     mm2s_interr_i_i_1
       (.I0(m_axis_mm2s_sts_tdata_int[4]),
        .I1(p_7_out),
        .I2(O2),
        .O(mm2s_interr_i));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT3 #(
    .INIT(8'h20)) 
     mm2s_slverr_i_i_1
       (.I0(m_axis_mm2s_sts_tdata_int[6]),
        .I1(p_7_out),
        .I2(O2),
        .O(mm2s_slverr_i));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \mm2s_tag[0]_i_1 
       (.I0(m_axis_mm2s_sts_tdata_int[0]),
        .I1(p_7_out),
        .I2(O2),
        .O(O3));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_dma_0axi_datamover_fifo__parameterized1
   (sig_rd_empty,
    O1,
    O2,
    O3,
    O4,
    O5,
    I1,
    SR,
    m_axi_mm2s_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I2,
    I3,
    sig_mstr2sf_cmd_valid,
    I4,
    sig_data2mstr_cmd_ready,
    sig_reset_reg,
    sig_init_reg2);
  output sig_rd_empty;
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  input I1;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I2;
  input I3;
  input sig_mstr2sf_cmd_valid;
  input I4;
  input sig_data2mstr_cmd_ready;
  input sig_reset_reg;
  input sig_init_reg2;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire n_0_sig_inhibit_rdy_n_i_1;
  wire n_0_sig_init_done_i_1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2mstr_cmd_ready;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_mstr2sf_cmd_valid;
  wire sig_rd_empty;
  wire sig_reset_reg;

GND GND
       (.G(\<const0> ));
axi_dma_0srl_fifo_f__parameterized4 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(O2),
        .I5(I4),
        .O1(sig_rd_empty),
        .O2(O1),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2mstr_cmd_ready(sig_data2mstr_cmd_ready),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     sig_inhibit_rdy_n_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(O2),
        .I2(sig_init_done),
        .O(n_0_sig_inhibit_rdy_n_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_inhibit_rdy_n_i_1),
        .Q(O2),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_dma_0axi_datamover_fifo__parameterized2
   (O1,
    O2,
    s2mm_decerr_i,
    s2mm_interr_i,
    s2mm_slverr_i,
    I10,
    O3,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_wsc2stat_status_valid,
    m_axis_s2mm_sts_tready,
    p_13_out,
    s2mm_scndry_resetn,
    sig_reset_reg,
    sig_init_reg2,
    SR,
    I2);
  output O1;
  output O2;
  output s2mm_decerr_i;
  output s2mm_interr_i;
  output s2mm_slverr_i;
  output [13:0]I10;
  output O3;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_wsc2stat_status_valid;
  input m_axis_s2mm_sts_tready;
  input p_13_out;
  input s2mm_scndry_resetn;
  input sig_reset_reg;
  input sig_init_reg2;
  input [0:0]SR;
  input [17:0]I2;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]I10;
  wire [17:0]I2;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire [31:4]m_axis_s2mm_sts_tdata_int;
  wire m_axis_s2mm_sts_tready;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0 ;
  wire n_0_sig_init_done_i_1__0;
  wire p_13_out;
  wire s2mm_decerr_i;
  wire s2mm_interr_i;
  wire s2mm_scndry_resetn;
  wire s2mm_slverr_i;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_push_regfifo;
  wire sig_reset_reg;
  wire sig_wsc2stat_status_valid;

GND GND
       (.G(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair118" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \INDETERMINATE_BTT_MODE.s2mm_brcvd[0]_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[8]),
        .I1(p_13_out),
        .I2(O2),
        .O(I10[0]));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \INDETERMINATE_BTT_MODE.s2mm_brcvd[10]_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[18]),
        .I1(p_13_out),
        .I2(O2),
        .O(I10[10]));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \INDETERMINATE_BTT_MODE.s2mm_brcvd[11]_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[19]),
        .I1(p_13_out),
        .I2(O2),
        .O(I10[11]));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \INDETERMINATE_BTT_MODE.s2mm_brcvd[12]_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[20]),
        .I1(p_13_out),
        .I2(O2),
        .O(I10[12]));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[21]),
        .I1(p_13_out),
        .I2(O2),
        .O(I10[13]));
(* SOFT_HLUTNM = "soft_lutpair118" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \INDETERMINATE_BTT_MODE.s2mm_brcvd[1]_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[9]),
        .I1(p_13_out),
        .I2(O2),
        .O(I10[1]));
(* SOFT_HLUTNM = "soft_lutpair117" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \INDETERMINATE_BTT_MODE.s2mm_brcvd[2]_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[10]),
        .I1(p_13_out),
        .I2(O2),
        .O(I10[2]));
(* SOFT_HLUTNM = "soft_lutpair117" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \INDETERMINATE_BTT_MODE.s2mm_brcvd[3]_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[11]),
        .I1(p_13_out),
        .I2(O2),
        .O(I10[3]));
(* SOFT_HLUTNM = "soft_lutpair116" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \INDETERMINATE_BTT_MODE.s2mm_brcvd[4]_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[12]),
        .I1(p_13_out),
        .I2(O2),
        .O(I10[4]));
(* SOFT_HLUTNM = "soft_lutpair115" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \INDETERMINATE_BTT_MODE.s2mm_brcvd[5]_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[13]),
        .I1(p_13_out),
        .I2(O2),
        .O(I10[5]));
(* SOFT_HLUTNM = "soft_lutpair116" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \INDETERMINATE_BTT_MODE.s2mm_brcvd[6]_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[14]),
        .I1(p_13_out),
        .I2(O2),
        .O(I10[6]));
(* SOFT_HLUTNM = "soft_lutpair115" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \INDETERMINATE_BTT_MODE.s2mm_brcvd[7]_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[15]),
        .I1(p_13_out),
        .I2(O2),
        .O(I10[7]));
(* SOFT_HLUTNM = "soft_lutpair114" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \INDETERMINATE_BTT_MODE.s2mm_brcvd[8]_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[16]),
        .I1(p_13_out),
        .I2(O2),
        .O(I10[8]));
(* SOFT_HLUTNM = "soft_lutpair114" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \INDETERMINATE_BTT_MODE.s2mm_brcvd[9]_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[17]),
        .I1(p_13_out),
        .I2(O2),
        .O(I10[9]));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \INDETERMINATE_BTT_MODE.s2mm_decerr_i_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[5]),
        .I1(p_13_out),
        .I2(O2),
        .O(s2mm_decerr_i));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \INDETERMINATE_BTT_MODE.s2mm_interr_i_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[4]),
        .I1(p_13_out),
        .I2(O2),
        .O(s2mm_interr_i));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT5 #(
    .INIT(32'h00E00000)) 
     \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[31]),
        .I1(m_axis_s2mm_sts_tdata_int[4]),
        .I2(O2),
        .I3(p_13_out),
        .I4(s2mm_scndry_resetn),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \INDETERMINATE_BTT_MODE.s2mm_slverr_i_i_1 
       (.I0(m_axis_s2mm_sts_tdata_int[6]),
        .I1(p_13_out),
        .I2(O2),
        .O(s2mm_slverr_i));
LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[31]_i_1 
       (.I0(O1),
        .I1(sig_wsc2stat_status_valid),
        .O(sig_push_regfifo));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I2[5]),
        .Q(m_axis_s2mm_sts_tdata_int[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I2[6]),
        .Q(m_axis_s2mm_sts_tdata_int[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I2[7]),
        .Q(m_axis_s2mm_sts_tdata_int[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I2[8]),
        .Q(m_axis_s2mm_sts_tdata_int[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I2[9]),
        .Q(m_axis_s2mm_sts_tdata_int[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I2[10]),
        .Q(m_axis_s2mm_sts_tdata_int[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I2[11]),
        .Q(m_axis_s2mm_sts_tdata_int[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I2[12]),
        .Q(m_axis_s2mm_sts_tdata_int[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I2[13]),
        .Q(m_axis_s2mm_sts_tdata_int[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I2[14]),
        .Q(m_axis_s2mm_sts_tdata_int[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I2[15]),
        .Q(m_axis_s2mm_sts_tdata_int[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I2[16]),
        .Q(m_axis_s2mm_sts_tdata_int[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I2[17]),
        .Q(m_axis_s2mm_sts_tdata_int[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I2[0]),
        .Q(m_axis_s2mm_sts_tdata_int[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I2[1]),
        .Q(m_axis_s2mm_sts_tdata_int[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I2[2]),
        .Q(m_axis_s2mm_sts_tdata_int[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I2[3]),
        .Q(m_axis_s2mm_sts_tdata_int[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(I2[4]),
        .Q(m_axis_s2mm_sts_tdata_int[9]),
        .R(SR));
LUT6 #(
    .INIT(64'hAAAAAAAAAA080808)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(O1),
        .I2(sig_wsc2stat_status_valid),
        .I3(m_axis_s2mm_sts_tready),
        .I4(O2),
        .I5(sig_init_done),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2 ),
        .Q(O1),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h00F08080)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0 
       (.I0(sig_wsc2stat_status_valid),
        .I1(O1),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(m_axis_s2mm_sts_tready),
        .I4(O2),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0 ),
        .Q(O2),
        .R(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1__0
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1__0),
        .Q(sig_init_done),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_dma_0axi_datamover_fifo__parameterized3
   (sig_rd_empty,
    sig_wr_fifo,
    O1,
    O2,
    m_axi_s2mm_bready,
    S,
    SR,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    Dout,
    D,
    sig_rd_empty_0,
    sig_coelsc_reg_empty,
    I1,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bresp,
    sig_reset_reg,
    sig_init_reg2);
  output sig_rd_empty;
  output sig_wr_fifo;
  output O1;
  output O2;
  output m_axi_s2mm_bready;
  input S;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [0:0]Dout;
  input [1:0]D;
  input sig_rd_empty_0;
  input sig_coelsc_reg_empty;
  input I1;
  input m_axi_s2mm_bvalid;
  input [1:0]m_axi_s2mm_bresp;
  input sig_reset_reg;
  input sig_init_reg2;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]D;
  wire [0:0]Dout;
  wire I1;
  wire O1;
  wire O2;
  wire S;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire n_0_sig_inhibit_rdy_n_i_1__0;
  wire n_0_sig_init_done_i_1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_rd_empty;
  wire sig_rd_empty_0;
  wire sig_reset_reg;
  wire sig_wr_fifo;

GND GND
       (.G(\<const0> ));
axi_dma_0srl_fifo_f__parameterized0_14 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.Clken(sig_wr_fifo),
        .D(D),
        .Dout(Dout),
        .I1(I1),
        .O1(O1),
        .O2(O2),
        .S(S),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_rd_empty(sig_rd_empty),
        .sig_rd_empty_0(sig_rd_empty_0));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     sig_inhibit_rdy_n_i_1__0
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_inhibit_rdy_n),
        .I2(sig_init_done),
        .O(n_0_sig_inhibit_rdy_n_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_inhibit_rdy_n_i_1__0),
        .Q(sig_inhibit_rdy_n),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_dma_0axi_datamover_fifo__parameterized4
   (sig_rd_empty,
    Clken,
    O1,
    sig_inhibit_rdy_n,
    S,
    Dout,
    sig_push_coelsc_reg,
    p_4_out,
    O2,
    SR,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    sig_data2wsc_valid,
    D,
    Din,
    sig_reset_reg,
    sig_init_reg2);
  output sig_rd_empty;
  output Clken;
  output O1;
  output sig_inhibit_rdy_n;
  output S;
  output [16:0]Dout;
  output sig_push_coelsc_reg;
  output p_4_out;
  output O2;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input sig_data2wsc_valid;
  input [0:0]D;
  input [16:0]Din;
  input sig_reset_reg;
  input sig_init_reg2;

  wire \<const0> ;
  wire \<const1> ;
  wire Clken;
  wire [0:0]D;
  wire [16:0]Din;
  wire [16:0]Dout;
  wire O1;
  wire O2;
  wire S;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire n_0_sig_inhibit_rdy_n_i_1__1;
  wire n_0_sig_init_done_i_1;
  wire p_4_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_push_coelsc_reg;
  wire sig_rd_empty;
  wire sig_rd_empty_0;
  wire sig_reset_reg;

GND GND
       (.G(\<const0> ));
axi_dma_0srl_fifo_f__parameterized5 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .Din(Din),
        .Dout(Dout),
        .O1(sig_rd_empty),
        .O2(Clken),
        .O3(O1),
        .O4(O2),
        .S(S),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_4_out(p_4_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_rd_empty_0(sig_rd_empty_0));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     sig_inhibit_rdy_n_i_1__1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_inhibit_rdy_n),
        .I2(sig_init_done),
        .O(n_0_sig_inhibit_rdy_n_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_inhibit_rdy_n_i_1__1),
        .Q(sig_inhibit_rdy_n),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_dma_0axi_datamover_fifo__parameterized5
   (O1,
    sig_inhibit_rdy_n,
    O2,
    O3,
    D,
    Dout,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_pop_cmd_fifo_ns,
    O4,
    O5,
    SR,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    DIBDI,
    I2,
    lsig_cmd_fetch_pause,
    I1,
    I3,
    sig_ld_cmd,
    sig_btt_cntr_prv0,
    sig_cmd_full,
    sig_sm_ld_dre_cmd,
    sig_sm_pop_cmd_fifo,
    p_9_out,
    sig_need_cmd_flush,
    Q,
    I4,
    p_7_out,
    I5,
    I6,
    I7,
    I8,
    Din,
    sig_reset_reg,
    sig_init_reg2);
  output O1;
  output sig_inhibit_rdy_n;
  output O2;
  output O3;
  output [12:0]D;
  output [4:0]Dout;
  output sig_sm_ld_dre_cmd_ns;
  output sig_sm_pop_cmd_fifo_ns;
  output [3:0]O4;
  output O5;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [0:0]DIBDI;
  input I2;
  input lsig_cmd_fetch_pause;
  input I1;
  input I3;
  input sig_ld_cmd;
  input [12:0]sig_btt_cntr_prv0;
  input sig_cmd_full;
  input sig_sm_ld_dre_cmd;
  input sig_sm_pop_cmd_fifo;
  input p_9_out;
  input sig_need_cmd_flush;
  input [5:0]Q;
  input I4;
  input p_7_out;
  input I5;
  input I6;
  input I7;
  input I8;
  input [15:0]Din;
  input sig_reset_reg;
  input sig_init_reg2;

  wire \<const0> ;
  wire \<const1> ;
  wire [12:0]D;
  wire [0:0]DIBDI;
  wire [15:0]Din;
  wire [4:0]Dout;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire O1;
  wire O2;
  wire O3;
  wire [3:0]O4;
  wire O5;
  wire [5:0]Q;
  wire [0:0]SR;
  wire lsig_cmd_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire n_0_sig_inhibit_rdy_n_i_1__2;
  wire n_0_sig_init_done_i_1;
  wire p_7_out;
  wire p_9_out;
  wire [12:0]sig_btt_cntr_prv0;
  wire sig_cmd_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_ld_cmd;
  wire sig_need_cmd_flush;
  wire sig_reset_reg;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;

GND GND
       (.G(\<const0> ));
axi_dma_0srl_fifo_f__parameterized6 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .DIBDI(DIBDI),
        .Din(Din),
        .Dout(Dout),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .Q(Q),
        .SR(SR),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_7_out(p_7_out),
        .p_9_out(p_9_out),
        .sig_btt_cntr_prv0(sig_btt_cntr_prv0),
        .sig_cmd_full(sig_cmd_full),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_ld_cmd(sig_ld_cmd),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair145" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     sig_inhibit_rdy_n_i_1__2
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_inhibit_rdy_n),
        .I2(sig_init_done),
        .O(n_0_sig_inhibit_rdy_n_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_inhibit_rdy_n_i_1__2),
        .Q(sig_inhibit_rdy_n),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair145" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_dma_0axi_datamover_fifo__parameterized6
   (sig_rd_empty,
    sig_eop_sent_reg0,
    sig_wr_fifo,
    O1,
    O2,
    O3,
    O4,
    O5,
    E,
    O6,
    O7,
    O8,
    lsig_set_absorb2tlast,
    out,
    sig_eop_sent,
    I12,
    O9,
    O10,
    O12,
    O11,
    O13,
    O15,
    m_axi_s2mm_aclk,
    CO,
    ld_btt_cntr_reg2,
    ld_btt_cntr_reg3,
    sig_btt_eq_0,
    ld_btt_cntr_reg1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_max_first_increment,
    I1,
    sig_next_strt_offset_reg__0,
    Dout,
    sig_btt_cntr_prv0,
    D,
    lsig_absorb2tlast,
    I2,
    I3,
    I4,
    I5,
    I6,
    p_7_out,
    I7,
    sig_eop_halt_xfer,
    sig_curr_strt_offset,
    Q,
    I8,
    I9,
    sig_strm_tlast,
    I10,
    I11,
    I13,
    DI,
    DIBDI,
    I14,
    p_1_in,
    p_2_in,
    sig_curr_eof_reg,
    sig_fifo_mssai,
    sig_eop_sent_reg);
  output sig_rd_empty;
  output sig_eop_sent_reg0;
  output sig_wr_fifo;
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output [0:0]E;
  output O6;
  output O7;
  output O8;
  output lsig_set_absorb2tlast;
  output [7:0]out;
  output sig_eop_sent;
  output [0:0]I12;
  output O9;
  output O10;
  output O12;
  output O11;
  output O13;
  output O15;
  input m_axi_s2mm_aclk;
  input [0:0]CO;
  input ld_btt_cntr_reg2;
  input ld_btt_cntr_reg3;
  input sig_btt_eq_0;
  input ld_btt_cntr_reg1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [0:0]sig_max_first_increment;
  input I1;
  input [1:0]sig_next_strt_offset_reg__0;
  input [2:0]Dout;
  input [2:0]sig_btt_cntr_prv0;
  input [1:0]D;
  input lsig_absorb2tlast;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input p_7_out;
  input I7;
  input sig_eop_halt_xfer;
  input [1:0]sig_curr_strt_offset;
  input [13:0]Q;
  input I8;
  input I9;
  input sig_strm_tlast;
  input I10;
  input [3:0]I11;
  input I13;
  input [0:0]DI;
  input [0:0]DIBDI;
  input I14;
  input p_1_in;
  input p_2_in;
  input sig_curr_eof_reg;
  input [1:0]sig_fifo_mssai;
  input sig_eop_sent_reg;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]DI;
  wire [0:0]DIBDI;
  wire [2:0]Dout;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire [3:0]I11;
  wire [0:0]I12;
  wire I13;
  wire I14;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O15;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [13:0]Q;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg3;
  wire lsig_absorb2tlast;
  wire lsig_set_absorb2tlast;
  wire m_axi_s2mm_aclk;
  wire n_0_sig_inhibit_rdy_n_i_1;
  wire n_0_sig_init_done_i_1;
  wire [7:0]out;
  wire p_1_in;
  wire p_2_in;
  wire p_7_out;
  wire [2:0]sig_btt_cntr_prv0;
  wire sig_btt_eq_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_curr_eof_reg;
  wire [1:0]sig_curr_strt_offset;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg0;
  wire [1:0]sig_fifo_mssai;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire [0:0]sig_max_first_increment;
  wire [1:0]sig_next_strt_offset_reg__0;
  wire sig_rd_empty;
  wire sig_strm_tlast;
  wire sig_wr_fifo;

GND GND
       (.G(\<const0> ));
axi_dma_0srl_fifo_f__parameterized7 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.CO(CO),
        .D(D),
        .DI(DI),
        .DIBDI(DIBDI),
        .Dout(Dout),
        .E(E),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(sig_rd_empty),
        .O10(O8),
        .O11(O9),
        .O12(O10),
        .O13(O12),
        .O14(O11),
        .O15(O13),
        .O16(O15),
        .O2(sig_eop_sent_reg0),
        .O3(O1),
        .O4(O2),
        .O5(O3),
        .O6(O4),
        .O7(O5),
        .O8(O6),
        .O9(O7),
        .Q(Q),
        .ld_btt_cntr_reg1(ld_btt_cntr_reg1),
        .ld_btt_cntr_reg2(ld_btt_cntr_reg2),
        .ld_btt_cntr_reg3(ld_btt_cntr_reg3),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .lsig_set_absorb2tlast(lsig_set_absorb2tlast),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_1_in(p_1_in),
        .p_2_in(p_2_in),
        .p_7_out(p_7_out),
        .sel(sig_wr_fifo),
        .sig_btt_cntr_prv0(sig_btt_cntr_prv0),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_curr_eof_reg(sig_curr_eof_reg),
        .sig_curr_strt_offset(sig_curr_strt_offset),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent(sig_eop_sent),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_fifo_mssai(sig_fifo_mssai),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_max_first_increment(sig_max_first_increment),
        .sig_next_strt_offset_reg__0(sig_next_strt_offset_reg__0),
        .sig_strm_tlast(sig_strm_tlast));
VCC VCC
       (.P(\<const1> ));
LUT4 #(
    .INIT(16'h00E0)) 
     sig_inhibit_rdy_n_i_1
       (.I0(sig_inhibit_rdy_n),
        .I1(sig_init_done),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_eop_sent_reg),
        .O(n_0_sig_inhibit_rdy_n_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_inhibit_rdy_n_i_1),
        .Q(sig_inhibit_rdy_n),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h00000800)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(sig_eop_sent_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(\<const0> ));
FDSE #(
    .INIT(1'b0)) 
     sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(sig_eop_sent_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_init_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_eop_sent_reg0),
        .Q(sig_init_reg),
        .R(\<const0> ));
endmodule

module axi_dma_0axi_datamover_ibttcc
   (out,
    sig_reset_reg,
    p_32_out,
    sig_csm_pop_child_cmd,
    sig_psm_halt,
    Din,
    sig_xfer_calc_err_reg,
    sig_xfer_type_reg,
    sig_xfer_is_seq_reg,
    sig_xfer_cmd_cmplt_reg,
    sig_child_qual_first_of_2,
    O1,
    D,
    O2,
    O3,
    sig_input_reg_empty,
    O5,
    p_22_out,
    p_11_out,
    O6,
    O8,
    O9,
    p_9_out,
    I8,
    O10,
    S,
    SR,
    m_axi_s2mm_aclk,
    I1,
    Q,
    O,
    O4,
    sig_calc_error_reg,
    sig_cmd2mstr_cmd_valid,
    O7,
    sig_addr2wsc_cmd_fifo_empty,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    CO,
    sig_data2mstr_cmd_ready,
    I2,
    I3,
    I4,
    sig_inhibit_rdy_n,
    I5,
    I6);
  output [31:0]out;
  output sig_reset_reg;
  output p_32_out;
  output sig_csm_pop_child_cmd;
  output sig_psm_halt;
  output [15:0]Din;
  output sig_xfer_calc_err_reg;
  output sig_xfer_type_reg;
  output sig_xfer_is_seq_reg;
  output sig_xfer_cmd_cmplt_reg;
  output sig_child_qual_first_of_2;
  output [1:0]O1;
  output [2:0]D;
  output [31:0]O2;
  output O3;
  output sig_input_reg_empty;
  output O5;
  output p_22_out;
  output p_11_out;
  output O6;
  output O8;
  output [4:0]O9;
  output p_9_out;
  output [3:0]I8;
  output O10;
  output [3:0]S;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input I1;
  input [46:0]Q;
  input [3:0]O;
  input [3:0]O4;
  input sig_calc_error_reg;
  input sig_cmd2mstr_cmd_valid;
  input [8:0]O7;
  input sig_addr2wsc_cmd_fifo_empty;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [0:0]CO;
  input sig_data2mstr_cmd_ready;
  input I2;
  input I3;
  input I4;
  input sig_inhibit_rdy_n;
  input I5;
  input [4:0]I6;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]CO;
  wire [2:0]D;
  wire [15:0]Din;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire [4:0]I6;
  wire [3:0]I8;
  wire [3:0]O;
  wire [1:0]O1;
  wire O10;
  wire [31:0]O2;
  wire O3;
  wire [3:0]O4;
  wire O5;
  wire O6;
  wire [8:0]O7;
  wire O8;
  wire [4:0]O9;
  wire [46:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [15:0]data;
  wire m_axi_s2mm_aclk;
  wire \n_0_FSM_onehot_sig_csm_state[0]_i_1 ;
  wire \n_0_FSM_onehot_sig_csm_state[1]_i_1 ;
  wire \n_0_FSM_onehot_sig_csm_state[2]_i_1 ;
  wire \n_0_FSM_onehot_sig_csm_state[3]_i_1 ;
  wire \n_0_FSM_onehot_sig_csm_state[4]_i_1 ;
  wire \n_0_FSM_onehot_sig_csm_state[5]_i_1 ;
  wire \n_0_FSM_onehot_sig_csm_state[5]_i_2 ;
  wire \n_0_FSM_onehot_sig_csm_state[5]_i_3 ;
  wire \n_0_FSM_onehot_sig_csm_state[5]_i_4 ;
  wire \n_0_FSM_onehot_sig_csm_state[5]_i_5 ;
  wire \n_0_FSM_onehot_sig_csm_state[6]_i_1 ;
  wire \n_0_FSM_onehot_sig_csm_state[6]_i_10 ;
  wire \n_0_FSM_onehot_sig_csm_state[6]_i_11 ;
  wire \n_0_FSM_onehot_sig_csm_state[6]_i_12 ;
  wire \n_0_FSM_onehot_sig_csm_state[6]_i_14 ;
  wire \n_0_FSM_onehot_sig_csm_state[6]_i_15 ;
  wire \n_0_FSM_onehot_sig_csm_state[6]_i_2 ;
  wire \n_0_FSM_onehot_sig_csm_state[6]_i_4 ;
  wire \n_0_FSM_onehot_sig_csm_state[6]_i_5 ;
  wire \n_0_FSM_onehot_sig_csm_state[6]_i_6 ;
  wire \n_0_FSM_onehot_sig_csm_state[6]_i_7 ;
  wire \n_0_FSM_onehot_sig_csm_state[6]_i_8 ;
  wire \n_0_FSM_onehot_sig_csm_state[6]_i_9 ;
  wire \n_0_FSM_onehot_sig_csm_state_reg[0] ;
  wire \n_0_FSM_onehot_sig_csm_state_reg[1] ;
  wire \n_0_FSM_onehot_sig_csm_state_reg[2] ;
  wire \n_0_FSM_onehot_sig_csm_state_reg[3] ;
  wire \n_0_FSM_onehot_sig_csm_state_reg[4] ;
  wire \n_0_FSM_onehot_sig_csm_state_reg[5] ;
  wire \n_0_FSM_onehot_sig_csm_state_reg[6] ;
  wire \n_0_FSM_onehot_sig_psm_state[0]_i_1 ;
  wire \n_0_FSM_onehot_sig_psm_state[1]_i_1 ;
  wire \n_0_FSM_onehot_sig_psm_state[1]_i_2 ;
  wire \n_0_FSM_onehot_sig_psm_state[1]_i_3 ;
  wire \n_0_FSM_onehot_sig_psm_state[1]_i_4 ;
  wire \n_0_FSM_onehot_sig_psm_state[1]_i_5 ;
  wire \n_0_FSM_onehot_sig_psm_state[1]_i_6 ;
  wire \n_0_FSM_onehot_sig_psm_state[2]_i_1 ;
  wire \n_0_FSM_onehot_sig_psm_state[2]_i_2 ;
  wire \n_0_FSM_onehot_sig_psm_state[3]_i_1 ;
  wire \n_0_FSM_onehot_sig_psm_state[3]_i_2 ;
  wire \n_0_FSM_onehot_sig_psm_state[4]_i_1 ;
  wire \n_0_FSM_onehot_sig_psm_state[4]_i_2 ;
  wire \n_0_FSM_onehot_sig_psm_state[5]_i_1 ;
  wire \n_0_FSM_onehot_sig_psm_state[5]_i_2 ;
  wire \n_0_FSM_onehot_sig_psm_state[5]_i_4 ;
  wire \n_0_FSM_onehot_sig_psm_state[5]_i_5 ;
  wire \n_0_FSM_onehot_sig_psm_state[5]_i_6 ;
  wire \n_0_FSM_onehot_sig_psm_state_reg[0] ;
  wire \n_0_FSM_onehot_sig_psm_state_reg[1] ;
  wire \n_0_FSM_onehot_sig_psm_state_reg[2] ;
  wire \n_0_FSM_onehot_sig_psm_state_reg[3] ;
  wire \n_0_FSM_onehot_sig_psm_state_reg[4] ;
  wire \n_0_FSM_onehot_sig_psm_state_reg[5] ;
  wire \n_0_sig_btt_cntr[0]_i_1__0 ;
  wire \n_0_sig_btt_cntr[10]_i_1 ;
  wire \n_0_sig_btt_cntr[11]_i_1 ;
  wire \n_0_sig_btt_cntr[11]_i_3 ;
  wire \n_0_sig_btt_cntr[11]_i_4 ;
  wire \n_0_sig_btt_cntr[11]_i_5 ;
  wire \n_0_sig_btt_cntr[11]_i_6 ;
  wire \n_0_sig_btt_cntr[12]_i_1 ;
  wire \n_0_sig_btt_cntr[13]_i_1 ;
  wire \n_0_sig_btt_cntr[13]_i_2 ;
  wire \n_0_sig_btt_cntr[13]_i_4 ;
  wire \n_0_sig_btt_cntr[13]_i_5 ;
  wire \n_0_sig_btt_cntr[1]_i_1 ;
  wire \n_0_sig_btt_cntr[2]_i_1 ;
  wire \n_0_sig_btt_cntr[3]_i_1 ;
  wire \n_0_sig_btt_cntr[3]_i_3__0 ;
  wire \n_0_sig_btt_cntr[3]_i_4__0 ;
  wire \n_0_sig_btt_cntr[3]_i_5__0 ;
  wire \n_0_sig_btt_cntr[3]_i_6__0 ;
  wire \n_0_sig_btt_cntr[4]_i_1 ;
  wire \n_0_sig_btt_cntr[5]_i_1 ;
  wire \n_0_sig_btt_cntr[6]_i_1 ;
  wire \n_0_sig_btt_cntr[7]_i_1 ;
  wire \n_0_sig_btt_cntr[7]_i_3 ;
  wire \n_0_sig_btt_cntr[7]_i_4 ;
  wire \n_0_sig_btt_cntr[7]_i_5__0 ;
  wire \n_0_sig_btt_cntr[7]_i_6__0 ;
  wire \n_0_sig_btt_cntr[8]_i_1 ;
  wire \n_0_sig_btt_cntr[9]_i_1 ;
  wire \n_0_sig_btt_cntr_reg[11]_i_2__0 ;
  wire \n_0_sig_btt_cntr_reg[3]_i_2__0 ;
  wire \n_0_sig_btt_cntr_reg[7]_i_2__0 ;
  wire n_0_sig_calc_error_reg_i_1__0;
  wire \n_0_sig_child_addr_cntr_lsh[0]_i_1 ;
  wire \n_0_sig_child_addr_cntr_lsh[12]_i_2 ;
  wire \n_0_sig_child_addr_cntr_lsh[12]_i_3 ;
  wire \n_0_sig_child_addr_cntr_lsh[12]_i_4 ;
  wire \n_0_sig_child_addr_cntr_lsh[12]_i_5 ;
  wire \n_0_sig_child_addr_cntr_lsh[8]_i_2 ;
  wire \n_0_sig_child_addr_cntr_lsh[8]_i_3 ;
  wire \n_0_sig_child_addr_cntr_lsh[8]_i_4 ;
  wire \n_0_sig_child_addr_cntr_lsh[8]_i_5 ;
  wire \n_0_sig_child_addr_cntr_lsh_reg[8]_i_1 ;
  wire \n_0_sig_child_addr_cntr_msh[0]_i_1 ;
  wire \n_0_sig_child_addr_cntr_msh[0]_i_3 ;
  wire \n_0_sig_child_addr_cntr_msh[0]_i_4 ;
  wire \n_0_sig_child_addr_cntr_msh[0]_i_5 ;
  wire \n_0_sig_child_addr_cntr_msh[0]_i_6 ;
  wire \n_0_sig_child_addr_cntr_msh[0]_i_7 ;
  wire \n_0_sig_child_addr_cntr_msh[12]_i_2 ;
  wire \n_0_sig_child_addr_cntr_msh[12]_i_3 ;
  wire \n_0_sig_child_addr_cntr_msh[12]_i_4 ;
  wire \n_0_sig_child_addr_cntr_msh[12]_i_5 ;
  wire \n_0_sig_child_addr_cntr_msh[4]_i_2 ;
  wire \n_0_sig_child_addr_cntr_msh[4]_i_3 ;
  wire \n_0_sig_child_addr_cntr_msh[4]_i_4 ;
  wire \n_0_sig_child_addr_cntr_msh[4]_i_5 ;
  wire \n_0_sig_child_addr_cntr_msh[8]_i_2 ;
  wire \n_0_sig_child_addr_cntr_msh[8]_i_3 ;
  wire \n_0_sig_child_addr_cntr_msh[8]_i_4 ;
  wire \n_0_sig_child_addr_cntr_msh[8]_i_5 ;
  wire \n_0_sig_child_addr_cntr_msh_reg[0]_i_2 ;
  wire \n_0_sig_child_addr_cntr_msh_reg[4]_i_1 ;
  wire \n_0_sig_child_addr_cntr_msh_reg[8]_i_1 ;
  wire n_0_sig_child_addr_lsh_rollover_reg_i_10;
  wire n_0_sig_child_addr_lsh_rollover_reg_i_11;
  wire n_0_sig_child_addr_lsh_rollover_reg_i_12;
  wire n_0_sig_child_addr_lsh_rollover_reg_i_14;
  wire n_0_sig_child_addr_lsh_rollover_reg_i_15;
  wire n_0_sig_child_addr_lsh_rollover_reg_i_16;
  wire n_0_sig_child_addr_lsh_rollover_reg_i_17;
  wire n_0_sig_child_addr_lsh_rollover_reg_i_18;
  wire n_0_sig_child_addr_lsh_rollover_reg_i_19;
  wire n_0_sig_child_addr_lsh_rollover_reg_i_20;
  wire n_0_sig_child_addr_lsh_rollover_reg_i_21;
  wire n_0_sig_child_addr_lsh_rollover_reg_i_4;
  wire n_0_sig_child_addr_lsh_rollover_reg_i_5;
  wire n_0_sig_child_addr_lsh_rollover_reg_i_6;
  wire n_0_sig_child_addr_lsh_rollover_reg_i_7;
  wire n_0_sig_child_addr_lsh_rollover_reg_i_9;
  wire n_0_sig_child_addr_lsh_rollover_reg_reg_i_13;
  wire n_0_sig_child_addr_lsh_rollover_reg_reg_i_3;
  wire n_0_sig_child_addr_lsh_rollover_reg_reg_i_8;
  wire \n_0_sig_child_addr_reg_reg[0] ;
  wire \n_0_sig_child_addr_reg_reg[10] ;
  wire \n_0_sig_child_addr_reg_reg[11] ;
  wire \n_0_sig_child_addr_reg_reg[12] ;
  wire \n_0_sig_child_addr_reg_reg[13] ;
  wire \n_0_sig_child_addr_reg_reg[14] ;
  wire \n_0_sig_child_addr_reg_reg[15] ;
  wire \n_0_sig_child_addr_reg_reg[1] ;
  wire \n_0_sig_child_addr_reg_reg[2] ;
  wire \n_0_sig_child_addr_reg_reg[3] ;
  wire \n_0_sig_child_addr_reg_reg[4] ;
  wire \n_0_sig_child_addr_reg_reg[5] ;
  wire \n_0_sig_child_addr_reg_reg[6] ;
  wire \n_0_sig_child_addr_reg_reg[7] ;
  wire \n_0_sig_child_addr_reg_reg[8] ;
  wire \n_0_sig_child_addr_reg_reg[9] ;
  wire n_0_sig_child_cmd_reg_full_i_1;
  wire n_0_sig_child_qual_burst_type_i_1;
  wire n_0_sig_child_qual_error_reg_i_1;
  wire n_0_sig_child_qual_first_of_2_i_1;
  wire n_0_sig_cmd2addr_valid_i_1;
  wire n_0_sig_cmd2data_valid_i_1;
  wire n_0_sig_csm_ld_xfer_i_2;
  wire n_0_sig_csm_pop_child_cmd_i_2;
  wire n_0_sig_first_realigner_cmd_i_1;
  wire n_0_sig_input_reg_empty_i_1;
  wire n_0_sig_needed_2_realign_cmds_i_1;
  wire n_0_sig_psm_ld_chcmd_reg_i_1;
  wire n_0_sig_psm_pop_input_cmd_i_2;
  wire n_0_sig_psm_pop_input_cmd_i_3;
  wire n_0_sig_psm_pop_input_cmd_i_4;
  wire n_0_sig_realign_cmd_cmplt_reg_i_2;
  wire n_0_sig_realign_reg_empty_i_1;
  wire n_0_sig_realign_reg_full_i_1;
  wire \n_0_sig_realigner_btt2[0]_i_1 ;
  wire \n_0_sig_realigner_btt2[10]_i_1 ;
  wire \n_0_sig_realigner_btt2[11]_i_1 ;
  wire \n_0_sig_realigner_btt2[12]_i_1 ;
  wire \n_0_sig_realigner_btt2[13]_i_1 ;
  wire \n_0_sig_realigner_btt2[1]_i_1 ;
  wire \n_0_sig_realigner_btt2[2]_i_1 ;
  wire \n_0_sig_realigner_btt2[2]_i_2 ;
  wire \n_0_sig_realigner_btt2[3]_i_1 ;
  wire \n_0_sig_realigner_btt2[3]_i_2 ;
  wire \n_0_sig_realigner_btt2[4]_i_1 ;
  wire \n_0_sig_realigner_btt2[4]_i_2 ;
  wire \n_0_sig_realigner_btt2[5]_i_1 ;
  wire \n_0_sig_realigner_btt2[5]_i_10 ;
  wire \n_0_sig_realigner_btt2[5]_i_11 ;
  wire \n_0_sig_realigner_btt2[5]_i_12 ;
  wire \n_0_sig_realigner_btt2[5]_i_13 ;
  wire \n_0_sig_realigner_btt2[5]_i_14 ;
  wire \n_0_sig_realigner_btt2[5]_i_15 ;
  wire \n_0_sig_realigner_btt2[5]_i_16 ;
  wire \n_0_sig_realigner_btt2[5]_i_17 ;
  wire \n_0_sig_realigner_btt2[5]_i_18 ;
  wire \n_0_sig_realigner_btt2[5]_i_19 ;
  wire \n_0_sig_realigner_btt2[5]_i_2 ;
  wire \n_0_sig_realigner_btt2[5]_i_20 ;
  wire \n_0_sig_realigner_btt2[5]_i_21 ;
  wire \n_0_sig_realigner_btt2[5]_i_22 ;
  wire \n_0_sig_realigner_btt2[5]_i_5 ;
  wire \n_0_sig_realigner_btt2[5]_i_6 ;
  wire \n_0_sig_realigner_btt2[5]_i_8 ;
  wire \n_0_sig_realigner_btt2[5]_i_9 ;
  wire \n_0_sig_realigner_btt2[6]_i_1 ;
  wire \n_0_sig_realigner_btt2[7]_i_1 ;
  wire \n_0_sig_realigner_btt2[8]_i_1 ;
  wire \n_0_sig_realigner_btt2[9]_i_1 ;
  wire \n_0_sig_realigner_btt2_reg[5]_i_7 ;
  wire n_0_sig_skip_align2mbaa_s_h_i_1;
  wire \n_1_sig_btt_cntr_reg[11]_i_2__0 ;
  wire \n_1_sig_btt_cntr_reg[3]_i_2__0 ;
  wire \n_1_sig_btt_cntr_reg[7]_i_2__0 ;
  wire \n_1_sig_child_addr_cntr_lsh_reg[12]_i_1 ;
  wire \n_1_sig_child_addr_cntr_lsh_reg[8]_i_1 ;
  wire \n_1_sig_child_addr_cntr_msh_reg[0]_i_2 ;
  wire \n_1_sig_child_addr_cntr_msh_reg[12]_i_1 ;
  wire \n_1_sig_child_addr_cntr_msh_reg[4]_i_1 ;
  wire \n_1_sig_child_addr_cntr_msh_reg[8]_i_1 ;
  wire n_1_sig_child_addr_lsh_rollover_reg_reg_i_13;
  wire n_1_sig_child_addr_lsh_rollover_reg_reg_i_2;
  wire n_1_sig_child_addr_lsh_rollover_reg_reg_i_3;
  wire n_1_sig_child_addr_lsh_rollover_reg_reg_i_8;
  wire \n_1_sig_realigner_btt2_reg[5]_i_4 ;
  wire \n_1_sig_realigner_btt2_reg[5]_i_7 ;
  wire \n_2_sig_btt_cntr_reg[11]_i_2__0 ;
  wire \n_2_sig_btt_cntr_reg[3]_i_2__0 ;
  wire \n_2_sig_btt_cntr_reg[7]_i_2__0 ;
  wire \n_2_sig_child_addr_cntr_lsh_reg[12]_i_1 ;
  wire \n_2_sig_child_addr_cntr_lsh_reg[8]_i_1 ;
  wire \n_2_sig_child_addr_cntr_msh_reg[0]_i_2 ;
  wire \n_2_sig_child_addr_cntr_msh_reg[12]_i_1 ;
  wire \n_2_sig_child_addr_cntr_msh_reg[4]_i_1 ;
  wire \n_2_sig_child_addr_cntr_msh_reg[8]_i_1 ;
  wire n_2_sig_child_addr_lsh_rollover_reg_reg_i_13;
  wire n_2_sig_child_addr_lsh_rollover_reg_reg_i_2;
  wire n_2_sig_child_addr_lsh_rollover_reg_reg_i_3;
  wire n_2_sig_child_addr_lsh_rollover_reg_reg_i_8;
  wire \n_2_sig_realigner_btt2_reg[5]_i_4 ;
  wire \n_2_sig_realigner_btt2_reg[5]_i_7 ;
  wire \n_3_sig_btt_cntr_reg[11]_i_2__0 ;
  wire \n_3_sig_btt_cntr_reg[13]_i_3 ;
  wire \n_3_sig_btt_cntr_reg[3]_i_2__0 ;
  wire \n_3_sig_btt_cntr_reg[7]_i_2__0 ;
  wire \n_3_sig_child_addr_cntr_lsh_reg[12]_i_1 ;
  wire \n_3_sig_child_addr_cntr_lsh_reg[8]_i_1 ;
  wire \n_3_sig_child_addr_cntr_msh_reg[0]_i_2 ;
  wire \n_3_sig_child_addr_cntr_msh_reg[12]_i_1 ;
  wire \n_3_sig_child_addr_cntr_msh_reg[4]_i_1 ;
  wire \n_3_sig_child_addr_cntr_msh_reg[8]_i_1 ;
  wire n_3_sig_child_addr_lsh_rollover_reg_reg_i_13;
  wire n_3_sig_child_addr_lsh_rollover_reg_reg_i_2;
  wire n_3_sig_child_addr_lsh_rollover_reg_reg_i_3;
  wire n_3_sig_child_addr_lsh_rollover_reg_reg_i_8;
  wire \n_3_sig_realigner_btt2_reg[5]_i_3 ;
  wire \n_3_sig_realigner_btt2_reg[5]_i_4 ;
  wire \n_3_sig_realigner_btt2_reg[5]_i_7 ;
  wire \n_4_sig_child_addr_cntr_lsh_reg[12]_i_1 ;
  wire \n_4_sig_child_addr_cntr_lsh_reg[8]_i_1 ;
  wire \n_4_sig_child_addr_cntr_msh_reg[0]_i_2 ;
  wire \n_4_sig_child_addr_cntr_msh_reg[12]_i_1 ;
  wire \n_4_sig_child_addr_cntr_msh_reg[4]_i_1 ;
  wire \n_4_sig_child_addr_cntr_msh_reg[8]_i_1 ;
  wire \n_5_sig_child_addr_cntr_lsh_reg[12]_i_1 ;
  wire \n_5_sig_child_addr_cntr_lsh_reg[8]_i_1 ;
  wire \n_5_sig_child_addr_cntr_msh_reg[0]_i_2 ;
  wire \n_5_sig_child_addr_cntr_msh_reg[12]_i_1 ;
  wire \n_5_sig_child_addr_cntr_msh_reg[4]_i_1 ;
  wire \n_5_sig_child_addr_cntr_msh_reg[8]_i_1 ;
  wire \n_6_sig_child_addr_cntr_lsh_reg[12]_i_1 ;
  wire \n_6_sig_child_addr_cntr_lsh_reg[8]_i_1 ;
  wire \n_6_sig_child_addr_cntr_msh_reg[0]_i_2 ;
  wire \n_6_sig_child_addr_cntr_msh_reg[12]_i_1 ;
  wire \n_6_sig_child_addr_cntr_msh_reg[4]_i_1 ;
  wire \n_6_sig_child_addr_cntr_msh_reg[8]_i_1 ;
  wire \n_7_sig_child_addr_cntr_lsh_reg[12]_i_1 ;
  wire \n_7_sig_child_addr_cntr_lsh_reg[8]_i_1 ;
  wire \n_7_sig_child_addr_cntr_msh_reg[0]_i_2 ;
  wire \n_7_sig_child_addr_cntr_msh_reg[12]_i_1 ;
  wire \n_7_sig_child_addr_cntr_msh_reg[4]_i_1 ;
  wire \n_7_sig_child_addr_cntr_msh_reg[8]_i_1 ;
  wire [31:0]out;
  wire p_10_out;
  wire p_11_out;
  wire p_1_in;
  wire p_22_out;
  wire p_32_out;
  wire p_9_out;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire [13:1]sig_btt_cntr0;
  wire sig_btt_eq_b2mbaa2;
  wire sig_btt_lt_b2mbaa2;
  wire [6:0]sig_btt_residue_slice;
  wire [6:0]sig_btt_upper_slice;
  wire sig_calc_error_reg;
  wire sig_child_addr_lsh_rollover;
  wire sig_child_addr_lsh_rollover_reg;
  wire sig_child_burst_type_reg;
  wire sig_child_cmd_reg_full;
  wire sig_child_error_reg;
  wire sig_child_qual_burst_type;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_first_of_2;
  wire sig_child_tag_reg0;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_ld_xfer;
  wire sig_csm_ld_xfer_ns;
  wire sig_csm_pop_child_cmd;
  wire sig_csm_pop_child_cmd_ns;
  wire sig_csm_pop_sf_fifo_ns;
  wire [0:0]sig_csm_state_ns;
  wire sig_data2addr_stop_req;
  wire sig_data2mstr_cmd_ready;
  wire sig_first_realigner_cmd;
  wire sig_inhibit_rdy_n;
(* RTL_KEEP = "true" *)   wire [31:0]sig_input_addr_reg;
  wire sig_input_burst_type_reg;
  wire sig_input_cache_type_reg0;
  wire sig_input_reg_empty;
  wire sig_needed_2_realign_cmds;
  wire [15:15]sig_predict_child_addr_lsh__0;
  wire sig_psm_halt;
  wire sig_psm_halt_ns;
  wire sig_psm_ld_chcmd_reg;
  wire sig_psm_ld_realigner_reg;
  wire sig_psm_ld_realigner_reg_ns;
  wire sig_psm_pop_input_cmd;
  wire sig_psm_pop_input_cmd_ns;
  wire sig_push_input_reg14_out;
  wire sig_realign_cmd_cmplt_reg0;
  wire sig_realign_reg_empty;
  wire sig_realign_tag_reg0;
  wire [13:0]sig_realigner_btt2;
  wire sig_reset_reg;
  wire sig_skip_align2mbaa;
  wire sig_skip_align2mbaa_s_h;
  wire [31:2]sig_xfer_address;
  wire sig_xfer_cache_reg0;
  wire sig_xfer_calc_err_reg;
  wire sig_xfer_cmd_cmplt_reg;
  wire sig_xfer_cmd_cmplt_reg0;
  wire sig_xfer_is_seq_reg;
  wire sig_xfer_type_reg;
  wire [3:1]\NLW_sig_btt_cntr_reg[13]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_sig_btt_cntr_reg[13]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_sig_btt_cntr_reg[3]_i_2__0_O_UNCONNECTED ;
  wire [3:3]\NLW_sig_child_addr_cntr_lsh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_child_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_13_O_UNCONNECTED;
  wire [3:3]NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED;
  wire [2:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_8_O_UNCONNECTED;
  wire [3:2]\NLW_sig_realigner_btt2_reg[5]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_sig_realigner_btt2_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_sig_realigner_btt2_reg[5]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_sig_realigner_btt2_reg[5]_i_7_O_UNCONNECTED ;

LUT5 #(
    .INIT(32'h00BA0000)) 
     \FSM_onehot_sig_csm_state[0]_i_1 
       (.I0(\n_0_FSM_onehot_sig_csm_state_reg[0] ),
        .I1(\n_0_FSM_onehot_sig_csm_state[5]_i_3 ),
        .I2(\n_0_FSM_onehot_sig_csm_state[5]_i_2 ),
        .I3(sig_csm_state_ns),
        .I4(\n_0_FSM_onehot_sig_csm_state[6]_i_4 ),
        .O(\n_0_FSM_onehot_sig_csm_state[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair151" *) 
   LUT5 #(
    .INIT(32'hBA000000)) 
     \FSM_onehot_sig_csm_state[1]_i_1 
       (.I0(\n_0_FSM_onehot_sig_csm_state_reg[0] ),
        .I1(\n_0_FSM_onehot_sig_csm_state[5]_i_3 ),
        .I2(\n_0_FSM_onehot_sig_csm_state[5]_i_2 ),
        .I3(sig_csm_state_ns),
        .I4(\n_0_FSM_onehot_sig_csm_state[6]_i_4 ),
        .O(\n_0_FSM_onehot_sig_csm_state[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair149" *) 
   LUT5 #(
    .INIT(32'h0000BA00)) 
     \FSM_onehot_sig_csm_state[2]_i_1 
       (.I0(\n_0_FSM_onehot_sig_csm_state_reg[0] ),
        .I1(\n_0_FSM_onehot_sig_csm_state[5]_i_3 ),
        .I2(\n_0_FSM_onehot_sig_csm_state[5]_i_2 ),
        .I3(sig_csm_state_ns),
        .I4(\n_0_FSM_onehot_sig_csm_state[6]_i_4 ),
        .O(\n_0_FSM_onehot_sig_csm_state[2]_i_1 ));
LUT4 #(
    .INIT(16'h0045)) 
     \FSM_onehot_sig_csm_state[3]_i_1 
       (.I0(\n_0_FSM_onehot_sig_csm_state_reg[0] ),
        .I1(\n_0_FSM_onehot_sig_csm_state[5]_i_3 ),
        .I2(\n_0_FSM_onehot_sig_csm_state[5]_i_2 ),
        .I3(\n_0_FSM_onehot_sig_csm_state[6]_i_4 ),
        .O(\n_0_FSM_onehot_sig_csm_state[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair149" *) 
   LUT5 #(
    .INIT(32'h000D0000)) 
     \FSM_onehot_sig_csm_state[4]_i_1 
       (.I0(\n_0_FSM_onehot_sig_csm_state[5]_i_2 ),
        .I1(\n_0_FSM_onehot_sig_csm_state[5]_i_3 ),
        .I2(sig_csm_state_ns),
        .I3(\n_0_FSM_onehot_sig_csm_state_reg[0] ),
        .I4(\n_0_FSM_onehot_sig_csm_state[6]_i_4 ),
        .O(\n_0_FSM_onehot_sig_csm_state[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair151" *) 
   LUT5 #(
    .INIT(32'h00D00000)) 
     \FSM_onehot_sig_csm_state[5]_i_1 
       (.I0(\n_0_FSM_onehot_sig_csm_state[5]_i_2 ),
        .I1(\n_0_FSM_onehot_sig_csm_state[5]_i_3 ),
        .I2(sig_csm_state_ns),
        .I3(\n_0_FSM_onehot_sig_csm_state_reg[0] ),
        .I4(\n_0_FSM_onehot_sig_csm_state[6]_i_4 ),
        .O(\n_0_FSM_onehot_sig_csm_state[5]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFBFEEEEEEAE)) 
     \FSM_onehot_sig_csm_state[5]_i_2 
       (.I0(\n_0_FSM_onehot_sig_csm_state_reg[3] ),
        .I1(\n_0_FSM_onehot_sig_csm_state_reg[1] ),
        .I2(sig_child_cmd_reg_full),
        .I3(sig_child_error_reg),
        .I4(\n_0_FSM_onehot_sig_csm_state[5]_i_4 ),
        .I5(\n_0_FSM_onehot_sig_csm_state[5]_i_5 ),
        .O(\n_0_FSM_onehot_sig_csm_state[5]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     \FSM_onehot_sig_csm_state[5]_i_3 
       (.I0(\n_0_FSM_onehot_sig_csm_state_reg[3] ),
        .I1(\n_0_FSM_onehot_sig_csm_state_reg[1] ),
        .I2(\n_0_FSM_onehot_sig_csm_state_reg[2] ),
        .I3(\n_0_FSM_onehot_sig_csm_state_reg[5] ),
        .I4(\n_0_FSM_onehot_sig_csm_state_reg[6] ),
        .I5(\n_0_FSM_onehot_sig_csm_state_reg[4] ),
        .O(\n_0_FSM_onehot_sig_csm_state[5]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair161" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \FSM_onehot_sig_csm_state[5]_i_4 
       (.I0(\n_0_FSM_onehot_sig_csm_state_reg[6] ),
        .I1(\n_0_FSM_onehot_sig_csm_state_reg[5] ),
        .I2(\n_0_FSM_onehot_sig_csm_state_reg[4] ),
        .I3(\n_0_FSM_onehot_sig_csm_state_reg[2] ),
        .O(\n_0_FSM_onehot_sig_csm_state[5]_i_4 ));
LUT6 #(
    .INIT(64'hFFFCFFFFFFE3FCE3)) 
     \FSM_onehot_sig_csm_state[5]_i_5 
       (.I0(I3),
        .I1(\n_0_FSM_onehot_sig_csm_state_reg[4] ),
        .I2(\n_0_FSM_onehot_sig_csm_state_reg[6] ),
        .I3(\n_0_FSM_onehot_sig_csm_state_reg[5] ),
        .I4(\n_0_FSM_onehot_sig_csm_state[6]_i_12 ),
        .I5(\n_0_FSM_onehot_sig_csm_state_reg[2] ),
        .O(\n_0_FSM_onehot_sig_csm_state[5]_i_5 ));
LUT4 #(
    .INIT(16'h000E)) 
     \FSM_onehot_sig_csm_state[6]_i_1 
       (.I0(\n_0_FSM_onehot_sig_csm_state[6]_i_2 ),
        .I1(\n_0_FSM_onehot_sig_csm_state_reg[0] ),
        .I2(sig_csm_state_ns),
        .I3(\n_0_FSM_onehot_sig_csm_state[6]_i_4 ),
        .O(\n_0_FSM_onehot_sig_csm_state[6]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF9DDD)) 
     \FSM_onehot_sig_csm_state[6]_i_10 
       (.I0(\n_0_FSM_onehot_sig_csm_state_reg[2] ),
        .I1(\n_0_FSM_onehot_sig_csm_state_reg[1] ),
        .I2(sig_child_cmd_reg_full),
        .I3(sig_child_error_reg),
        .I4(\n_0_FSM_onehot_sig_csm_state_reg[3] ),
        .I5(\n_0_FSM_onehot_sig_csm_state_reg[5] ),
        .O(\n_0_FSM_onehot_sig_csm_state[6]_i_10 ));
(* SOFT_HLUTNM = "soft_lutpair156" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \FSM_onehot_sig_csm_state[6]_i_11 
       (.I0(sig_child_cmd_reg_full),
        .I1(sig_child_error_reg),
        .O(\n_0_FSM_onehot_sig_csm_state[6]_i_11 ));
(* SOFT_HLUTNM = "soft_lutpair154" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_sig_csm_state[6]_i_12 
       (.I0(p_22_out),
        .I1(p_11_out),
        .O(\n_0_FSM_onehot_sig_csm_state[6]_i_12 ));
LUT6 #(
    .INIT(64'h0000550100555555)) 
     \FSM_onehot_sig_csm_state[6]_i_14 
       (.I0(\n_0_FSM_onehot_sig_csm_state_reg[1] ),
        .I1(p_22_out),
        .I2(p_11_out),
        .I3(\n_0_FSM_onehot_sig_csm_state_reg[6] ),
        .I4(\n_0_FSM_onehot_sig_csm_state[6]_i_15 ),
        .I5(\n_0_FSM_onehot_sig_csm_state_reg[5] ),
        .O(\n_0_FSM_onehot_sig_csm_state[6]_i_14 ));
(* SOFT_HLUTNM = "soft_lutpair155" *) 
   LUT4 #(
    .INIT(16'h00D0)) 
     \FSM_onehot_sig_csm_state[6]_i_15 
       (.I0(sig_child_qual_first_of_2),
        .I1(O7[8]),
        .I2(O7[7]),
        .I3(\n_0_FSM_onehot_sig_csm_state_reg[5] ),
        .O(\n_0_FSM_onehot_sig_csm_state[6]_i_15 ));
LUT6 #(
    .INIT(64'hAAAAAA8AAAAAAAAA)) 
     \FSM_onehot_sig_csm_state[6]_i_2 
       (.I0(\n_0_FSM_onehot_sig_csm_state[5]_i_2 ),
        .I1(\n_0_FSM_onehot_sig_csm_state_reg[4] ),
        .I2(\n_0_FSM_onehot_sig_csm_state[6]_i_5 ),
        .I3(\n_0_FSM_onehot_sig_csm_state_reg[2] ),
        .I4(\n_0_FSM_onehot_sig_csm_state_reg[1] ),
        .I5(\n_0_FSM_onehot_sig_csm_state_reg[3] ),
        .O(\n_0_FSM_onehot_sig_csm_state[6]_i_2 ));
LUT6 #(
    .INIT(64'h1000100055550000)) 
     \FSM_onehot_sig_csm_state[6]_i_3 
       (.I0(\n_0_FSM_onehot_sig_csm_state[6]_i_6 ),
        .I1(\n_0_FSM_onehot_sig_csm_state_reg[4] ),
        .I2(\n_0_FSM_onehot_sig_csm_state[6]_i_7 ),
        .I3(\n_0_FSM_onehot_sig_csm_state[6]_i_5 ),
        .I4(\n_0_FSM_onehot_sig_csm_state[6]_i_8 ),
        .I5(\n_0_FSM_onehot_sig_csm_state_reg[0] ),
        .O(sig_csm_state_ns));
LUT5 #(
    .INIT(32'hFEFFFEFE)) 
     \FSM_onehot_sig_csm_state[6]_i_4 
       (.I0(\n_0_FSM_onehot_sig_csm_state_reg[4] ),
        .I1(\n_0_FSM_onehot_sig_csm_state_reg[6] ),
        .I2(\n_0_FSM_onehot_sig_csm_state_reg[0] ),
        .I3(\n_0_FSM_onehot_sig_csm_state[6]_i_9 ),
        .I4(\n_0_FSM_onehot_sig_csm_state[6]_i_10 ),
        .O(\n_0_FSM_onehot_sig_csm_state[6]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair161" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_sig_csm_state[6]_i_5 
       (.I0(\n_0_FSM_onehot_sig_csm_state_reg[5] ),
        .I1(\n_0_FSM_onehot_sig_csm_state_reg[6] ),
        .O(\n_0_FSM_onehot_sig_csm_state[6]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFEFFAAAAAAAA)) 
     \FSM_onehot_sig_csm_state[6]_i_6 
       (.I0(\n_0_FSM_onehot_sig_csm_state_reg[3] ),
        .I1(\n_0_FSM_onehot_sig_csm_state_reg[4] ),
        .I2(\n_0_FSM_onehot_sig_csm_state_reg[2] ),
        .I3(\n_0_FSM_onehot_sig_csm_state[6]_i_5 ),
        .I4(\n_0_FSM_onehot_sig_csm_state[6]_i_11 ),
        .I5(\n_0_FSM_onehot_sig_csm_state_reg[1] ),
        .O(\n_0_FSM_onehot_sig_csm_state[6]_i_6 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_sig_csm_state[6]_i_7 
       (.I0(\n_0_FSM_onehot_sig_csm_state_reg[1] ),
        .I1(\n_0_FSM_onehot_sig_csm_state_reg[2] ),
        .O(\n_0_FSM_onehot_sig_csm_state[6]_i_7 ));
LUT6 #(
    .INIT(64'h0400340007033703)) 
     \FSM_onehot_sig_csm_state[6]_i_8 
       (.I0(\n_0_FSM_onehot_sig_csm_state[6]_i_12 ),
        .I1(\n_0_FSM_onehot_sig_csm_state_reg[2] ),
        .I2(\n_0_FSM_onehot_sig_csm_state_reg[4] ),
        .I3(\n_0_FSM_onehot_sig_csm_state[6]_i_5 ),
        .I4(I5),
        .I5(\n_0_FSM_onehot_sig_csm_state[6]_i_14 ),
        .O(\n_0_FSM_onehot_sig_csm_state[6]_i_8 ));
LUT6 #(
    .INIT(64'h0000111100010000)) 
     \FSM_onehot_sig_csm_state[6]_i_9 
       (.I0(\n_0_FSM_onehot_sig_csm_state_reg[2] ),
        .I1(\n_0_FSM_onehot_sig_csm_state_reg[1] ),
        .I2(p_22_out),
        .I3(p_11_out),
        .I4(\n_0_FSM_onehot_sig_csm_state_reg[5] ),
        .I5(\n_0_FSM_onehot_sig_csm_state_reg[3] ),
        .O(\n_0_FSM_onehot_sig_csm_state[6]_i_9 ));
FDSE #(
    .INIT(1'b1)) 
     \FSM_onehot_sig_csm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_csm_state[0]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_csm_state_reg[0] ),
        .S(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_csm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_csm_state[1]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_csm_state_reg[1] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_csm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_csm_state[2]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_csm_state_reg[2] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_csm_state_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_csm_state[3]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_csm_state_reg[3] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_csm_state_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_csm_state[4]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_csm_state_reg[4] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_csm_state_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_csm_state[5]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_csm_state_reg[5] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_csm_state_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_csm_state[6]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_csm_state_reg[6] ),
        .R(sig_reset_reg));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE9)) 
     \FSM_onehot_sig_psm_state[0]_i_1 
       (.I0(\n_0_FSM_onehot_sig_psm_state_reg[2] ),
        .I1(\n_0_FSM_onehot_sig_psm_state_reg[1] ),
        .I2(\n_0_FSM_onehot_sig_psm_state_reg[4] ),
        .I3(\n_0_FSM_onehot_sig_psm_state_reg[5] ),
        .I4(\n_0_FSM_onehot_sig_psm_state_reg[3] ),
        .I5(\n_0_FSM_onehot_sig_psm_state_reg[0] ),
        .O(\n_0_FSM_onehot_sig_psm_state[0]_i_1 ));
LUT6 #(
    .INIT(64'h000000000000FF0E)) 
     \FSM_onehot_sig_psm_state[1]_i_1 
       (.I0(\n_0_FSM_onehot_sig_psm_state[1]_i_2 ),
        .I1(\n_0_FSM_onehot_sig_psm_state[1]_i_3 ),
        .I2(\n_0_FSM_onehot_sig_psm_state[1]_i_4 ),
        .I3(\n_0_FSM_onehot_sig_psm_state[1]_i_5 ),
        .I4(\n_0_FSM_onehot_sig_psm_state_reg[4] ),
        .I5(\n_0_FSM_onehot_sig_psm_state_reg[2] ),
        .O(\n_0_FSM_onehot_sig_psm_state[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair159" *) 
   LUT4 #(
    .INIT(16'hAEAA)) 
     \FSM_onehot_sig_psm_state[1]_i_2 
       (.I0(\n_0_FSM_onehot_sig_psm_state_reg[1] ),
        .I1(\n_0_FSM_onehot_sig_psm_state_reg[5] ),
        .I2(\n_0_FSM_onehot_sig_psm_state_reg[3] ),
        .I3(sig_realign_reg_empty),
        .O(\n_0_FSM_onehot_sig_psm_state[1]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000EA0000)) 
     \FSM_onehot_sig_psm_state[1]_i_3 
       (.I0(sig_skip_align2mbaa_s_h),
        .I1(sig_first_realigner_cmd),
        .I2(sig_skip_align2mbaa),
        .I3(\n_0_FSM_onehot_sig_psm_state_reg[5] ),
        .I4(\n_0_FSM_onehot_sig_psm_state[1]_i_6 ),
        .I5(sig_child_cmd_reg_full),
        .O(\n_0_FSM_onehot_sig_psm_state[1]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair152" *) 
   LUT5 #(
    .INIT(32'hFFFEAAAA)) 
     \FSM_onehot_sig_psm_state[1]_i_4 
       (.I0(\n_0_FSM_onehot_sig_psm_state_reg[0] ),
        .I1(sig_push_input_reg14_out),
        .I2(\n_0_FSM_onehot_sig_psm_state_reg[5] ),
        .I3(\n_0_FSM_onehot_sig_psm_state_reg[3] ),
        .I4(\n_0_FSM_onehot_sig_psm_state_reg[1] ),
        .O(\n_0_FSM_onehot_sig_psm_state[1]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair152" *) 
   LUT4 #(
    .INIT(16'h0002)) 
     \FSM_onehot_sig_psm_state[1]_i_5 
       (.I0(\n_0_FSM_onehot_sig_psm_state_reg[0] ),
        .I1(\n_0_FSM_onehot_sig_psm_state_reg[3] ),
        .I2(\n_0_FSM_onehot_sig_psm_state_reg[5] ),
        .I3(\n_0_FSM_onehot_sig_psm_state_reg[1] ),
        .O(\n_0_FSM_onehot_sig_psm_state[1]_i_5 ));
LUT2 #(
    .INIT(4'h2)) 
     \FSM_onehot_sig_psm_state[1]_i_6 
       (.I0(\n_0_FSM_onehot_sig_psm_state_reg[3] ),
        .I1(p_10_out),
        .O(\n_0_FSM_onehot_sig_psm_state[1]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair150" *) 
   LUT5 #(
    .INIT(32'h000011F1)) 
     \FSM_onehot_sig_psm_state[2]_i_1 
       (.I0(sig_realign_reg_empty),
        .I1(\n_0_FSM_onehot_sig_psm_state_reg[1] ),
        .I2(sig_push_input_reg14_out),
        .I3(\n_0_FSM_onehot_sig_psm_state_reg[2] ),
        .I4(\n_0_FSM_onehot_sig_psm_state[2]_i_2 ),
        .O(\n_0_FSM_onehot_sig_psm_state[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF1)) 
     \FSM_onehot_sig_psm_state[2]_i_2 
       (.I0(\n_0_FSM_onehot_sig_psm_state_reg[1] ),
        .I1(\n_0_FSM_onehot_sig_psm_state_reg[2] ),
        .I2(\n_0_FSM_onehot_sig_psm_state_reg[0] ),
        .I3(\n_0_FSM_onehot_sig_psm_state_reg[5] ),
        .I4(\n_0_FSM_onehot_sig_psm_state_reg[4] ),
        .I5(\n_0_FSM_onehot_sig_psm_state_reg[3] ),
        .O(\n_0_FSM_onehot_sig_psm_state[2]_i_2 ));
LUT5 #(
    .INIT(32'h00000001)) 
     \FSM_onehot_sig_psm_state[3]_i_1 
       (.I0(\n_0_FSM_onehot_sig_psm_state_reg[5] ),
        .I1(\n_0_FSM_onehot_sig_psm_state_reg[4] ),
        .I2(\n_0_FSM_onehot_sig_psm_state_reg[1] ),
        .I3(\n_0_FSM_onehot_sig_psm_state_reg[0] ),
        .I4(\n_0_FSM_onehot_sig_psm_state[3]_i_2 ),
        .O(\n_0_FSM_onehot_sig_psm_state[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair156" *) 
   LUT4 #(
    .INIT(16'hCF77)) 
     \FSM_onehot_sig_psm_state[3]_i_2 
       (.I0(sig_realign_reg_empty),
        .I1(\n_0_FSM_onehot_sig_psm_state_reg[2] ),
        .I2(sig_child_cmd_reg_full),
        .I3(\n_0_FSM_onehot_sig_psm_state_reg[3] ),
        .O(\n_0_FSM_onehot_sig_psm_state[3]_i_2 ));
LUT6 #(
    .INIT(64'h0004505000000000)) 
     \FSM_onehot_sig_psm_state[4]_i_1 
       (.I0(\n_0_FSM_onehot_sig_psm_state_reg[5] ),
        .I1(p_10_out),
        .I2(\n_0_FSM_onehot_sig_psm_state_reg[4] ),
        .I3(sig_child_cmd_reg_full),
        .I4(\n_0_FSM_onehot_sig_psm_state_reg[3] ),
        .I5(\n_0_FSM_onehot_sig_psm_state[4]_i_2 ),
        .O(\n_0_FSM_onehot_sig_psm_state[4]_i_1 ));
LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_sig_psm_state[4]_i_2 
       (.I0(\n_0_FSM_onehot_sig_psm_state_reg[2] ),
        .I1(\n_0_FSM_onehot_sig_psm_state_reg[1] ),
        .I2(\n_0_FSM_onehot_sig_psm_state_reg[0] ),
        .O(\n_0_FSM_onehot_sig_psm_state[4]_i_2 ));
LUT6 #(
    .INIT(64'h0000044444444444)) 
     \FSM_onehot_sig_psm_state[5]_i_1 
       (.I0(\n_0_FSM_onehot_sig_psm_state_reg[0] ),
        .I1(\n_0_FSM_onehot_sig_psm_state[5]_i_2 ),
        .I2(sig_first_realigner_cmd),
        .I3(sig_skip_align2mbaa),
        .I4(\n_0_FSM_onehot_sig_psm_state[5]_i_4 ),
        .I5(\n_0_FSM_onehot_sig_psm_state[5]_i_5 ),
        .O(\n_0_FSM_onehot_sig_psm_state[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair150" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_sig_psm_state[5]_i_2 
       (.I0(\n_0_FSM_onehot_sig_psm_state_reg[1] ),
        .I1(\n_0_FSM_onehot_sig_psm_state_reg[2] ),
        .O(\n_0_FSM_onehot_sig_psm_state[5]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF4444444F)) 
     \FSM_onehot_sig_psm_state[5]_i_3 
       (.I0(\n_0_sig_realigner_btt2[5]_i_5 ),
        .I1(\n_0_sig_realigner_btt2[2]_i_2 ),
        .I2(\n_0_FSM_onehot_sig_psm_state[5]_i_6 ),
        .I3(sig_input_addr_reg[4]),
        .I4(sig_input_addr_reg[5]),
        .I5(p_10_out),
        .O(sig_skip_align2mbaa));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
     \FSM_onehot_sig_psm_state[5]_i_4 
       (.I0(sig_skip_align2mbaa_s_h),
        .I1(\n_0_FSM_onehot_sig_psm_state_reg[4] ),
        .I2(sig_child_cmd_reg_full),
        .I3(p_10_out),
        .I4(\n_0_FSM_onehot_sig_psm_state_reg[3] ),
        .I5(\n_0_FSM_onehot_sig_psm_state_reg[5] ),
        .O(\n_0_FSM_onehot_sig_psm_state[5]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair159" *) 
   LUT4 #(
    .INIT(16'hFFEF)) 
     \FSM_onehot_sig_psm_state[5]_i_5 
       (.I0(\n_0_FSM_onehot_sig_psm_state_reg[4] ),
        .I1(sig_realign_reg_empty),
        .I2(\n_0_FSM_onehot_sig_psm_state_reg[5] ),
        .I3(\n_0_FSM_onehot_sig_psm_state_reg[3] ),
        .O(\n_0_FSM_onehot_sig_psm_state[5]_i_5 ));
LUT4 #(
    .INIT(16'hFFFE)) 
     \FSM_onehot_sig_psm_state[5]_i_6 
       (.I0(sig_input_addr_reg[3]),
        .I1(sig_input_addr_reg[2]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_input_addr_reg[0]),
        .O(\n_0_FSM_onehot_sig_psm_state[5]_i_6 ));
FDSE #(
    .INIT(1'b1)) 
     \FSM_onehot_sig_psm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_psm_state[0]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_psm_state_reg[0] ),
        .S(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_psm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_psm_state[1]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_psm_state_reg[1] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_psm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_psm_state[2]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_psm_state_reg[2] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_psm_state_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_psm_state[3]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_psm_state_reg[3] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_psm_state_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_psm_state[4]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_psm_state_reg[4] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_psm_state_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_psm_state[5]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_psm_state_reg[5] ),
        .R(sig_reset_reg));
GND GND
       (.G(\<const0> ));
LUT3 #(
    .INIT(8'h08)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2 
       (.I0(sig_cmd2mstr_cmd_valid),
        .I1(sig_input_reg_empty),
        .I2(sig_psm_halt),
        .O(O6));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(\<const0> ),
        .O(out[31]));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(\<const0> ),
        .O(out[30]));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(\<const0> ),
        .O(out[21]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(\<const0> ),
        .O(out[20]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(\<const0> ),
        .O(out[19]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(\<const0> ),
        .O(out[18]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(\<const0> ),
        .O(out[17]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(\<const0> ),
        .O(out[16]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(\<const0> ),
        .O(out[15]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(\<const0> ),
        .O(out[14]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(\<const0> ),
        .O(out[13]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(\<const0> ),
        .O(out[12]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(\<const0> ),
        .O(out[29]));
LUT1 #(
    .INIT(2'h2)) 
     i_20
       (.I0(\<const0> ),
        .O(out[11]));
LUT1 #(
    .INIT(2'h2)) 
     i_21
       (.I0(\<const0> ),
        .O(out[10]));
LUT1 #(
    .INIT(2'h2)) 
     i_22
       (.I0(\<const0> ),
        .O(out[9]));
LUT1 #(
    .INIT(2'h2)) 
     i_23
       (.I0(\<const0> ),
        .O(out[8]));
LUT1 #(
    .INIT(2'h2)) 
     i_24
       (.I0(\<const0> ),
        .O(out[7]));
LUT1 #(
    .INIT(2'h2)) 
     i_25
       (.I0(\<const0> ),
        .O(out[6]));
LUT1 #(
    .INIT(2'h2)) 
     i_26
       (.I0(\<const0> ),
        .O(out[5]));
LUT1 #(
    .INIT(2'h2)) 
     i_27
       (.I0(\<const0> ),
        .O(out[4]));
LUT1 #(
    .INIT(2'h2)) 
     i_28
       (.I0(\<const0> ),
        .O(out[3]));
LUT1 #(
    .INIT(2'h2)) 
     i_29
       (.I0(\<const0> ),
        .O(out[2]));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(\<const0> ),
        .O(out[28]));
LUT1 #(
    .INIT(2'h2)) 
     i_30
       (.I0(\<const0> ),
        .O(out[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_31
       (.I0(\<const0> ),
        .O(out[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(\<const0> ),
        .O(out[27]));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(\<const0> ),
        .O(out[26]));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(\<const0> ),
        .O(out[25]));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(\<const0> ),
        .O(out[24]));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(\<const0> ),
        .O(out[23]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(\<const0> ),
        .O(out[22]));
LUT1 #(
    .INIT(2'h1)) 
     sig_addr_valid_reg_i_1__0
       (.I0(sig_xfer_calc_err_reg),
        .O(O3));
LUT4 #(
    .INIT(16'h8BB8)) 
     \sig_btt_cntr[0]_i_1__0 
       (.I0(Q[0]),
        .I1(sig_push_input_reg14_out),
        .I2(sig_btt_residue_slice[0]),
        .I3(sig_realigner_btt2[0]),
        .O(\n_0_sig_btt_cntr[0]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr[10]_i_1 
       (.I0(Q[10]),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(p_10_out),
        .I5(sig_btt_cntr0[10]),
        .O(\n_0_sig_btt_cntr[10]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr[11]_i_1 
       (.I0(Q[11]),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(p_10_out),
        .I5(sig_btt_cntr0[11]),
        .O(\n_0_sig_btt_cntr[11]_i_1 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr[11]_i_3 
       (.I0(sig_btt_upper_slice[4]),
        .I1(sig_realigner_btt2[11]),
        .O(\n_0_sig_btt_cntr[11]_i_3 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr[11]_i_4 
       (.I0(sig_btt_upper_slice[3]),
        .I1(sig_realigner_btt2[10]),
        .O(\n_0_sig_btt_cntr[11]_i_4 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr[11]_i_5 
       (.I0(sig_btt_upper_slice[2]),
        .I1(sig_realigner_btt2[9]),
        .O(\n_0_sig_btt_cntr[11]_i_5 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr[11]_i_6 
       (.I0(sig_btt_upper_slice[1]),
        .I1(sig_realigner_btt2[8]),
        .O(\n_0_sig_btt_cntr[11]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr[12]_i_1 
       (.I0(Q[12]),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(p_10_out),
        .I5(sig_btt_cntr0[12]),
        .O(\n_0_sig_btt_cntr[12]_i_1 ));
LUT5 #(
    .INIT(32'hAAAABAAA)) 
     \sig_btt_cntr[13]_i_1 
       (.I0(sig_psm_ld_realigner_reg),
        .I1(p_10_out),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\n_0_sig_btt_cntr[13]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr[13]_i_2 
       (.I0(Q[13]),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(p_10_out),
        .I5(sig_btt_cntr0[13]),
        .O(\n_0_sig_btt_cntr[13]_i_2 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr[13]_i_4 
       (.I0(sig_btt_upper_slice[6]),
        .I1(sig_realigner_btt2[13]),
        .O(\n_0_sig_btt_cntr[13]_i_4 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr[13]_i_5 
       (.I0(sig_btt_upper_slice[5]),
        .I1(sig_realigner_btt2[12]),
        .O(\n_0_sig_btt_cntr[13]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr[1]_i_1 
       (.I0(Q[1]),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(p_10_out),
        .I5(sig_btt_cntr0[1]),
        .O(\n_0_sig_btt_cntr[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr[2]_i_1 
       (.I0(Q[2]),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(p_10_out),
        .I5(sig_btt_cntr0[2]),
        .O(\n_0_sig_btt_cntr[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr[3]_i_1 
       (.I0(Q[3]),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(p_10_out),
        .I5(sig_btt_cntr0[3]),
        .O(\n_0_sig_btt_cntr[3]_i_1 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr[3]_i_3__0 
       (.I0(sig_btt_residue_slice[3]),
        .I1(sig_realigner_btt2[3]),
        .O(\n_0_sig_btt_cntr[3]_i_3__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr[3]_i_4__0 
       (.I0(sig_btt_residue_slice[2]),
        .I1(sig_realigner_btt2[2]),
        .O(\n_0_sig_btt_cntr[3]_i_4__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr[3]_i_5__0 
       (.I0(sig_btt_residue_slice[1]),
        .I1(sig_realigner_btt2[1]),
        .O(\n_0_sig_btt_cntr[3]_i_5__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr[3]_i_6__0 
       (.I0(sig_btt_residue_slice[0]),
        .I1(sig_realigner_btt2[0]),
        .O(\n_0_sig_btt_cntr[3]_i_6__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr[4]_i_1 
       (.I0(Q[4]),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(p_10_out),
        .I5(sig_btt_cntr0[4]),
        .O(\n_0_sig_btt_cntr[4]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr[5]_i_1 
       (.I0(Q[5]),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(p_10_out),
        .I5(sig_btt_cntr0[5]),
        .O(\n_0_sig_btt_cntr[5]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr[6]_i_1 
       (.I0(Q[6]),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(p_10_out),
        .I5(sig_btt_cntr0[6]),
        .O(\n_0_sig_btt_cntr[6]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr[7]_i_1 
       (.I0(Q[7]),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(p_10_out),
        .I5(sig_btt_cntr0[7]),
        .O(\n_0_sig_btt_cntr[7]_i_1 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr[7]_i_3 
       (.I0(sig_btt_upper_slice[0]),
        .I1(sig_realigner_btt2[7]),
        .O(\n_0_sig_btt_cntr[7]_i_3 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr[7]_i_4 
       (.I0(sig_btt_residue_slice[6]),
        .I1(sig_realigner_btt2[6]),
        .O(\n_0_sig_btt_cntr[7]_i_4 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr[7]_i_5__0 
       (.I0(sig_btt_residue_slice[5]),
        .I1(sig_realigner_btt2[5]),
        .O(\n_0_sig_btt_cntr[7]_i_5__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr[7]_i_6__0 
       (.I0(sig_btt_residue_slice[4]),
        .I1(sig_realigner_btt2[4]),
        .O(\n_0_sig_btt_cntr[7]_i_6__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr[8]_i_1 
       (.I0(Q[8]),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(p_10_out),
        .I5(sig_btt_cntr0[8]),
        .O(\n_0_sig_btt_cntr[8]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr[9]_i_1 
       (.I0(Q[9]),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(p_10_out),
        .I5(sig_btt_cntr0[9]),
        .O(\n_0_sig_btt_cntr[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr[13]_i_1 ),
        .D(\n_0_sig_btt_cntr[0]_i_1__0 ),
        .Q(sig_btt_residue_slice[0]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr[13]_i_1 ),
        .D(\n_0_sig_btt_cntr[10]_i_1 ),
        .Q(sig_btt_upper_slice[3]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr[13]_i_1 ),
        .D(\n_0_sig_btt_cntr[11]_i_1 ),
        .Q(sig_btt_upper_slice[4]),
        .R(sig_reset_reg));
CARRY4 \sig_btt_cntr_reg[11]_i_2__0 
       (.CI(\n_0_sig_btt_cntr_reg[7]_i_2__0 ),
        .CO({\n_0_sig_btt_cntr_reg[11]_i_2__0 ,\n_1_sig_btt_cntr_reg[11]_i_2__0 ,\n_2_sig_btt_cntr_reg[11]_i_2__0 ,\n_3_sig_btt_cntr_reg[11]_i_2__0 }),
        .CYINIT(\<const0> ),
        .DI(sig_btt_upper_slice[4:1]),
        .O(sig_btt_cntr0[11:8]),
        .S({\n_0_sig_btt_cntr[11]_i_3 ,\n_0_sig_btt_cntr[11]_i_4 ,\n_0_sig_btt_cntr[11]_i_5 ,\n_0_sig_btt_cntr[11]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr[13]_i_1 ),
        .D(\n_0_sig_btt_cntr[12]_i_1 ),
        .Q(sig_btt_upper_slice[5]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr[13]_i_1 ),
        .D(\n_0_sig_btt_cntr[13]_i_2 ),
        .Q(sig_btt_upper_slice[6]),
        .R(sig_reset_reg));
CARRY4 \sig_btt_cntr_reg[13]_i_3 
       (.CI(\n_0_sig_btt_cntr_reg[11]_i_2__0 ),
        .CO({\NLW_sig_btt_cntr_reg[13]_i_3_CO_UNCONNECTED [3:1],\n_3_sig_btt_cntr_reg[13]_i_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,sig_btt_upper_slice[5]}),
        .O({\NLW_sig_btt_cntr_reg[13]_i_3_O_UNCONNECTED [3:2],sig_btt_cntr0[13:12]}),
        .S({\<const0> ,\<const0> ,\n_0_sig_btt_cntr[13]_i_4 ,\n_0_sig_btt_cntr[13]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr[13]_i_1 ),
        .D(\n_0_sig_btt_cntr[1]_i_1 ),
        .Q(sig_btt_residue_slice[1]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr[13]_i_1 ),
        .D(\n_0_sig_btt_cntr[2]_i_1 ),
        .Q(sig_btt_residue_slice[2]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr[13]_i_1 ),
        .D(\n_0_sig_btt_cntr[3]_i_1 ),
        .Q(sig_btt_residue_slice[3]),
        .R(sig_reset_reg));
CARRY4 \sig_btt_cntr_reg[3]_i_2__0 
       (.CI(\<const0> ),
        .CO({\n_0_sig_btt_cntr_reg[3]_i_2__0 ,\n_1_sig_btt_cntr_reg[3]_i_2__0 ,\n_2_sig_btt_cntr_reg[3]_i_2__0 ,\n_3_sig_btt_cntr_reg[3]_i_2__0 }),
        .CYINIT(\<const1> ),
        .DI(sig_btt_residue_slice[3:0]),
        .O({sig_btt_cntr0[3:1],\NLW_sig_btt_cntr_reg[3]_i_2__0_O_UNCONNECTED [0]}),
        .S({\n_0_sig_btt_cntr[3]_i_3__0 ,\n_0_sig_btt_cntr[3]_i_4__0 ,\n_0_sig_btt_cntr[3]_i_5__0 ,\n_0_sig_btt_cntr[3]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr[13]_i_1 ),
        .D(\n_0_sig_btt_cntr[4]_i_1 ),
        .Q(sig_btt_residue_slice[4]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr[13]_i_1 ),
        .D(\n_0_sig_btt_cntr[5]_i_1 ),
        .Q(sig_btt_residue_slice[5]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr[13]_i_1 ),
        .D(\n_0_sig_btt_cntr[6]_i_1 ),
        .Q(sig_btt_residue_slice[6]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr[13]_i_1 ),
        .D(\n_0_sig_btt_cntr[7]_i_1 ),
        .Q(sig_btt_upper_slice[0]),
        .R(sig_reset_reg));
CARRY4 \sig_btt_cntr_reg[7]_i_2__0 
       (.CI(\n_0_sig_btt_cntr_reg[3]_i_2__0 ),
        .CO({\n_0_sig_btt_cntr_reg[7]_i_2__0 ,\n_1_sig_btt_cntr_reg[7]_i_2__0 ,\n_2_sig_btt_cntr_reg[7]_i_2__0 ,\n_3_sig_btt_cntr_reg[7]_i_2__0 }),
        .CYINIT(\<const0> ),
        .DI({sig_btt_upper_slice[0],sig_btt_residue_slice[6:4]}),
        .O(sig_btt_cntr0[7:4]),
        .S({\n_0_sig_btt_cntr[7]_i_3 ,\n_0_sig_btt_cntr[7]_i_4 ,\n_0_sig_btt_cntr[7]_i_5__0 ,\n_0_sig_btt_cntr[7]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr[13]_i_1 ),
        .D(\n_0_sig_btt_cntr[8]_i_1 ),
        .Q(sig_btt_upper_slice[1]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr[13]_i_1 ),
        .D(\n_0_sig_btt_cntr[9]_i_1 ),
        .Q(sig_btt_upper_slice[2]),
        .R(sig_reset_reg));
LUT6 #(
    .INIT(64'hB8B8B8B8BAB8B8B8)) 
     sig_calc_error_reg_i_1__0
       (.I0(sig_calc_error_reg),
        .I1(sig_reset_reg),
        .I2(p_10_out),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_psm_halt),
        .O(n_0_sig_calc_error_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_calc_error_reg_i_1__0),
        .Q(p_10_out),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hEA)) 
     \sig_child_addr_cntr_lsh[0]_i_1 
       (.I0(sig_csm_pop_child_cmd),
        .I1(sig_child_qual_burst_type),
        .I2(sig_csm_ld_xfer),
        .O(\n_0_sig_child_addr_cntr_lsh[0]_i_1 ));
LUT4 #(
    .INIT(16'hF606)) 
     \sig_child_addr_cntr_lsh[0]_i_10 
       (.I0(O7[0]),
        .I1(O1[0]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\n_0_sig_child_addr_reg_reg[0] ),
        .O(S[0]));
LUT4 #(
    .INIT(16'hF606)) 
     \sig_child_addr_cntr_lsh[0]_i_7 
       (.I0(O7[3]),
        .I1(sig_xfer_address[3]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\n_0_sig_child_addr_reg_reg[3] ),
        .O(S[3]));
LUT4 #(
    .INIT(16'hF606)) 
     \sig_child_addr_cntr_lsh[0]_i_8 
       (.I0(O7[2]),
        .I1(sig_xfer_address[2]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\n_0_sig_child_addr_reg_reg[2] ),
        .O(S[2]));
LUT4 #(
    .INIT(16'hF606)) 
     \sig_child_addr_cntr_lsh[0]_i_9 
       (.I0(O7[1]),
        .I1(O1[1]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\n_0_sig_child_addr_reg_reg[1] ),
        .O(S[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_lsh[12]_i_2 
       (.I0(\n_0_sig_child_addr_reg_reg[15] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(p_1_in),
        .O(\n_0_sig_child_addr_cntr_lsh[12]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_lsh[12]_i_3 
       (.I0(\n_0_sig_child_addr_reg_reg[14] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[14]),
        .O(\n_0_sig_child_addr_cntr_lsh[12]_i_3 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_lsh[12]_i_4 
       (.I0(\n_0_sig_child_addr_reg_reg[13] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[13]),
        .O(\n_0_sig_child_addr_cntr_lsh[12]_i_4 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_lsh[12]_i_5 
       (.I0(\n_0_sig_child_addr_reg_reg[12] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[12]),
        .O(\n_0_sig_child_addr_cntr_lsh[12]_i_5 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_lsh[4]_i_5 
       (.I0(\n_0_sig_child_addr_reg_reg[7] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[7]),
        .O(I8[3]));
LUT4 #(
    .INIT(16'hF606)) 
     \sig_child_addr_cntr_lsh[4]_i_6 
       (.I0(O7[6]),
        .I1(sig_xfer_address[6]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\n_0_sig_child_addr_reg_reg[6] ),
        .O(I8[2]));
LUT4 #(
    .INIT(16'hF606)) 
     \sig_child_addr_cntr_lsh[4]_i_7 
       (.I0(O7[5]),
        .I1(sig_xfer_address[5]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\n_0_sig_child_addr_reg_reg[5] ),
        .O(I8[1]));
LUT4 #(
    .INIT(16'hF606)) 
     \sig_child_addr_cntr_lsh[4]_i_8 
       (.I0(O7[4]),
        .I1(sig_xfer_address[4]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\n_0_sig_child_addr_reg_reg[4] ),
        .O(I8[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_lsh[8]_i_2 
       (.I0(\n_0_sig_child_addr_reg_reg[11] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[11]),
        .O(\n_0_sig_child_addr_cntr_lsh[8]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_lsh[8]_i_3 
       (.I0(\n_0_sig_child_addr_reg_reg[10] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[10]),
        .O(\n_0_sig_child_addr_cntr_lsh[8]_i_3 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_lsh[8]_i_4 
       (.I0(\n_0_sig_child_addr_reg_reg[9] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[9]),
        .O(\n_0_sig_child_addr_cntr_lsh[8]_i_4 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_lsh[8]_i_5 
       (.I0(\n_0_sig_child_addr_reg_reg[8] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[8]),
        .O(\n_0_sig_child_addr_cntr_lsh[8]_i_5 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_lsh_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_lsh[0]_i_1 ),
        .D(O[0]),
        .Q(O1[0]),
        .R(sig_reset_reg));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_lsh_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_lsh[0]_i_1 ),
        .D(\n_5_sig_child_addr_cntr_lsh_reg[8]_i_1 ),
        .Q(sig_xfer_address[10]),
        .R(sig_reset_reg));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_lsh_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_lsh[0]_i_1 ),
        .D(\n_4_sig_child_addr_cntr_lsh_reg[8]_i_1 ),
        .Q(sig_xfer_address[11]),
        .R(sig_reset_reg));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_lsh_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_lsh[0]_i_1 ),
        .D(\n_7_sig_child_addr_cntr_lsh_reg[12]_i_1 ),
        .Q(sig_xfer_address[12]),
        .R(sig_reset_reg));
CARRY4 \sig_child_addr_cntr_lsh_reg[12]_i_1 
       (.CI(\n_0_sig_child_addr_cntr_lsh_reg[8]_i_1 ),
        .CO({\NLW_sig_child_addr_cntr_lsh_reg[12]_i_1_CO_UNCONNECTED [3],\n_1_sig_child_addr_cntr_lsh_reg[12]_i_1 ,\n_2_sig_child_addr_cntr_lsh_reg[12]_i_1 ,\n_3_sig_child_addr_cntr_lsh_reg[12]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_sig_child_addr_cntr_lsh_reg[12]_i_1 ,\n_5_sig_child_addr_cntr_lsh_reg[12]_i_1 ,\n_6_sig_child_addr_cntr_lsh_reg[12]_i_1 ,\n_7_sig_child_addr_cntr_lsh_reg[12]_i_1 }),
        .S({\n_0_sig_child_addr_cntr_lsh[12]_i_2 ,\n_0_sig_child_addr_cntr_lsh[12]_i_3 ,\n_0_sig_child_addr_cntr_lsh[12]_i_4 ,\n_0_sig_child_addr_cntr_lsh[12]_i_5 }));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_lsh_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_lsh[0]_i_1 ),
        .D(\n_6_sig_child_addr_cntr_lsh_reg[12]_i_1 ),
        .Q(sig_xfer_address[13]),
        .R(sig_reset_reg));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_lsh_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_lsh[0]_i_1 ),
        .D(\n_5_sig_child_addr_cntr_lsh_reg[12]_i_1 ),
        .Q(sig_xfer_address[14]),
        .R(sig_reset_reg));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_lsh_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_lsh[0]_i_1 ),
        .D(\n_4_sig_child_addr_cntr_lsh_reg[12]_i_1 ),
        .Q(p_1_in),
        .R(sig_reset_reg));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_lsh_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_lsh[0]_i_1 ),
        .D(O[1]),
        .Q(O1[1]),
        .R(sig_reset_reg));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_lsh_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_lsh[0]_i_1 ),
        .D(O[2]),
        .Q(sig_xfer_address[2]),
        .R(sig_reset_reg));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_lsh_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_lsh[0]_i_1 ),
        .D(O[3]),
        .Q(sig_xfer_address[3]),
        .R(sig_reset_reg));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_lsh_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_lsh[0]_i_1 ),
        .D(O4[0]),
        .Q(sig_xfer_address[4]),
        .R(sig_reset_reg));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_lsh_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_lsh[0]_i_1 ),
        .D(O4[1]),
        .Q(sig_xfer_address[5]),
        .R(sig_reset_reg));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_lsh_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_lsh[0]_i_1 ),
        .D(O4[2]),
        .Q(sig_xfer_address[6]),
        .R(sig_reset_reg));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_lsh_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_lsh[0]_i_1 ),
        .D(O4[3]),
        .Q(sig_xfer_address[7]),
        .R(sig_reset_reg));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_lsh_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_lsh[0]_i_1 ),
        .D(\n_7_sig_child_addr_cntr_lsh_reg[8]_i_1 ),
        .Q(sig_xfer_address[8]),
        .R(sig_reset_reg));
CARRY4 \sig_child_addr_cntr_lsh_reg[8]_i_1 
       (.CI(CO),
        .CO({\n_0_sig_child_addr_cntr_lsh_reg[8]_i_1 ,\n_1_sig_child_addr_cntr_lsh_reg[8]_i_1 ,\n_2_sig_child_addr_cntr_lsh_reg[8]_i_1 ,\n_3_sig_child_addr_cntr_lsh_reg[8]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_sig_child_addr_cntr_lsh_reg[8]_i_1 ,\n_5_sig_child_addr_cntr_lsh_reg[8]_i_1 ,\n_6_sig_child_addr_cntr_lsh_reg[8]_i_1 ,\n_7_sig_child_addr_cntr_lsh_reg[8]_i_1 }),
        .S({\n_0_sig_child_addr_cntr_lsh[8]_i_2 ,\n_0_sig_child_addr_cntr_lsh[8]_i_3 ,\n_0_sig_child_addr_cntr_lsh[8]_i_4 ,\n_0_sig_child_addr_cntr_lsh[8]_i_5 }));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_lsh_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_lsh[0]_i_1 ),
        .D(\n_6_sig_child_addr_cntr_lsh_reg[8]_i_1 ),
        .Q(sig_xfer_address[9]),
        .R(sig_reset_reg));
LUT4 #(
    .INIT(16'hEAAA)) 
     \sig_child_addr_cntr_msh[0]_i_1 
       (.I0(sig_csm_pop_child_cmd),
        .I1(sig_csm_ld_xfer),
        .I2(sig_child_qual_burst_type),
        .I3(sig_child_addr_lsh_rollover_reg),
        .O(\n_0_sig_child_addr_cntr_msh[0]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_child_addr_cntr_msh[0]_i_3 
       (.I0(sig_csm_pop_child_cmd),
        .O(\n_0_sig_child_addr_cntr_msh[0]_i_3 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_msh[0]_i_4 
       (.I0(data[3]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[19]),
        .O(\n_0_sig_child_addr_cntr_msh[0]_i_4 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_msh[0]_i_5 
       (.I0(data[2]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[18]),
        .O(\n_0_sig_child_addr_cntr_msh[0]_i_5 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_msh[0]_i_6 
       (.I0(data[1]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[17]),
        .O(\n_0_sig_child_addr_cntr_msh[0]_i_6 ));
LUT3 #(
    .INIT(8'hD1)) 
     \sig_child_addr_cntr_msh[0]_i_7 
       (.I0(sig_xfer_address[16]),
        .I1(sig_csm_pop_child_cmd),
        .I2(data[0]),
        .O(\n_0_sig_child_addr_cntr_msh[0]_i_7 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_msh[12]_i_2 
       (.I0(data[15]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[31]),
        .O(\n_0_sig_child_addr_cntr_msh[12]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_msh[12]_i_3 
       (.I0(data[14]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[30]),
        .O(\n_0_sig_child_addr_cntr_msh[12]_i_3 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_msh[12]_i_4 
       (.I0(data[13]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[29]),
        .O(\n_0_sig_child_addr_cntr_msh[12]_i_4 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_msh[12]_i_5 
       (.I0(data[12]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[28]),
        .O(\n_0_sig_child_addr_cntr_msh[12]_i_5 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_msh[4]_i_2 
       (.I0(data[7]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[23]),
        .O(\n_0_sig_child_addr_cntr_msh[4]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_msh[4]_i_3 
       (.I0(data[6]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[22]),
        .O(\n_0_sig_child_addr_cntr_msh[4]_i_3 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_msh[4]_i_4 
       (.I0(data[5]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[21]),
        .O(\n_0_sig_child_addr_cntr_msh[4]_i_4 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_msh[4]_i_5 
       (.I0(data[4]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[20]),
        .O(\n_0_sig_child_addr_cntr_msh[4]_i_5 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_msh[8]_i_2 
       (.I0(data[11]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[27]),
        .O(\n_0_sig_child_addr_cntr_msh[8]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_msh[8]_i_3 
       (.I0(data[10]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[26]),
        .O(\n_0_sig_child_addr_cntr_msh[8]_i_3 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_msh[8]_i_4 
       (.I0(data[9]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[25]),
        .O(\n_0_sig_child_addr_cntr_msh[8]_i_4 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_child_addr_cntr_msh[8]_i_5 
       (.I0(data[8]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_xfer_address[24]),
        .O(\n_0_sig_child_addr_cntr_msh[8]_i_5 ));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_msh_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_msh[0]_i_1 ),
        .D(\n_7_sig_child_addr_cntr_msh_reg[0]_i_2 ),
        .Q(sig_xfer_address[16]),
        .R(sig_reset_reg));
CARRY4 \sig_child_addr_cntr_msh_reg[0]_i_2 
       (.CI(\<const0> ),
        .CO({\n_0_sig_child_addr_cntr_msh_reg[0]_i_2 ,\n_1_sig_child_addr_cntr_msh_reg[0]_i_2 ,\n_2_sig_child_addr_cntr_msh_reg[0]_i_2 ,\n_3_sig_child_addr_cntr_msh_reg[0]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\n_0_sig_child_addr_cntr_msh[0]_i_3 }),
        .O({\n_4_sig_child_addr_cntr_msh_reg[0]_i_2 ,\n_5_sig_child_addr_cntr_msh_reg[0]_i_2 ,\n_6_sig_child_addr_cntr_msh_reg[0]_i_2 ,\n_7_sig_child_addr_cntr_msh_reg[0]_i_2 }),
        .S({\n_0_sig_child_addr_cntr_msh[0]_i_4 ,\n_0_sig_child_addr_cntr_msh[0]_i_5 ,\n_0_sig_child_addr_cntr_msh[0]_i_6 ,\n_0_sig_child_addr_cntr_msh[0]_i_7 }));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_msh_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_msh[0]_i_1 ),
        .D(\n_5_sig_child_addr_cntr_msh_reg[8]_i_1 ),
        .Q(sig_xfer_address[26]),
        .R(sig_reset_reg));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_msh_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_msh[0]_i_1 ),
        .D(\n_4_sig_child_addr_cntr_msh_reg[8]_i_1 ),
        .Q(sig_xfer_address[27]),
        .R(sig_reset_reg));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_msh_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_msh[0]_i_1 ),
        .D(\n_7_sig_child_addr_cntr_msh_reg[12]_i_1 ),
        .Q(sig_xfer_address[28]),
        .R(sig_reset_reg));
CARRY4 \sig_child_addr_cntr_msh_reg[12]_i_1 
       (.CI(\n_0_sig_child_addr_cntr_msh_reg[8]_i_1 ),
        .CO({\NLW_sig_child_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED [3],\n_1_sig_child_addr_cntr_msh_reg[12]_i_1 ,\n_2_sig_child_addr_cntr_msh_reg[12]_i_1 ,\n_3_sig_child_addr_cntr_msh_reg[12]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_sig_child_addr_cntr_msh_reg[12]_i_1 ,\n_5_sig_child_addr_cntr_msh_reg[12]_i_1 ,\n_6_sig_child_addr_cntr_msh_reg[12]_i_1 ,\n_7_sig_child_addr_cntr_msh_reg[12]_i_1 }),
        .S({\n_0_sig_child_addr_cntr_msh[12]_i_2 ,\n_0_sig_child_addr_cntr_msh[12]_i_3 ,\n_0_sig_child_addr_cntr_msh[12]_i_4 ,\n_0_sig_child_addr_cntr_msh[12]_i_5 }));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_msh_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_msh[0]_i_1 ),
        .D(\n_6_sig_child_addr_cntr_msh_reg[12]_i_1 ),
        .Q(sig_xfer_address[29]),
        .R(sig_reset_reg));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_msh_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_msh[0]_i_1 ),
        .D(\n_5_sig_child_addr_cntr_msh_reg[12]_i_1 ),
        .Q(sig_xfer_address[30]),
        .R(sig_reset_reg));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_msh_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_msh[0]_i_1 ),
        .D(\n_4_sig_child_addr_cntr_msh_reg[12]_i_1 ),
        .Q(sig_xfer_address[31]),
        .R(sig_reset_reg));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_msh_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_msh[0]_i_1 ),
        .D(\n_6_sig_child_addr_cntr_msh_reg[0]_i_2 ),
        .Q(sig_xfer_address[17]),
        .R(sig_reset_reg));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_msh_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_msh[0]_i_1 ),
        .D(\n_5_sig_child_addr_cntr_msh_reg[0]_i_2 ),
        .Q(sig_xfer_address[18]),
        .R(sig_reset_reg));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_msh_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_msh[0]_i_1 ),
        .D(\n_4_sig_child_addr_cntr_msh_reg[0]_i_2 ),
        .Q(sig_xfer_address[19]),
        .R(sig_reset_reg));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_msh_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_msh[0]_i_1 ),
        .D(\n_7_sig_child_addr_cntr_msh_reg[4]_i_1 ),
        .Q(sig_xfer_address[20]),
        .R(sig_reset_reg));
CARRY4 \sig_child_addr_cntr_msh_reg[4]_i_1 
       (.CI(\n_0_sig_child_addr_cntr_msh_reg[0]_i_2 ),
        .CO({\n_0_sig_child_addr_cntr_msh_reg[4]_i_1 ,\n_1_sig_child_addr_cntr_msh_reg[4]_i_1 ,\n_2_sig_child_addr_cntr_msh_reg[4]_i_1 ,\n_3_sig_child_addr_cntr_msh_reg[4]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_sig_child_addr_cntr_msh_reg[4]_i_1 ,\n_5_sig_child_addr_cntr_msh_reg[4]_i_1 ,\n_6_sig_child_addr_cntr_msh_reg[4]_i_1 ,\n_7_sig_child_addr_cntr_msh_reg[4]_i_1 }),
        .S({\n_0_sig_child_addr_cntr_msh[4]_i_2 ,\n_0_sig_child_addr_cntr_msh[4]_i_3 ,\n_0_sig_child_addr_cntr_msh[4]_i_4 ,\n_0_sig_child_addr_cntr_msh[4]_i_5 }));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_msh_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_msh[0]_i_1 ),
        .D(\n_6_sig_child_addr_cntr_msh_reg[4]_i_1 ),
        .Q(sig_xfer_address[21]),
        .R(sig_reset_reg));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_msh_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_msh[0]_i_1 ),
        .D(\n_5_sig_child_addr_cntr_msh_reg[4]_i_1 ),
        .Q(sig_xfer_address[22]),
        .R(sig_reset_reg));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_msh_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_msh[0]_i_1 ),
        .D(\n_4_sig_child_addr_cntr_msh_reg[4]_i_1 ),
        .Q(sig_xfer_address[23]),
        .R(sig_reset_reg));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_msh_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_msh[0]_i_1 ),
        .D(\n_7_sig_child_addr_cntr_msh_reg[8]_i_1 ),
        .Q(sig_xfer_address[24]),
        .R(sig_reset_reg));
CARRY4 \sig_child_addr_cntr_msh_reg[8]_i_1 
       (.CI(\n_0_sig_child_addr_cntr_msh_reg[4]_i_1 ),
        .CO({\n_0_sig_child_addr_cntr_msh_reg[8]_i_1 ,\n_1_sig_child_addr_cntr_msh_reg[8]_i_1 ,\n_2_sig_child_addr_cntr_msh_reg[8]_i_1 ,\n_3_sig_child_addr_cntr_msh_reg[8]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_sig_child_addr_cntr_msh_reg[8]_i_1 ,\n_5_sig_child_addr_cntr_msh_reg[8]_i_1 ,\n_6_sig_child_addr_cntr_msh_reg[8]_i_1 ,\n_7_sig_child_addr_cntr_msh_reg[8]_i_1 }),
        .S({\n_0_sig_child_addr_cntr_msh[8]_i_2 ,\n_0_sig_child_addr_cntr_msh[8]_i_3 ,\n_0_sig_child_addr_cntr_msh[8]_i_4 ,\n_0_sig_child_addr_cntr_msh[8]_i_5 }));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_cntr_msh_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_child_addr_cntr_msh[0]_i_1 ),
        .D(\n_6_sig_child_addr_cntr_msh_reg[8]_i_1 ),
        .Q(sig_xfer_address[25]),
        .R(sig_reset_reg));
LUT2 #(
    .INIT(4'h2)) 
     sig_child_addr_lsh_rollover_reg_i_1
       (.I0(p_1_in),
        .I1(sig_predict_child_addr_lsh__0),
        .O(sig_child_addr_lsh_rollover));
LUT1 #(
    .INIT(2'h2)) 
     sig_child_addr_lsh_rollover_reg_i_10
       (.I0(sig_xfer_address[10]),
        .O(n_0_sig_child_addr_lsh_rollover_reg_i_10));
LUT1 #(
    .INIT(2'h2)) 
     sig_child_addr_lsh_rollover_reg_i_11
       (.I0(sig_xfer_address[9]),
        .O(n_0_sig_child_addr_lsh_rollover_reg_i_11));
LUT1 #(
    .INIT(2'h2)) 
     sig_child_addr_lsh_rollover_reg_i_12
       (.I0(sig_xfer_address[8]),
        .O(n_0_sig_child_addr_lsh_rollover_reg_i_12));
LUT1 #(
    .INIT(2'h2)) 
     sig_child_addr_lsh_rollover_reg_i_14
       (.I0(sig_xfer_address[7]),
        .O(n_0_sig_child_addr_lsh_rollover_reg_i_14));
LUT2 #(
    .INIT(4'h6)) 
     sig_child_addr_lsh_rollover_reg_i_15
       (.I0(sig_xfer_address[6]),
        .I1(O7[6]),
        .O(n_0_sig_child_addr_lsh_rollover_reg_i_15));
LUT2 #(
    .INIT(4'h6)) 
     sig_child_addr_lsh_rollover_reg_i_16
       (.I0(sig_xfer_address[5]),
        .I1(O7[5]),
        .O(n_0_sig_child_addr_lsh_rollover_reg_i_16));
LUT2 #(
    .INIT(4'h6)) 
     sig_child_addr_lsh_rollover_reg_i_17
       (.I0(sig_xfer_address[4]),
        .I1(O7[4]),
        .O(n_0_sig_child_addr_lsh_rollover_reg_i_17));
LUT2 #(
    .INIT(4'h6)) 
     sig_child_addr_lsh_rollover_reg_i_18
       (.I0(sig_xfer_address[3]),
        .I1(O7[3]),
        .O(n_0_sig_child_addr_lsh_rollover_reg_i_18));
LUT2 #(
    .INIT(4'h6)) 
     sig_child_addr_lsh_rollover_reg_i_19
       (.I0(sig_xfer_address[2]),
        .I1(O7[2]),
        .O(n_0_sig_child_addr_lsh_rollover_reg_i_19));
LUT2 #(
    .INIT(4'h6)) 
     sig_child_addr_lsh_rollover_reg_i_20
       (.I0(O1[1]),
        .I1(O7[1]),
        .O(n_0_sig_child_addr_lsh_rollover_reg_i_20));
LUT2 #(
    .INIT(4'h6)) 
     sig_child_addr_lsh_rollover_reg_i_21
       (.I0(O1[0]),
        .I1(O7[0]),
        .O(n_0_sig_child_addr_lsh_rollover_reg_i_21));
LUT1 #(
    .INIT(2'h2)) 
     sig_child_addr_lsh_rollover_reg_i_4
       (.I0(p_1_in),
        .O(n_0_sig_child_addr_lsh_rollover_reg_i_4));
LUT1 #(
    .INIT(2'h2)) 
     sig_child_addr_lsh_rollover_reg_i_5
       (.I0(sig_xfer_address[14]),
        .O(n_0_sig_child_addr_lsh_rollover_reg_i_5));
LUT1 #(
    .INIT(2'h2)) 
     sig_child_addr_lsh_rollover_reg_i_6
       (.I0(sig_xfer_address[13]),
        .O(n_0_sig_child_addr_lsh_rollover_reg_i_6));
LUT1 #(
    .INIT(2'h2)) 
     sig_child_addr_lsh_rollover_reg_i_7
       (.I0(sig_xfer_address[12]),
        .O(n_0_sig_child_addr_lsh_rollover_reg_i_7));
LUT1 #(
    .INIT(2'h2)) 
     sig_child_addr_lsh_rollover_reg_i_9
       (.I0(sig_xfer_address[11]),
        .O(n_0_sig_child_addr_lsh_rollover_reg_i_9));
FDRE #(
    .INIT(1'b0)) 
     sig_child_addr_lsh_rollover_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_child_addr_lsh_rollover),
        .Q(sig_child_addr_lsh_rollover_reg),
        .R(sig_reset_reg));
CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_13
       (.CI(\<const0> ),
        .CO({n_0_sig_child_addr_lsh_rollover_reg_reg_i_13,n_1_sig_child_addr_lsh_rollover_reg_reg_i_13,n_2_sig_child_addr_lsh_rollover_reg_reg_i_13,n_3_sig_child_addr_lsh_rollover_reg_reg_i_13}),
        .CYINIT(\<const0> ),
        .DI({sig_xfer_address[3:2],O1}),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_13_O_UNCONNECTED[3:0]),
        .S({n_0_sig_child_addr_lsh_rollover_reg_i_18,n_0_sig_child_addr_lsh_rollover_reg_i_19,n_0_sig_child_addr_lsh_rollover_reg_i_20,n_0_sig_child_addr_lsh_rollover_reg_i_21}));
CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_2
       (.CI(n_0_sig_child_addr_lsh_rollover_reg_reg_i_3),
        .CO({NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED[3],n_1_sig_child_addr_lsh_rollover_reg_reg_i_2,n_2_sig_child_addr_lsh_rollover_reg_reg_i_2,n_3_sig_child_addr_lsh_rollover_reg_reg_i_2}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({sig_predict_child_addr_lsh__0,NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED[2:0]}),
        .S({n_0_sig_child_addr_lsh_rollover_reg_i_4,n_0_sig_child_addr_lsh_rollover_reg_i_5,n_0_sig_child_addr_lsh_rollover_reg_i_6,n_0_sig_child_addr_lsh_rollover_reg_i_7}));
CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_3
       (.CI(n_0_sig_child_addr_lsh_rollover_reg_reg_i_8),
        .CO({n_0_sig_child_addr_lsh_rollover_reg_reg_i_3,n_1_sig_child_addr_lsh_rollover_reg_reg_i_3,n_2_sig_child_addr_lsh_rollover_reg_reg_i_3,n_3_sig_child_addr_lsh_rollover_reg_reg_i_3}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED[3:0]),
        .S({n_0_sig_child_addr_lsh_rollover_reg_i_9,n_0_sig_child_addr_lsh_rollover_reg_i_10,n_0_sig_child_addr_lsh_rollover_reg_i_11,n_0_sig_child_addr_lsh_rollover_reg_i_12}));
CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_8
       (.CI(n_0_sig_child_addr_lsh_rollover_reg_reg_i_13),
        .CO({n_0_sig_child_addr_lsh_rollover_reg_reg_i_8,n_1_sig_child_addr_lsh_rollover_reg_reg_i_8,n_2_sig_child_addr_lsh_rollover_reg_reg_i_8,n_3_sig_child_addr_lsh_rollover_reg_reg_i_8}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,sig_xfer_address[6:4]}),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_8_O_UNCONNECTED[3:0]),
        .S({n_0_sig_child_addr_lsh_rollover_reg_i_14,n_0_sig_child_addr_lsh_rollover_reg_i_15,n_0_sig_child_addr_lsh_rollover_reg_i_16,n_0_sig_child_addr_lsh_rollover_reg_i_17}));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[0]),
        .Q(\n_0_sig_child_addr_reg_reg[0] ),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[10]),
        .Q(\n_0_sig_child_addr_reg_reg[10] ),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[11]),
        .Q(\n_0_sig_child_addr_reg_reg[11] ),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[12]),
        .Q(\n_0_sig_child_addr_reg_reg[12] ),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[13]),
        .Q(\n_0_sig_child_addr_reg_reg[13] ),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[14]),
        .Q(\n_0_sig_child_addr_reg_reg[14] ),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[15]),
        .Q(\n_0_sig_child_addr_reg_reg[15] ),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[16]),
        .Q(data[0]),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[17]),
        .Q(data[1]),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[18]),
        .Q(data[2]),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[19]),
        .Q(data[3]),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[1]),
        .Q(\n_0_sig_child_addr_reg_reg[1] ),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[20]),
        .Q(data[4]),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[21]),
        .Q(data[5]),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[22]),
        .Q(data[6]),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[23]),
        .Q(data[7]),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[24]),
        .Q(data[8]),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[25]),
        .Q(data[9]),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[26]),
        .Q(data[10]),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[27]),
        .Q(data[11]),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[28]),
        .Q(data[12]),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[29]),
        .Q(data[13]),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[2]),
        .Q(\n_0_sig_child_addr_reg_reg[2] ),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[30]),
        .Q(data[14]),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[31]),
        .Q(data[15]),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[3]),
        .Q(\n_0_sig_child_addr_reg_reg[3] ),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[4]),
        .Q(\n_0_sig_child_addr_reg_reg[4] ),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[5]),
        .Q(\n_0_sig_child_addr_reg_reg[5] ),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[6]),
        .Q(\n_0_sig_child_addr_reg_reg[6] ),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[7]),
        .Q(\n_0_sig_child_addr_reg_reg[7] ),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[8]),
        .Q(\n_0_sig_child_addr_reg_reg[8] ),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_child_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[9]),
        .Q(\n_0_sig_child_addr_reg_reg[9] ),
        .R(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_child_burst_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_burst_type_reg),
        .Q(sig_child_burst_type_reg),
        .R(sig_child_tag_reg0));
(* SOFT_HLUTNM = "soft_lutpair160" *) 
   LUT4 #(
    .INIT(16'h000E)) 
     sig_child_cmd_reg_full_i_1
       (.I0(sig_child_cmd_reg_full),
        .I1(sig_psm_ld_chcmd_reg),
        .I2(sig_csm_pop_child_cmd),
        .I3(sig_reset_reg),
        .O(n_0_sig_child_cmd_reg_full_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_child_cmd_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_child_cmd_reg_full_i_1),
        .Q(sig_child_cmd_reg_full),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'hE)) 
     sig_child_error_reg_i_1
       (.I0(sig_reset_reg),
        .I1(sig_csm_pop_child_cmd),
        .O(sig_child_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_child_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(p_10_out),
        .Q(sig_child_error_reg),
        .R(sig_child_tag_reg0));
(* SOFT_HLUTNM = "soft_lutpair162" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     sig_child_qual_burst_type_i_1
       (.I0(sig_child_burst_type_reg),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_qual_burst_type),
        .O(n_0_sig_child_qual_burst_type_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_child_qual_burst_type_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_child_qual_burst_type_i_1),
        .Q(sig_child_qual_burst_type),
        .R(sig_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair162" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     sig_child_qual_error_reg_i_1
       (.I0(sig_child_error_reg),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_qual_error_reg),
        .O(n_0_sig_child_qual_error_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_child_qual_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_child_qual_error_reg_i_1),
        .Q(sig_child_qual_error_reg),
        .R(sig_reset_reg));
LUT6 #(
    .INIT(64'h0000000000E2E2E2)) 
     sig_child_qual_first_of_2_i_1
       (.I0(sig_child_qual_first_of_2),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_needed_2_realign_cmds),
        .I3(p_32_out),
        .I4(O7[7]),
        .I5(sig_reset_reg),
        .O(n_0_sig_child_qual_first_of_2_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_child_qual_first_of_2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_child_qual_first_of_2_i_1),
        .Q(sig_child_qual_first_of_2),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h0000CFAA)) 
     sig_cmd2addr_valid_i_1
       (.I0(sig_csm_ld_xfer),
        .I1(sig_data2addr_stop_req),
        .I2(sig_addr2wsc_cmd_fifo_empty),
        .I3(p_22_out),
        .I4(sig_reset_reg),
        .O(n_0_sig_cmd2addr_valid_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd2addr_valid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_cmd2addr_valid_i_1),
        .Q(p_22_out),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'h000E)) 
     sig_cmd2data_valid_i_1
       (.I0(p_11_out),
        .I1(sig_csm_ld_xfer),
        .I2(sig_data2mstr_cmd_ready),
        .I3(sig_reset_reg),
        .O(n_0_sig_cmd2data_valid_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd2data_valid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_cmd2data_valid_i_1),
        .Q(p_11_out),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0000111E00000000)) 
     sig_csm_ld_xfer_i_1
       (.I0(\n_0_FSM_onehot_sig_csm_state_reg[6] ),
        .I1(\n_0_FSM_onehot_sig_csm_state_reg[2] ),
        .I2(\n_0_FSM_onehot_sig_csm_state_reg[4] ),
        .I3(\n_0_FSM_onehot_sig_csm_state_reg[5] ),
        .I4(\n_0_FSM_onehot_sig_csm_state_reg[3] ),
        .I5(n_0_sig_csm_ld_xfer_i_2),
        .O(sig_csm_ld_xfer_ns));
(* SOFT_HLUTNM = "soft_lutpair154" *) 
   LUT5 #(
    .INIT(32'h11111110)) 
     sig_csm_ld_xfer_i_2
       (.I0(p_11_out),
        .I1(p_22_out),
        .I2(\n_0_FSM_onehot_sig_csm_state_reg[5] ),
        .I3(\n_0_FSM_onehot_sig_csm_state_reg[1] ),
        .I4(\n_0_FSM_onehot_sig_csm_state_reg[2] ),
        .O(n_0_sig_csm_ld_xfer_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_csm_ld_xfer_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_csm_ld_xfer_ns),
        .Q(sig_csm_ld_xfer),
        .R(sig_reset_reg));
LUT6 #(
    .INIT(64'h0010000000000000)) 
     sig_csm_pop_child_cmd_i_1
       (.I0(\n_0_FSM_onehot_sig_csm_state_reg[6] ),
        .I1(\n_0_FSM_onehot_sig_csm_state_reg[3] ),
        .I2(sig_child_cmd_reg_full),
        .I3(\n_0_FSM_onehot_sig_csm_state_reg[2] ),
        .I4(\n_0_FSM_onehot_sig_csm_state_reg[1] ),
        .I5(n_0_sig_csm_pop_child_cmd_i_2),
        .O(sig_csm_pop_child_cmd_ns));
LUT3 #(
    .INIT(8'h01)) 
     sig_csm_pop_child_cmd_i_2
       (.I0(\n_0_FSM_onehot_sig_csm_state_reg[3] ),
        .I1(\n_0_FSM_onehot_sig_csm_state_reg[5] ),
        .I2(\n_0_FSM_onehot_sig_csm_state_reg[4] ),
        .O(n_0_sig_csm_pop_child_cmd_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_csm_pop_child_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_csm_pop_child_cmd_ns),
        .Q(sig_csm_pop_child_cmd),
        .R(sig_reset_reg));
LUT6 #(
    .INIT(64'h0002000200020000)) 
     sig_csm_pop_sf_fifo_i_1
       (.I0(n_0_sig_csm_ld_xfer_i_2),
        .I1(\n_0_FSM_onehot_sig_csm_state_reg[3] ),
        .I2(\n_0_FSM_onehot_sig_csm_state_reg[6] ),
        .I3(\n_0_FSM_onehot_sig_csm_state_reg[2] ),
        .I4(\n_0_FSM_onehot_sig_csm_state_reg[5] ),
        .I5(\n_0_FSM_onehot_sig_csm_state_reg[4] ),
        .O(sig_csm_pop_sf_fifo_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_csm_pop_sf_fifo_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_csm_pop_sf_fifo_ns),
        .Q(p_32_out),
        .R(sig_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair158" *) 
   LUT4 #(
    .INIT(16'h00F2)) 
     sig_first_realigner_cmd_i_1
       (.I0(sig_first_realigner_cmd),
        .I1(sig_psm_ld_realigner_reg),
        .I2(sig_push_input_reg14_out),
        .I3(sig_reset_reg),
        .O(n_0_sig_first_realigner_cmd_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_first_realigner_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_first_realigner_cmd_i_1),
        .Q(sig_first_realigner_cmd),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'hE)) 
     \sig_input_addr_reg[31]_i_1 
       (.I0(sig_reset_reg),
        .I1(sig_psm_pop_input_cmd),
        .O(sig_input_cache_type_reg0));
LUT4 #(
    .INIT(16'h0040)) 
     \sig_input_addr_reg[31]_i_2 
       (.I0(sig_psm_halt),
        .I1(sig_input_reg_empty),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(p_10_out),
        .O(sig_push_input_reg14_out));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[15]),
        .Q(sig_input_addr_reg[0]),
        .R(sig_input_cache_type_reg0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[25]),
        .Q(sig_input_addr_reg[10]),
        .R(sig_input_cache_type_reg0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[26]),
        .Q(sig_input_addr_reg[11]),
        .R(sig_input_cache_type_reg0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[27]),
        .Q(sig_input_addr_reg[12]),
        .R(sig_input_cache_type_reg0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[28]),
        .Q(sig_input_addr_reg[13]),
        .R(sig_input_cache_type_reg0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[29]),
        .Q(sig_input_addr_reg[14]),
        .R(sig_input_cache_type_reg0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[30]),
        .Q(sig_input_addr_reg[15]),
        .R(sig_input_cache_type_reg0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[31]),
        .Q(sig_input_addr_reg[16]),
        .R(sig_input_cache_type_reg0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[32]),
        .Q(sig_input_addr_reg[17]),
        .R(sig_input_cache_type_reg0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[33]),
        .Q(sig_input_addr_reg[18]),
        .R(sig_input_cache_type_reg0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[34]),
        .Q(sig_input_addr_reg[19]),
        .R(sig_input_cache_type_reg0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[16]),
        .Q(sig_input_addr_reg[1]),
        .R(sig_input_cache_type_reg0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[35]),
        .Q(sig_input_addr_reg[20]),
        .R(sig_input_cache_type_reg0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[36]),
        .Q(sig_input_addr_reg[21]),
        .R(sig_input_cache_type_reg0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[37]),
        .Q(sig_input_addr_reg[22]),
        .R(sig_input_cache_type_reg0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[38]),
        .Q(sig_input_addr_reg[23]),
        .R(sig_input_cache_type_reg0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[39]),
        .Q(sig_input_addr_reg[24]),
        .R(sig_input_cache_type_reg0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[40]),
        .Q(sig_input_addr_reg[25]),
        .R(sig_input_cache_type_reg0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[41]),
        .Q(sig_input_addr_reg[26]),
        .R(sig_input_cache_type_reg0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[42]),
        .Q(sig_input_addr_reg[27]),
        .R(sig_input_cache_type_reg0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[43]),
        .Q(sig_input_addr_reg[28]),
        .R(sig_input_cache_type_reg0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[44]),
        .Q(sig_input_addr_reg[29]),
        .R(sig_input_cache_type_reg0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[17]),
        .Q(sig_input_addr_reg[2]),
        .R(sig_input_cache_type_reg0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[45]),
        .Q(sig_input_addr_reg[30]),
        .R(sig_input_cache_type_reg0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[46]),
        .Q(sig_input_addr_reg[31]),
        .R(sig_input_cache_type_reg0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[18]),
        .Q(sig_input_addr_reg[3]),
        .R(sig_input_cache_type_reg0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[19]),
        .Q(sig_input_addr_reg[4]),
        .R(sig_input_cache_type_reg0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[20]),
        .Q(sig_input_addr_reg[5]),
        .R(sig_input_cache_type_reg0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[21]),
        .Q(sig_input_addr_reg[6]),
        .R(sig_input_cache_type_reg0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[22]),
        .Q(sig_input_addr_reg[7]),
        .R(sig_input_cache_type_reg0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[23]),
        .Q(sig_input_addr_reg[8]),
        .R(sig_input_cache_type_reg0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_input_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[24]),
        .Q(sig_input_addr_reg[9]),
        .R(sig_input_cache_type_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_input_burst_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[14]),
        .Q(sig_input_burst_type_reg),
        .R(sig_input_cache_type_reg0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFCC8C)) 
     sig_input_reg_empty_i_1
       (.I0(sig_psm_halt),
        .I1(sig_input_reg_empty),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(p_10_out),
        .I4(sig_psm_pop_input_cmd),
        .I5(sig_reset_reg),
        .O(n_0_sig_input_reg_empty_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_input_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_input_reg_empty_i_1),
        .Q(sig_input_reg_empty),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h00000001)) 
     sig_last_dbeat_i_2__0
       (.I0(O9[3]),
        .I1(O9[4]),
        .I2(O9[1]),
        .I3(O9[2]),
        .I4(O9[0]),
        .O(O8));
(* SOFT_HLUTNM = "soft_lutpair160" *) 
   LUT2 #(
    .INIT(4'hB)) 
     sig_m_valid_dup_i_2__1
       (.I0(sig_reset_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(O10));
FDRE #(
    .INIT(1'b0)) 
     sig_mmap_reset_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(SR),
        .Q(sig_reset_reg),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     sig_needed_2_realign_cmds_i_1
       (.I0(sig_skip_align2mbaa_s_h),
        .O(n_0_sig_needed_2_realign_cmds_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_needed_2_realign_cmds_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(n_0_sig_needed_2_realign_cmds_i_1),
        .Q(sig_needed_2_realign_cmds),
        .R(sig_child_tag_reg0));
(* SOFT_HLUTNM = "soft_lutpair163" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \sig_next_strt_strb_reg[0]_i_1__0 
       (.I0(O2[1]),
        .I1(O2[0]),
        .O(D[0]));
LUT1 #(
    .INIT(2'h1)) 
     \sig_next_strt_strb_reg[1]_i_1__0 
       (.I0(O2[1]),
        .O(D[1]));
(* SOFT_HLUTNM = "soft_lutpair163" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \sig_next_strt_strb_reg[2]_i_1__0 
       (.I0(O2[1]),
        .I1(O2[0]),
        .O(D[2]));
LUT4 #(
    .INIT(16'h0800)) 
     sig_posted_to_axi_2_i_1__0
       (.I0(p_22_out),
        .I1(sig_addr2wsc_cmd_fifo_empty),
        .I2(sig_data2addr_stop_req),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair153" *) 
   LUT5 #(
    .INIT(32'hFEF0FCF1)) 
     sig_psm_halt_i_1
       (.I0(\n_0_FSM_onehot_sig_psm_state_reg[1] ),
        .I1(\n_0_FSM_onehot_sig_psm_state_reg[3] ),
        .I2(\n_0_FSM_onehot_sig_psm_state_reg[4] ),
        .I3(\n_0_FSM_onehot_sig_psm_state_reg[5] ),
        .I4(\n_0_FSM_onehot_sig_psm_state_reg[2] ),
        .O(sig_psm_halt_ns));
FDSE #(
    .INIT(1'b0)) 
     sig_psm_halt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_psm_halt_ns),
        .Q(sig_psm_halt),
        .S(sig_reset_reg));
LUT6 #(
    .INIT(64'h0000005400000044)) 
     sig_psm_ld_chcmd_reg_i_1
       (.I0(sig_child_cmd_reg_full),
        .I1(\n_0_FSM_onehot_sig_psm_state_reg[3] ),
        .I2(\n_0_FSM_onehot_sig_psm_state_reg[1] ),
        .I3(\n_0_FSM_onehot_sig_psm_state_reg[5] ),
        .I4(\n_0_FSM_onehot_sig_psm_state_reg[4] ),
        .I5(\n_0_FSM_onehot_sig_psm_state_reg[2] ),
        .O(n_0_sig_psm_ld_chcmd_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_psm_ld_chcmd_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_psm_ld_chcmd_reg_i_1),
        .Q(sig_psm_ld_chcmd_reg),
        .R(sig_reset_reg));
LUT6 #(
    .INIT(64'h0001000400000000)) 
     sig_psm_ld_realigner_reg_i_1
       (.I0(\n_0_FSM_onehot_sig_psm_state_reg[1] ),
        .I1(\n_0_FSM_onehot_sig_psm_state_reg[5] ),
        .I2(\n_0_FSM_onehot_sig_psm_state_reg[4] ),
        .I3(\n_0_FSM_onehot_sig_psm_state_reg[3] ),
        .I4(\n_0_FSM_onehot_sig_psm_state_reg[2] ),
        .I5(sig_realign_reg_empty),
        .O(sig_psm_ld_realigner_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_psm_ld_realigner_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_psm_ld_realigner_reg_ns),
        .Q(sig_psm_ld_realigner_reg),
        .R(sig_reset_reg));
LUT6 #(
    .INIT(64'hAAABAAABAAABAAAA)) 
     sig_psm_pop_input_cmd_i_1
       (.I0(n_0_sig_psm_pop_input_cmd_i_2),
        .I1(sig_child_cmd_reg_full),
        .I2(n_0_sig_psm_pop_input_cmd_i_3),
        .I3(p_10_out),
        .I4(n_0_sig_psm_pop_input_cmd_i_4),
        .I5(sig_skip_align2mbaa_s_h),
        .O(sig_psm_pop_input_cmd_ns));
LUT6 #(
    .INIT(64'h0000000000000040)) 
     sig_psm_pop_input_cmd_i_2
       (.I0(\n_0_FSM_onehot_sig_psm_state_reg[1] ),
        .I1(sig_realign_reg_empty),
        .I2(\n_0_FSM_onehot_sig_psm_state_reg[5] ),
        .I3(\n_0_FSM_onehot_sig_psm_state_reg[2] ),
        .I4(\n_0_FSM_onehot_sig_psm_state_reg[3] ),
        .I5(\n_0_FSM_onehot_sig_psm_state_reg[4] ),
        .O(n_0_sig_psm_pop_input_cmd_i_2));
(* SOFT_HLUTNM = "soft_lutpair153" *) 
   LUT5 #(
    .INIT(32'hFCFCFDFF)) 
     sig_psm_pop_input_cmd_i_3
       (.I0(\n_0_FSM_onehot_sig_psm_state_reg[2] ),
        .I1(\n_0_FSM_onehot_sig_psm_state_reg[4] ),
        .I2(\n_0_FSM_onehot_sig_psm_state_reg[5] ),
        .I3(\n_0_FSM_onehot_sig_psm_state_reg[1] ),
        .I4(\n_0_FSM_onehot_sig_psm_state_reg[3] ),
        .O(n_0_sig_psm_pop_input_cmd_i_3));
(* SOFT_HLUTNM = "soft_lutpair158" *) 
   LUT2 #(
    .INIT(4'h8)) 
     sig_psm_pop_input_cmd_i_4
       (.I0(sig_first_realigner_cmd),
        .I1(sig_skip_align2mbaa),
        .O(n_0_sig_psm_pop_input_cmd_i_4));
FDRE #(
    .INIT(1'b0)) 
     sig_psm_pop_input_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_psm_pop_input_cmd_ns),
        .Q(sig_psm_pop_input_cmd),
        .R(sig_reset_reg));
LUT5 #(
    .INIT(32'hAABAAAAA)) 
     \sig_realign_btt_reg[13]_i_1 
       (.I0(sig_reset_reg),
        .I1(sig_psm_ld_realigner_reg),
        .I2(p_9_out),
        .I3(I4),
        .I4(sig_inhibit_rdy_n),
        .O(sig_realign_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_realign_btt_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[0]),
        .Q(Din[0]),
        .R(sig_realign_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_realign_btt_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[10]),
        .Q(Din[10]),
        .R(sig_realign_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_realign_btt_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[11]),
        .Q(Din[11]),
        .R(sig_realign_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_realign_btt_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[12]),
        .Q(Din[12]),
        .R(sig_realign_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_realign_btt_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[13]),
        .Q(Din[13]),
        .R(sig_realign_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_realign_btt_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[1]),
        .Q(Din[1]),
        .R(sig_realign_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_realign_btt_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[2]),
        .Q(Din[2]),
        .R(sig_realign_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_realign_btt_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[3]),
        .Q(Din[3]),
        .R(sig_realign_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_realign_btt_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[4]),
        .Q(Din[4]),
        .R(sig_realign_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_realign_btt_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[5]),
        .Q(Din[5]),
        .R(sig_realign_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_realign_btt_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[6]),
        .Q(Din[6]),
        .R(sig_realign_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_realign_btt_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[7]),
        .Q(Din[7]),
        .R(sig_realign_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_realign_btt_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[8]),
        .Q(Din[8]),
        .R(sig_realign_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_realign_btt_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[9]),
        .Q(Din[9]),
        .R(sig_realign_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_realign_calc_err_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(p_10_out),
        .Q(Din[15]),
        .R(sig_realign_tag_reg0));
LUT1 #(
    .INIT(2'h1)) 
     sig_realign_cmd_cmplt_reg_i_1
       (.I0(n_0_sig_realign_cmd_cmplt_reg_i_2),
        .O(sig_realign_cmd_cmplt_reg0));
(* SOFT_HLUTNM = "soft_lutpair157" *) 
   LUT4 #(
    .INIT(16'h00AB)) 
     sig_realign_cmd_cmplt_reg_i_2
       (.I0(\n_0_sig_realigner_btt2[5]_i_5 ),
        .I1(sig_btt_lt_b2mbaa2),
        .I2(sig_btt_eq_b2mbaa2),
        .I3(\n_0_sig_realigner_btt2[5]_i_6 ),
        .O(n_0_sig_realign_cmd_cmplt_reg_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_realign_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realign_cmd_cmplt_reg0),
        .Q(Din[14]),
        .R(sig_realign_tag_reg0));
LUT6 #(
    .INIT(64'hFFFFFFFF0000AEAA)) 
     sig_realign_reg_empty_i_1
       (.I0(sig_realign_reg_empty),
        .I1(sig_inhibit_rdy_n),
        .I2(I4),
        .I3(p_9_out),
        .I4(sig_psm_ld_realigner_reg),
        .I5(sig_reset_reg),
        .O(n_0_sig_realign_reg_empty_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_realign_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_realign_reg_empty_i_1),
        .Q(sig_realign_reg_empty),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h0000FFD0)) 
     sig_realign_reg_full_i_1
       (.I0(sig_inhibit_rdy_n),
        .I1(I4),
        .I2(p_9_out),
        .I3(sig_psm_ld_realigner_reg),
        .I4(sig_reset_reg),
        .O(n_0_sig_realign_reg_full_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_realign_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_realign_reg_full_i_1),
        .Q(p_9_out),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_realigner_btt2[0]_i_1 
       (.I0(sig_input_addr_reg[0]),
        .I1(n_0_sig_realign_cmd_cmplt_reg_i_2),
        .I2(sig_btt_residue_slice[0]),
        .O(\n_0_sig_realigner_btt2[0]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FF540000)) 
     \sig_realigner_btt2[10]_i_1 
       (.I0(\n_0_sig_realigner_btt2[5]_i_5 ),
        .I1(sig_btt_lt_b2mbaa2),
        .I2(sig_btt_eq_b2mbaa2),
        .I3(\n_0_sig_realigner_btt2[5]_i_6 ),
        .I4(sig_btt_upper_slice[3]),
        .I5(sig_reset_reg),
        .O(\n_0_sig_realigner_btt2[10]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FF540000)) 
     \sig_realigner_btt2[11]_i_1 
       (.I0(\n_0_sig_realigner_btt2[5]_i_5 ),
        .I1(sig_btt_lt_b2mbaa2),
        .I2(sig_btt_eq_b2mbaa2),
        .I3(\n_0_sig_realigner_btt2[5]_i_6 ),
        .I4(sig_btt_upper_slice[4]),
        .I5(sig_reset_reg),
        .O(\n_0_sig_realigner_btt2[11]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FF540000)) 
     \sig_realigner_btt2[12]_i_1 
       (.I0(\n_0_sig_realigner_btt2[5]_i_5 ),
        .I1(sig_btt_lt_b2mbaa2),
        .I2(sig_btt_eq_b2mbaa2),
        .I3(\n_0_sig_realigner_btt2[5]_i_6 ),
        .I4(sig_btt_upper_slice[5]),
        .I5(sig_reset_reg),
        .O(\n_0_sig_realigner_btt2[12]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FF540000)) 
     \sig_realigner_btt2[13]_i_1 
       (.I0(\n_0_sig_realigner_btt2[5]_i_5 ),
        .I1(sig_btt_lt_b2mbaa2),
        .I2(sig_btt_eq_b2mbaa2),
        .I3(\n_0_sig_realigner_btt2[5]_i_6 ),
        .I4(sig_btt_upper_slice[6]),
        .I5(sig_reset_reg),
        .O(\n_0_sig_realigner_btt2[13]_i_1 ));
LUT4 #(
    .INIT(16'h6F60)) 
     \sig_realigner_btt2[1]_i_1 
       (.I0(sig_input_addr_reg[0]),
        .I1(sig_input_addr_reg[1]),
        .I2(n_0_sig_realign_cmd_cmplt_reg_i_2),
        .I3(sig_btt_residue_slice[1]),
        .O(\n_0_sig_realigner_btt2[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF99F900009909)) 
     \sig_realigner_btt2[2]_i_1 
       (.I0(\n_0_sig_realigner_btt2[4]_i_2 ),
        .I1(sig_input_addr_reg[2]),
        .I2(\n_0_sig_realigner_btt2[2]_i_2 ),
        .I3(\n_0_sig_realigner_btt2[5]_i_5 ),
        .I4(\n_0_sig_realigner_btt2[5]_i_6 ),
        .I5(sig_btt_residue_slice[2]),
        .O(\n_0_sig_realigner_btt2[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair157" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \sig_realigner_btt2[2]_i_2 
       (.I0(sig_btt_eq_b2mbaa2),
        .I1(sig_btt_lt_b2mbaa2),
        .O(\n_0_sig_realigner_btt2[2]_i_2 ));
LUT6 #(
    .INIT(64'hFFFF55FD00005501)) 
     \sig_realigner_btt2[3]_i_1 
       (.I0(\n_0_sig_realigner_btt2[3]_i_2 ),
        .I1(sig_btt_eq_b2mbaa2),
        .I2(sig_btt_lt_b2mbaa2),
        .I3(\n_0_sig_realigner_btt2[5]_i_5 ),
        .I4(\n_0_sig_realigner_btt2[5]_i_6 ),
        .I5(sig_btt_residue_slice[3]),
        .O(\n_0_sig_realigner_btt2[3]_i_1 ));
LUT4 #(
    .INIT(16'hAAA9)) 
     \sig_realigner_btt2[3]_i_2 
       (.I0(sig_input_addr_reg[3]),
        .I1(sig_input_addr_reg[2]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_input_addr_reg[1]),
        .O(\n_0_sig_realigner_btt2[3]_i_2 ));
LUT6 #(
    .INIT(64'h5559FFFF55590000)) 
     \sig_realigner_btt2[4]_i_1 
       (.I0(sig_input_addr_reg[4]),
        .I1(\n_0_sig_realigner_btt2[4]_i_2 ),
        .I2(sig_input_addr_reg[2]),
        .I3(sig_input_addr_reg[3]),
        .I4(n_0_sig_realign_cmd_cmplt_reg_i_2),
        .I5(sig_btt_residue_slice[4]),
        .O(\n_0_sig_realigner_btt2[4]_i_1 ));
LUT2 #(
    .INIT(4'h1)) 
     \sig_realigner_btt2[4]_i_2 
       (.I0(sig_input_addr_reg[0]),
        .I1(sig_input_addr_reg[1]),
        .O(\n_0_sig_realigner_btt2[4]_i_2 ));
LUT6 #(
    .INIT(64'hFFFF55FD00005501)) 
     \sig_realigner_btt2[5]_i_1 
       (.I0(\n_0_sig_realigner_btt2[5]_i_2 ),
        .I1(sig_btt_eq_b2mbaa2),
        .I2(sig_btt_lt_b2mbaa2),
        .I3(\n_0_sig_realigner_btt2[5]_i_5 ),
        .I4(\n_0_sig_realigner_btt2[5]_i_6 ),
        .I5(sig_btt_residue_slice[5]),
        .O(\n_0_sig_realigner_btt2[5]_i_1 ));
LUT6 #(
    .INIT(64'h000001FE001E1FFE)) 
     \sig_realigner_btt2[5]_i_10 
       (.I0(sig_input_addr_reg[1]),
        .I1(sig_input_addr_reg[0]),
        .I2(sig_input_addr_reg[2]),
        .I3(sig_input_addr_reg[3]),
        .I4(sig_btt_residue_slice[3]),
        .I5(sig_btt_residue_slice[2]),
        .O(\n_0_sig_realigner_btt2[5]_i_10 ));
LUT4 #(
    .INIT(16'h1474)) 
     \sig_realigner_btt2[5]_i_11 
       (.I0(sig_btt_residue_slice[1]),
        .I1(sig_input_addr_reg[1]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_btt_residue_slice[0]),
        .O(\n_0_sig_realigner_btt2[5]_i_11 ));
LUT6 #(
    .INIT(64'h5555555655555555)) 
     \sig_realigner_btt2[5]_i_12 
       (.I0(sig_btt_residue_slice[6]),
        .I1(sig_input_addr_reg[5]),
        .I2(sig_input_addr_reg[4]),
        .I3(sig_input_addr_reg[3]),
        .I4(sig_input_addr_reg[2]),
        .I5(\n_0_sig_realigner_btt2[4]_i_2 ),
        .O(\n_0_sig_realigner_btt2[5]_i_12 ));
LUT6 #(
    .INIT(64'h0660600906600660)) 
     \sig_realigner_btt2[5]_i_13 
       (.I0(sig_input_addr_reg[5]),
        .I1(sig_btt_residue_slice[5]),
        .I2(sig_input_addr_reg[4]),
        .I3(sig_btt_residue_slice[4]),
        .I4(\n_0_sig_realigner_btt2[5]_i_20 ),
        .I5(\n_0_sig_realigner_btt2[4]_i_2 ),
        .O(\n_0_sig_realigner_btt2[5]_i_13 ));
LUT6 #(
    .INIT(64'h1428142814282841)) 
     \sig_realigner_btt2[5]_i_14 
       (.I0(sig_btt_residue_slice[2]),
        .I1(sig_input_addr_reg[3]),
        .I2(sig_btt_residue_slice[3]),
        .I3(sig_input_addr_reg[2]),
        .I4(sig_input_addr_reg[1]),
        .I5(sig_input_addr_reg[0]),
        .O(\n_0_sig_realigner_btt2[5]_i_14 ));
LUT4 #(
    .INIT(16'h6009)) 
     \sig_realigner_btt2[5]_i_15 
       (.I0(sig_input_addr_reg[1]),
        .I1(sig_btt_residue_slice[1]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_btt_residue_slice[0]),
        .O(\n_0_sig_realigner_btt2[5]_i_15 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
     \sig_realigner_btt2[5]_i_16 
       (.I0(sig_btt_upper_slice[0]),
        .I1(sig_btt_upper_slice[4]),
        .I2(sig_btt_upper_slice[3]),
        .I3(sig_first_realigner_cmd),
        .I4(sig_btt_upper_slice[1]),
        .I5(sig_btt_upper_slice[2]),
        .O(\n_0_sig_realigner_btt2[5]_i_16 ));
LUT6 #(
    .INIT(64'h5555555655555555)) 
     \sig_realigner_btt2[5]_i_17 
       (.I0(sig_btt_residue_slice[6]),
        .I1(sig_input_addr_reg[5]),
        .I2(sig_input_addr_reg[4]),
        .I3(sig_input_addr_reg[3]),
        .I4(sig_input_addr_reg[2]),
        .I5(\n_0_sig_realigner_btt2[4]_i_2 ),
        .O(\n_0_sig_realigner_btt2[5]_i_17 ));
LUT6 #(
    .INIT(64'h0001111011100001)) 
     \sig_realigner_btt2[5]_i_18 
       (.I0(\n_0_sig_realigner_btt2[5]_i_21 ),
        .I1(\n_0_sig_realigner_btt2[5]_i_22 ),
        .I2(\n_0_FSM_onehot_sig_psm_state[5]_i_6 ),
        .I3(sig_input_addr_reg[4]),
        .I4(sig_input_addr_reg[5]),
        .I5(sig_btt_residue_slice[5]),
        .O(\n_0_sig_realigner_btt2[5]_i_18 ));
LUT6 #(
    .INIT(64'h0006600060000009)) 
     \sig_realigner_btt2[5]_i_19 
       (.I0(sig_input_addr_reg[2]),
        .I1(sig_btt_residue_slice[2]),
        .I2(sig_btt_residue_slice[0]),
        .I3(sig_input_addr_reg[0]),
        .I4(sig_btt_residue_slice[1]),
        .I5(sig_input_addr_reg[1]),
        .O(\n_0_sig_realigner_btt2[5]_i_19 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
     \sig_realigner_btt2[5]_i_2 
       (.I0(sig_input_addr_reg[5]),
        .I1(sig_input_addr_reg[3]),
        .I2(sig_input_addr_reg[2]),
        .I3(sig_input_addr_reg[1]),
        .I4(sig_input_addr_reg[0]),
        .I5(sig_input_addr_reg[4]),
        .O(\n_0_sig_realigner_btt2[5]_i_2 ));
LUT2 #(
    .INIT(4'hE)) 
     \sig_realigner_btt2[5]_i_20 
       (.I0(sig_input_addr_reg[2]),
        .I1(sig_input_addr_reg[3]),
        .O(\n_0_sig_realigner_btt2[5]_i_20 ));
LUT5 #(
    .INIT(32'hFE0101FE)) 
     \sig_realigner_btt2[5]_i_21 
       (.I0(sig_input_addr_reg[0]),
        .I1(sig_input_addr_reg[1]),
        .I2(sig_input_addr_reg[2]),
        .I3(sig_btt_residue_slice[3]),
        .I4(sig_input_addr_reg[3]),
        .O(\n_0_sig_realigner_btt2[5]_i_21 ));
LUT6 #(
    .INIT(64'hFFFE00010001FFFE)) 
     \sig_realigner_btt2[5]_i_22 
       (.I0(sig_input_addr_reg[0]),
        .I1(sig_input_addr_reg[1]),
        .I2(sig_input_addr_reg[2]),
        .I3(sig_input_addr_reg[3]),
        .I4(sig_btt_residue_slice[4]),
        .I5(sig_input_addr_reg[4]),
        .O(\n_0_sig_realigner_btt2[5]_i_22 ));
LUT3 #(
    .INIT(8'hFE)) 
     \sig_realigner_btt2[5]_i_5 
       (.I0(sig_btt_upper_slice[5]),
        .I1(sig_btt_upper_slice[6]),
        .I2(\n_0_sig_realigner_btt2[5]_i_16 ),
        .O(\n_0_sig_realigner_btt2[5]_i_5 ));
LUT5 #(
    .INIT(32'hFF01FFFF)) 
     \sig_realigner_btt2[5]_i_6 
       (.I0(\n_0_FSM_onehot_sig_psm_state[5]_i_6 ),
        .I1(sig_input_addr_reg[4]),
        .I2(sig_input_addr_reg[5]),
        .I3(p_10_out),
        .I4(sig_first_realigner_cmd),
        .O(\n_0_sig_realigner_btt2[5]_i_6 ));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     \sig_realigner_btt2[5]_i_8 
       (.I0(sig_btt_residue_slice[6]),
        .I1(sig_input_addr_reg[5]),
        .I2(sig_input_addr_reg[4]),
        .I3(\n_0_sig_realigner_btt2[4]_i_2 ),
        .I4(sig_input_addr_reg[2]),
        .I5(sig_input_addr_reg[3]),
        .O(\n_0_sig_realigner_btt2[5]_i_8 ));
LUT5 #(
    .INIT(32'h03171730)) 
     \sig_realigner_btt2[5]_i_9 
       (.I0(sig_btt_residue_slice[4]),
        .I1(sig_btt_residue_slice[5]),
        .I2(sig_input_addr_reg[5]),
        .I3(sig_input_addr_reg[4]),
        .I4(\n_0_FSM_onehot_sig_psm_state[5]_i_6 ),
        .O(\n_0_sig_realigner_btt2[5]_i_9 ));
LUT2 #(
    .INIT(4'h2)) 
     \sig_realigner_btt2[6]_i_1 
       (.I0(sig_btt_residue_slice[6]),
        .I1(n_0_sig_realign_cmd_cmplt_reg_i_2),
        .O(\n_0_sig_realigner_btt2[6]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FF540000)) 
     \sig_realigner_btt2[7]_i_1 
       (.I0(\n_0_sig_realigner_btt2[5]_i_5 ),
        .I1(sig_btt_lt_b2mbaa2),
        .I2(sig_btt_eq_b2mbaa2),
        .I3(\n_0_sig_realigner_btt2[5]_i_6 ),
        .I4(sig_btt_upper_slice[0]),
        .I5(sig_reset_reg),
        .O(\n_0_sig_realigner_btt2[7]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FF540000)) 
     \sig_realigner_btt2[8]_i_1 
       (.I0(\n_0_sig_realigner_btt2[5]_i_5 ),
        .I1(sig_btt_lt_b2mbaa2),
        .I2(sig_btt_eq_b2mbaa2),
        .I3(\n_0_sig_realigner_btt2[5]_i_6 ),
        .I4(sig_btt_upper_slice[1]),
        .I5(sig_reset_reg),
        .O(\n_0_sig_realigner_btt2[8]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FF540000)) 
     \sig_realigner_btt2[9]_i_1 
       (.I0(\n_0_sig_realigner_btt2[5]_i_5 ),
        .I1(sig_btt_lt_b2mbaa2),
        .I2(sig_btt_eq_b2mbaa2),
        .I3(\n_0_sig_realigner_btt2[5]_i_6 ),
        .I4(sig_btt_upper_slice[2]),
        .I5(sig_reset_reg),
        .O(\n_0_sig_realigner_btt2[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_realigner_btt2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_realigner_btt2[0]_i_1 ),
        .Q(sig_realigner_btt2[0]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_realigner_btt2_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_realigner_btt2[10]_i_1 ),
        .Q(sig_realigner_btt2[10]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_realigner_btt2_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_realigner_btt2[11]_i_1 ),
        .Q(sig_realigner_btt2[11]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_realigner_btt2_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_realigner_btt2[12]_i_1 ),
        .Q(sig_realigner_btt2[12]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_realigner_btt2_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_realigner_btt2[13]_i_1 ),
        .Q(sig_realigner_btt2[13]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_realigner_btt2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_realigner_btt2[1]_i_1 ),
        .Q(sig_realigner_btt2[1]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_realigner_btt2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_realigner_btt2[2]_i_1 ),
        .Q(sig_realigner_btt2[2]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_realigner_btt2_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_realigner_btt2[3]_i_1 ),
        .Q(sig_realigner_btt2[3]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_realigner_btt2_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_realigner_btt2[4]_i_1 ),
        .Q(sig_realigner_btt2[4]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_realigner_btt2_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_realigner_btt2[5]_i_1 ),
        .Q(sig_realigner_btt2[5]),
        .R(sig_reset_reg));
CARRY4 \sig_realigner_btt2_reg[5]_i_3 
       (.CI(\n_0_sig_realigner_btt2_reg[5]_i_7 ),
        .CO({\NLW_sig_realigner_btt2_reg[5]_i_3_CO_UNCONNECTED [3:2],sig_btt_eq_b2mbaa2,\n_3_sig_realigner_btt2_reg[5]_i_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_sig_realigner_btt2_reg[5]_i_3_O_UNCONNECTED [3:0]),
        .S({\<const0> ,\<const0> ,\<const1> ,\<const1> }));
CARRY4 \sig_realigner_btt2_reg[5]_i_4 
       (.CI(\<const0> ),
        .CO({sig_btt_lt_b2mbaa2,\n_1_sig_realigner_btt2_reg[5]_i_4 ,\n_2_sig_realigner_btt2_reg[5]_i_4 ,\n_3_sig_realigner_btt2_reg[5]_i_4 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_sig_realigner_btt2[5]_i_8 ,\n_0_sig_realigner_btt2[5]_i_9 ,\n_0_sig_realigner_btt2[5]_i_10 ,\n_0_sig_realigner_btt2[5]_i_11 }),
        .O(\NLW_sig_realigner_btt2_reg[5]_i_4_O_UNCONNECTED [3:0]),
        .S({\n_0_sig_realigner_btt2[5]_i_12 ,\n_0_sig_realigner_btt2[5]_i_13 ,\n_0_sig_realigner_btt2[5]_i_14 ,\n_0_sig_realigner_btt2[5]_i_15 }));
CARRY4 \sig_realigner_btt2_reg[5]_i_7 
       (.CI(\<const0> ),
        .CO({\n_0_sig_realigner_btt2_reg[5]_i_7 ,\n_1_sig_realigner_btt2_reg[5]_i_7 ,\n_2_sig_realigner_btt2_reg[5]_i_7 ,\n_3_sig_realigner_btt2_reg[5]_i_7 }),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_sig_realigner_btt2_reg[5]_i_7_O_UNCONNECTED [3:0]),
        .S({\<const1> ,\n_0_sig_realigner_btt2[5]_i_17 ,\n_0_sig_realigner_btt2[5]_i_18 ,\n_0_sig_realigner_btt2[5]_i_19 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_realigner_btt2_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_realigner_btt2[6]_i_1 ),
        .Q(sig_realigner_btt2[6]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_realigner_btt2_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_realigner_btt2[7]_i_1 ),
        .Q(sig_realigner_btt2[7]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_realigner_btt2_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_realigner_btt2[8]_i_1 ),
        .Q(sig_realigner_btt2[8]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_realigner_btt2_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_realigner_btt2[9]_i_1 ),
        .Q(sig_realigner_btt2[9]),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h0000CC0A)) 
     sig_skip_align2mbaa_s_h_i_1
       (.I0(sig_skip_align2mbaa_s_h),
        .I1(sig_skip_align2mbaa),
        .I2(sig_psm_ld_chcmd_reg),
        .I3(sig_psm_ld_realigner_reg),
        .I4(sig_reset_reg),
        .O(n_0_sig_skip_align2mbaa_s_h_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_skip_align2mbaa_s_h_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_skip_align2mbaa_s_h_i_1),
        .Q(sig_skip_align2mbaa_s_h),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hFFFF0000FFFFDD0C)) 
     \sig_xfer_addr_reg[31]_i_1 
       (.I0(p_11_out),
        .I1(sig_data2mstr_cmd_ready),
        .I2(p_22_out),
        .I3(I2),
        .I4(sig_reset_reg),
        .I5(sig_csm_ld_xfer),
        .O(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(O1[0]),
        .Q(O2[0]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[10]),
        .Q(O2[10]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[11]),
        .Q(O2[11]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[12]),
        .Q(O2[12]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[13]),
        .Q(O2[13]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[14]),
        .Q(O2[14]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(p_1_in),
        .Q(O2[15]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[16]),
        .Q(O2[16]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[17]),
        .Q(O2[17]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[18]),
        .Q(O2[18]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[19]),
        .Q(O2[19]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(O1[1]),
        .Q(O2[1]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[20]),
        .Q(O2[20]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[21]),
        .Q(O2[21]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[22]),
        .Q(O2[22]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[23]),
        .Q(O2[23]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[24]),
        .Q(O2[24]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[25]),
        .Q(O2[25]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[26]),
        .Q(O2[26]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[27]),
        .Q(O2[27]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[28]),
        .Q(O2[28]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[29]),
        .Q(O2[29]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[2]),
        .Q(O2[2]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[30]),
        .Q(O2[30]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[31]),
        .Q(O2[31]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[3]),
        .Q(O2[3]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[4]),
        .Q(O2[4]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[5]),
        .Q(O2[5]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[6]),
        .Q(O2[6]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[7]),
        .Q(O2[7]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[8]),
        .Q(O2[8]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_address[9]),
        .Q(O2[9]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_xfer_calc_err_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_qual_error_reg),
        .Q(sig_xfer_calc_err_reg),
        .R(sig_xfer_cache_reg0));
(* SOFT_HLUTNM = "soft_lutpair155" *) 
   LUT4 #(
    .INIT(16'hFBAA)) 
     sig_xfer_cmd_cmplt_reg_i_1
       (.I0(sig_child_qual_error_reg),
        .I1(sig_child_qual_first_of_2),
        .I2(O7[8]),
        .I3(O7[7]),
        .O(sig_xfer_cmd_cmplt_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_xfer_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_cmd_cmplt_reg0),
        .Q(sig_xfer_cmd_cmplt_reg),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_xfer_is_seq_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(I1),
        .Q(sig_xfer_is_seq_reg),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_len_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(I6[0]),
        .Q(O9[0]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_len_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(I6[1]),
        .Q(O9[1]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_len_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(I6[2]),
        .Q(O9[2]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_len_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(I6[3]),
        .Q(O9[3]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_len_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(I6[4]),
        .Q(O9[4]),
        .R(sig_xfer_cache_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_xfer_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_qual_burst_type),
        .Q(sig_xfer_type_reg),
        .R(sig_xfer_cache_reg0));
endmodule

module axi_dma_0axi_datamover_indet_btt
   (sig_ibtt2wdc_tvalid,
    DI,
    p_2_in,
    p_1_in,
    sig_ibtt2wdc_tlast,
    sig_clr_dbc_reg,
    O1,
    D,
    O2,
    O3,
    O,
    CO,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    m_axi_s2mm_aclk,
    SR,
    E,
    Q,
    DIBDI,
    I1,
    I2,
    I3,
    I4,
    I5,
    sig_strm_tvalid,
    I6,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_32_out,
    I7,
    lsig_end_of_cmd_reg,
    p_0_in,
    lsig_eop_reg,
    sig_reset_reg,
    S,
    I8,
    sig_child_qual_first_of_2,
    S0,
    I9,
    sig_csm_pop_child_cmd,
    sig_xfer_address,
    p_0_out,
    I10,
    I11,
    I12,
    I13,
    I14);
  output sig_ibtt2wdc_tvalid;
  output [8:0]DI;
  output p_2_in;
  output p_1_in;
  output sig_ibtt2wdc_tlast;
  output sig_clr_dbc_reg;
  output O1;
  output [2:0]D;
  output [34:0]O2;
  output O3;
  output [3:0]O;
  output [0:0]CO;
  output [3:0]O4;
  output [0:0]O5;
  output O6;
  output [8:0]O7;
  output O8;
  output [0:0]O9;
  output O10;
  output O11;
  output O12;
  output [0:0]O13;
  output [2:0]O14;
  output [2:0]O15;
  output O16;
  output [4:0]O17;
  output [3:0]O18;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]Q;
  input [5:0]DIBDI;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input sig_strm_tvalid;
  input I6;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_32_out;
  input I7;
  input lsig_end_of_cmd_reg;
  input [2:0]p_0_in;
  input lsig_eop_reg;
  input sig_reset_reg;
  input [3:0]S;
  input [3:0]I8;
  input sig_child_qual_first_of_2;
  input S0;
  input I9;
  input sig_csm_pop_child_cmd;
  input [1:0]sig_xfer_address;
  input [8:0]p_0_out;
  input [0:0]I10;
  input [0:0]I11;
  input [1:0]I12;
  input [0:0]I13;
  input [0:0]I14;

  wire \<const1> ;
  wire [0:0]CO;
  wire [2:0]D;
  wire [8:0]DI;
  wire [5:0]DIBDI;
  wire [0:0]E;
  wire I1;
  wire [0:0]I10;
  wire [0:0]I11;
  wire [1:0]I12;
  wire [0:0]I13;
  wire [0:0]I14;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire [3:0]I8;
  wire I9;
  wire [3:0]O;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire [0:0]O13;
  wire [2:0]O14;
  wire [2:0]O15;
  wire O16;
  wire [4:0]O17;
  wire [3:0]O18;
  wire [34:0]O2;
  wire O3;
  wire [3:0]O4;
  wire [0:0]O5;
  wire O6;
  wire [8:0]O7;
  wire O8;
  wire [0:0]O9;
  wire [31:0]Q;
  wire [3:0]S;
  wire S0;
  wire [0:0]SR;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire m_axi_s2mm_aclk;
  wire n_2_I_XD_FIFO;
  wire n_3_I_XD_FIFO;
  wire n_42_I_DATA_FIFO;
  wire n_43_I_DATA_FIFO;
  wire n_44_I_DATA_FIFO;
  wire n_45_I_DATA_FIFO;
  wire \n_48_ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF ;
  wire \n_49_ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF ;
  wire n_4_I_XD_FIFO;
  wire \n_50_ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF ;
  wire n_5_I_XD_FIFO;
  wire n_6_I_XD_FIFO;
  wire [2:0]p_0_in;
  wire p_0_in5_in;
  wire [3:0]p_0_in__0;
  wire [8:0]p_0_out;
  wire p_1_in;
  wire p_2_in;
  wire p_32_out;
  wire p_4_out;
  wire [2:0]sig_burst_dbeat_cntr_reg__0;
  wire sig_child_qual_first_of_2;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire [31:0]sig_data_fifo_data_out;
  wire sig_ibtt2wdc_tlast;
  wire sig_ibtt2wdc_tvalid;
  wire sig_reset_reg;
  wire sig_slast_with_stop;
  wire [4:0]sig_sstrb_with_stop;
  wire [2:0]sig_stbs2wdc_asserted;
  wire sig_strm_tvalid;
  wire [1:0]sig_xfer_address;

axi_dma_0axi_datamover_skid_buf__parameterized0 \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF 
       (.D(D),
        .DOBDO({sig_sstrb_with_stop[4],sig_slast_with_stop,sig_sstrb_with_stop[3:0]}),
        .I1(n_42_I_DATA_FIFO),
        .I2({sig_stbs2wdc_asserted,sig_data_fifo_data_out}),
        .I3({n_43_I_DATA_FIFO,n_44_I_DATA_FIFO,n_45_I_DATA_FIFO}),
        .I7(I7),
        .O1(sig_ibtt2wdc_tvalid),
        .O18(O18),
        .O2(O2),
        .O3(O3),
        .O5(O5),
        .Q({\n_48_ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF ,\n_49_ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF ,\n_50_ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF }),
        .SR(SR),
        .lsig_end_of_cmd_reg(lsig_end_of_cmd_reg),
        .lsig_eop_reg(lsig_eop_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in(p_0_in),
        .p_0_in5_in(p_0_in5_in),
        .p_4_out(p_4_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_reset_reg(sig_reset_reg));
axi_dma_0axi_datamover_sfifo_autord__parameterized1 I_DATA_FIFO
       (.D({sig_stbs2wdc_asserted,sig_data_fifo_data_out}),
        .DIBDI(DIBDI),
        .DOBDO({sig_sstrb_with_stop[4],sig_slast_with_stop,sig_sstrb_with_stop[3:0]}),
        .E(E),
        .I1({\n_48_ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF ,\n_49_ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF ,\n_50_ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF }),
        .O1(n_42_I_DATA_FIFO),
        .O2({n_43_I_DATA_FIFO,n_44_I_DATA_FIFO,n_45_I_DATA_FIFO}),
        .Q(Q),
        .S0(S0),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in5_in(p_0_in5_in),
        .p_1_in(p_1_in),
        .p_4_out(p_4_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
axi_dma_0axi_datamover_sfifo_autord__parameterized0 I_XD_FIFO
       (.CO(CO),
        .D({n_2_I_XD_FIFO,n_3_I_XD_FIFO,n_4_I_XD_FIFO,n_5_I_XD_FIFO,n_6_I_XD_FIFO}),
        .DIBDI(DIBDI[2:1]),
        .E(O13),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(sig_clr_dbc_reg),
        .I7(I6),
        .I8(I8),
        .O(O),
        .O1(p_2_in),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O14(O14),
        .O15(O15),
        .O17(O17),
        .O2(O1),
        .O4(O4),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .Q(DI[6:0]),
        .S(S),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_out(p_0_out),
        .p_32_out(p_32_out),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_strm_tvalid(sig_strm_tvalid),
        .sig_xfer_address(sig_xfer_address));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_burst_dbeat_cntr[0]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg__0[0]),
        .O(p_0_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair138" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \sig_burst_dbeat_cntr[1]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg__0[0]),
        .I1(sig_burst_dbeat_cntr_reg__0[1]),
        .O(p_0_in__0[1]));
(* SOFT_HLUTNM = "soft_lutpair137" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \sig_burst_dbeat_cntr[2]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg__0[2]),
        .I1(sig_burst_dbeat_cntr_reg__0[1]),
        .I2(sig_burst_dbeat_cntr_reg__0[0]),
        .O(p_0_in__0[2]));
(* SOFT_HLUTNM = "soft_lutpair137" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \sig_burst_dbeat_cntr[3]_i_3 
       (.I0(O9),
        .I1(sig_burst_dbeat_cntr_reg__0[0]),
        .I2(sig_burst_dbeat_cntr_reg__0[1]),
        .I3(sig_burst_dbeat_cntr_reg__0[2]),
        .O(p_0_in__0[3]));
(* SOFT_HLUTNM = "soft_lutpair138" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \sig_burst_dbeat_cntr[3]_i_4 
       (.I0(sig_burst_dbeat_cntr_reg__0[2]),
        .I1(sig_burst_dbeat_cntr_reg__0[1]),
        .I2(sig_burst_dbeat_cntr_reg__0[0]),
        .O(O16));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_burst_dbeat_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(I14),
        .D(p_0_in__0[0]),
        .Q(sig_burst_dbeat_cntr_reg__0[0]),
        .R(I13));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_burst_dbeat_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(I14),
        .D(p_0_in__0[1]),
        .Q(sig_burst_dbeat_cntr_reg__0[1]),
        .R(I13));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_burst_dbeat_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(I14),
        .D(p_0_in__0[2]),
        .Q(sig_burst_dbeat_cntr_reg__0[2]),
        .R(I13));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_burst_dbeat_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(I14),
        .D(p_0_in__0[3]),
        .Q(O9),
        .R(I13));
FDRE #(
    .INIT(1'b0)) 
     \sig_byte_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(I11),
        .D(I12[0]),
        .Q(DI[0]),
        .R(I10));
FDRE #(
    .INIT(1'b0)) 
     \sig_byte_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(I11),
        .D(I12[1]),
        .Q(DI[1]),
        .R(I10));
FDRE #(
    .INIT(1'b0)) 
     \sig_byte_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(I11),
        .D(n_6_I_XD_FIFO),
        .Q(DI[2]),
        .R(I10));
FDRE #(
    .INIT(1'b0)) 
     \sig_byte_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(I11),
        .D(n_5_I_XD_FIFO),
        .Q(DI[3]),
        .R(I10));
FDRE #(
    .INIT(1'b0)) 
     \sig_byte_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(I11),
        .D(n_4_I_XD_FIFO),
        .Q(DI[4]),
        .R(I10));
FDRE #(
    .INIT(1'b0)) 
     \sig_byte_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(I11),
        .D(n_3_I_XD_FIFO),
        .Q(DI[5]),
        .R(I10));
FDRE #(
    .INIT(1'b0)) 
     \sig_byte_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(I11),
        .D(n_2_I_XD_FIFO),
        .Q(DI[6]),
        .R(I10));
LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
     sig_clr_dbc_reg_i_1
       (.I0(O9),
        .I1(sig_burst_dbeat_cntr_reg__0[0]),
        .I2(sig_burst_dbeat_cntr_reg__0[1]),
        .I3(sig_burst_dbeat_cntr_reg__0[2]),
        .I4(S0),
        .I5(I9),
        .O(sig_clr_dbeat_cntr0_out));
FDRE #(
    .INIT(1'b0)) 
     sig_clr_dbc_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_clr_dbeat_cntr0_out),
        .Q(sig_clr_dbc_reg),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_dre2ibtt_eop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(DIBDI[5]),
        .Q(DI[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_dre2ibtt_tlast_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(DIBDI[4]),
        .Q(DI[7]),
        .R(SR));
endmodule

module axi_dma_0axi_datamover_mm2s_full_wrap
   (mm2s_decerr_i,
    O1,
    mm2s_interr_i,
    mm2s_slverr_i,
    O2,
    mm2s_halt_cmplt,
    m_axis_mm2s_tvalid,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tlast,
    s_axis_mm2s_cmd_tready,
    m_axi_mm2s_rready,
    p_7_out,
    m_axis_mm2s_tready,
    mm2s_halt,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_aclk,
    m_axi_mm2s_rdata,
    mm2s_aresetn,
    mm2s_cmd_wdata,
    m_axis_mm2s_sts_tready,
    s_axis_mm2s_cmd_tvalid_split,
    m_axi_mm2s_rresp);
  output mm2s_decerr_i;
  output O1;
  output mm2s_interr_i;
  output mm2s_slverr_i;
  output O2;
  output mm2s_halt_cmplt;
  output m_axis_mm2s_tvalid;
  output [31:0]m_axi_mm2s_araddr;
  output [3:0]m_axi_mm2s_arlen;
  output [0:0]m_axi_mm2s_arsize;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output [31:0]m_axis_mm2s_tdata;
  output [3:0]m_axis_mm2s_tkeep;
  output m_axis_mm2s_tlast;
  output s_axis_mm2s_cmd_tready;
  output m_axi_mm2s_rready;
  input p_7_out;
  input m_axis_mm2s_tready;
  input mm2s_halt;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  input m_axi_mm2s_arready;
  input m_axi_mm2s_aclk;
  input [31:0]m_axi_mm2s_rdata;
  input mm2s_aresetn;
  input [48:0]mm2s_cmd_wdata;
  input m_axis_mm2s_sts_tready;
  input s_axis_mm2s_cmd_tvalid_split;
  input [1:0]m_axi_mm2s_rresp;

  wire \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en ;
  wire \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out ;
  wire O1;
  wire O2;
  wire \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ;
  wire [15:0]data;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [3:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [0:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axis_mm2s_sts_tready;
  wire [31:0]m_axis_mm2s_tdata;
  wire [3:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire mm2s_aresetn;
  wire [48:0]mm2s_cmd_wdata;
  wire mm2s_decerr_i;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire n_0_I_ADDR_CNTL;
  wire n_10_I_RD_DATA_CNTL;
  wire n_11_I_RD_DATA_CNTL;
  wire n_12_I_MSTR_PCC;
  wire n_12_I_RD_DATA_CNTL;
  wire n_13_I_RD_DATA_CNTL;
  wire n_14_I_RD_DATA_CNTL;
  wire n_15_I_RD_DATA_CNTL;
  wire n_16_I_RD_DATA_CNTL;
  wire n_17_I_RD_DATA_CNTL;
  wire n_19_I_RD_DATA_CNTL;
  wire n_20_I_MSTR_PCC;
  wire n_25_I_MSTR_PCC;
  wire n_26_I_CMD_STATUS;
  wire n_27_I_CMD_STATUS;
  wire n_28_I_CMD_STATUS;
  wire n_29_I_CMD_STATUS;
  wire n_2_I_MSTR_PCC;
  wire n_2_I_RESET;
  wire n_30_I_CMD_STATUS;
  wire n_31_I_CMD_STATUS;
  wire n_32_I_CMD_STATUS;
  wire n_33_I_CMD_STATUS;
  wire n_34_I_CMD_STATUS;
  wire n_35_I_CMD_STATUS;
  wire n_36_I_CMD_STATUS;
  wire n_37_I_CMD_STATUS;
  wire \n_38_GEN_INCLUDE_MM2S_SF.I_RD_SF ;
  wire n_38_I_CMD_STATUS;
  wire n_39_I_CMD_STATUS;
  wire n_3_I_ADDR_CNTL;
  wire n_3_I_RESET;
  wire n_40_I_CMD_STATUS;
  wire \n_41_GEN_INCLUDE_MM2S_SF.I_RD_SF ;
  wire n_41_I_CMD_STATUS;
  wire \n_42_GEN_INCLUDE_MM2S_SF.I_RD_SF ;
  wire \n_43_GEN_INCLUDE_MM2S_SF.I_RD_SF ;
  wire \n_44_GEN_INCLUDE_MM2S_SF.I_RD_SF ;
  wire \n_45_GEN_INCLUDE_MM2S_SF.I_RD_SF ;
  wire \n_47_GEN_INCLUDE_MM2S_SF.I_RD_SF ;
  wire n_5_I_RD_DATA_CNTL;
  wire n_6_I_MSTR_PCC;
  wire n_9_I_MSTR_PCC;
  wire p_0_in2_in;
  wire p_0_in5_in;
  wire [0:0]p_0_in__1;
  wire [3:0]p_1_out;
  wire [31:0]p_2_out;
  wire p_7_out;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire sig_addr2data_addr_posted;
  wire sig_addr2rsc_calc_error;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_calc_error_pushed;
  wire sig_calc_error_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire [13:0]sig_cmd2mstr_command;
  wire sig_cmd_eof_slice;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_cmd_tag_slice;
  wire sig_cmd_type_slice;
  wire [0:0]sig_coelsc_tag_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2mstr_cmd_ready;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_data2sf_cmd_cmplt;
  wire sig_data2skid_halt;
  wire [7:7]sig_data_fifo_wr_cnt;
  wire [0:0]sig_dbeat_cntr_reg;
  wire sig_dfifo_tlast_out;
  wire sig_dqual_reg_full;
  wire [31:0]sig_fifo_next_addr;
  wire sig_fifo_next_sequential;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_input_burst_type_reg;
  wire sig_input_reg_empty;
  wire [0:0]sig_input_tag_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_cmplt;
  wire sig_mstr2data_eof;
  wire [3:0]sig_mstr2data_last_strb;
  wire [3:0]sig_mstr2data_len;
  wire [3:0]sig_mstr2data_strt_strb;
  wire sig_mstr2sf_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_reg_full0;
  wire [0:0]sig_rd_sts_tag_reg;
  wire sig_rdc2sf_wlast;
  wire [3:0]sig_rdc2sf_wstrb;
  wire sig_reset_reg;
  wire sig_rsc2data_ready;
  wire [6:4]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_sf_allow_addr_req;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire sig_sm_halt_reg;
  wire [3:0]sig_sstrb_stop_mask;
  wire sig_stat2rsc_status_ready;
  wire sig_stop_request;
  wire sig_stream_rst;

axi_dma_0axi_datamover_skid_buf_19 \ENABLE_AXIS_SKID.I_MM2S_SKID_BUF 
       (.D(p_2_out),
        .DOBDO({sig_dfifo_tlast_out,p_1_out}),
        .I1(n_10_I_RD_DATA_CNTL),
        .I2(n_25_I_MSTR_PCC),
        .I3(\n_45_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .I4(\n_47_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .I5(n_11_I_RD_DATA_CNTL),
        .I6(n_12_I_RD_DATA_CNTL),
        .I7(n_13_I_RD_DATA_CNTL),
        .I8(n_14_I_RD_DATA_CNTL),
        .SR(sig_stream_rst),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in5_in(p_0_in5_in),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2skid_halt(sig_data2skid_halt),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_reset_reg(sig_reset_reg),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .sig_stop_request(sig_stop_request));
axi_dma_0axi_datamover_rd_sf \GEN_INCLUDE_MM2S_SF.I_RD_SF 
       (.D(p_2_out),
        .DIBDI({sig_data2sf_cmd_cmplt,sig_rdc2sf_wlast,sig_rdc2sf_wstrb}),
        .DOBDO({sig_dfifo_tlast_out,p_1_out}),
        .E(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out ),
        .I1(n_0_I_ADDR_CNTL),
        .I2(n_3_I_ADDR_CNTL),
        .I3(n_5_I_RD_DATA_CNTL),
        .I4(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en ),
        .O1(\n_38_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .O2(\n_41_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .O3(\n_42_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .O4(\n_43_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .O5(\n_44_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .O6(\n_45_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .O7(\n_47_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .SR(sig_stream_rst),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in5_in(p_0_in5_in),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2mstr_cmd_ready(sig_data2mstr_cmd_ready),
        .sig_data_fifo_wr_cnt(sig_data_fifo_wr_cnt),
        .sig_inhibit_rdy_n(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg2(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_reset_reg(sig_reset_reg),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_stop_request(sig_stop_request));
axi_dma_0axi_datamover_addr_cntl I_ADDR_CNTL
       (.D(sig_fifo_next_addr),
        .I1(n_2_I_MSTR_PCC),
        .I2(n_9_I_MSTR_PCC),
        .I3(n_15_I_RD_DATA_CNTL),
        .I4(sig_mstr2data_len),
        .O1(n_0_I_ADDR_CNTL),
        .O2(n_3_I_ADDR_CNTL),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr2rsc_calc_error(sig_addr2rsc_calc_error),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_input_burst_type_reg(sig_input_burst_type_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
axi_dma_0axi_datamover_cmd_status I_CMD_STATUS
       (.D({sig_rsc2stat_status,sig_rd_sts_tag_reg}),
        .I1(n_6_I_MSTR_PCC),
        .O1(O1),
        .O2(O2),
        .Q({sig_cmd_tag_slice,data,n_26_I_CMD_STATUS,n_27_I_CMD_STATUS,n_28_I_CMD_STATUS,n_29_I_CMD_STATUS,n_30_I_CMD_STATUS,n_31_I_CMD_STATUS,n_32_I_CMD_STATUS,n_33_I_CMD_STATUS,n_34_I_CMD_STATUS,n_35_I_CMD_STATUS,n_36_I_CMD_STATUS,n_37_I_CMD_STATUS,n_38_I_CMD_STATUS,n_39_I_CMD_STATUS,n_40_I_CMD_STATUS,n_41_I_CMD_STATUS,sig_cmd_eof_slice,sig_cmd_type_slice,sig_cmd2mstr_command}),
        .SR(sig_stream_rst),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mm2s_cmd_wdata(mm2s_cmd_wdata),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_slverr_i(mm2s_slverr_i),
        .p_7_out(p_7_out),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_reg(sig_calc_error_reg),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_reg2(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_reset_reg(sig_reset_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
axi_dma_0axi_datamover_pcc I_MSTR_PCC
       (.D(sig_fifo_next_addr),
        .I1(n_3_I_ADDR_CNTL),
        .I10(sig_mstr2data_strt_strb),
        .I2(\n_42_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .I3(\n_43_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .I4(p_0_in__1),
        .I5(sig_dbeat_cntr_reg),
        .I6(\n_44_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .I7(\n_38_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .I9(sig_mstr2data_last_strb),
        .O1(n_2_I_MSTR_PCC),
        .O2(n_6_I_MSTR_PCC),
        .O3(n_9_I_MSTR_PCC),
        .O4(n_12_I_MSTR_PCC),
        .O5(n_20_I_MSTR_PCC),
        .O6(sig_mstr2data_len),
        .O7(n_25_I_MSTR_PCC),
        .Q({sig_cmd_tag_slice,data,n_26_I_CMD_STATUS,n_27_I_CMD_STATUS,n_28_I_CMD_STATUS,n_29_I_CMD_STATUS,n_30_I_CMD_STATUS,n_31_I_CMD_STATUS,n_32_I_CMD_STATUS,n_33_I_CMD_STATUS,n_34_I_CMD_STATUS,n_35_I_CMD_STATUS,n_36_I_CMD_STATUS,n_37_I_CMD_STATUS,n_38_I_CMD_STATUS,n_39_I_CMD_STATUS,n_40_I_CMD_STATUS,n_41_I_CMD_STATUS,sig_cmd_eof_slice,sig_cmd_type_slice,sig_cmd2mstr_command}),
        .SR(sig_stream_rst),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_reg(sig_calc_error_reg),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2mstr_cmd_ready(sig_data2mstr_cmd_ready),
        .sig_data2skid_halt(sig_data2skid_halt),
        .sig_fifo_next_sequential(sig_fifo_next_sequential),
        .sig_inhibit_rdy_n(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_input_burst_type_reg(sig_input_burst_type_reg),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_input_tag_reg(sig_input_tag_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_cmplt(sig_mstr2data_cmd_cmplt),
        .sig_mstr2data_eof(sig_mstr2data_eof),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_reset_reg(sig_reset_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready),
        .sig_stop_request(sig_stop_request));
axi_dma_0axi_datamover_rddata_cntl I_RD_DATA_CNTL
       (.D(sig_rsc2stat_status[5:4]),
        .DIBDI({sig_data2sf_cmd_cmplt,sig_rdc2sf_wlast,sig_rdc2sf_wstrb}),
        .E(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en ),
        .I1(n_2_I_RESET),
        .I10(sig_mstr2data_strt_strb),
        .I2(n_3_I_RESET),
        .I3(n_2_I_MSTR_PCC),
        .I4(p_0_in__1),
        .I5(sig_mstr2data_len[3:1]),
        .I6(n_12_I_MSTR_PCC),
        .I7(\n_41_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .I8(n_20_I_MSTR_PCC),
        .I9(sig_mstr2data_last_strb),
        .O1(n_5_I_RD_DATA_CNTL),
        .O10(n_19_I_RD_DATA_CNTL),
        .O2(n_10_I_RD_DATA_CNTL),
        .O3(n_11_I_RD_DATA_CNTL),
        .O4(n_12_I_RD_DATA_CNTL),
        .O5(n_13_I_RD_DATA_CNTL),
        .O6(n_14_I_RD_DATA_CNTL),
        .O7(n_15_I_RD_DATA_CNTL),
        .O8(n_16_I_RD_DATA_CNTL),
        .O9(n_17_I_RD_DATA_CNTL),
        .Q(sig_dbeat_cntr_reg),
        .SR(sig_stream_rst),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .p_3_out(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out ),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr2rsc_calc_error(sig_addr2rsc_calc_error),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_tag_reg(sig_coelsc_tag_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2mstr_cmd_ready(sig_data2mstr_cmd_ready),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_data2skid_halt(sig_data2skid_halt),
        .sig_data_fifo_wr_cnt(sig_data_fifo_wr_cnt),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_fifo_next_sequential(sig_fifo_next_sequential),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_input_tag_reg(sig_input_tag_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_cmplt(sig_mstr2data_cmd_cmplt),
        .sig_mstr2data_eof(sig_mstr2data_eof),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_reg_full0(sig_rd_sts_reg_full0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .sig_stop_request(sig_stop_request));
axi_dma_0axi_datamover_rd_status_cntl I_RD_STATUS_CNTLR
       (.D({sig_rsc2stat_status,sig_rd_sts_tag_reg}),
        .I1(n_19_I_RD_DATA_CNTL),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_tag_reg(sig_coelsc_tag_reg),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_reg_full0(sig_rd_sts_reg_full0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
axi_dma_0axi_datamover_reset_18 I_RESET
       (.I1(n_17_I_RD_DATA_CNTL),
        .I2(n_16_I_RD_DATA_CNTL),
        .O1(n_2_I_RESET),
        .O2(n_3_I_RESET),
        .SR(sig_stream_rst),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .mm2s_aresetn(mm2s_aresetn),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2mstr_cmd_ready(sig_data2mstr_cmd_ready),
        .sig_dqual_reg_full(sig_dqual_reg_full));
endmodule

module axi_dma_0axi_datamover_mssai_skid_buf
   (dre2skid_wready,
    O1,
    sig_mvalid_stop,
    sig_strm_tlast,
    O2,
    O3,
    O4,
    O5,
    O6,
    I13,
    I10,
    O7,
    O8,
    O10,
    E,
    O11,
    DIBDI,
    I12,
    I11,
    I14,
    O12,
    O14,
    Q,
    O13,
    m_axi_s2mm_aclk,
    I1,
    SR,
    sig_slast_with_stop,
    I3,
    lsig_set_absorb2tlast,
    sig_sm_ld_dre_cmd,
    I2,
    skid2dre_wvalid,
    I4,
    I5,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rd_empty,
    sig_eop_halt_xfer,
    I6,
    O9,
    lsig_absorb2tlast,
    sig_clr_dbc_reg,
    sig_reset_reg,
    out,
    p_0_in2_in,
    DI,
    I7,
    I8,
    I9,
    I15);
  output dre2skid_wready;
  output O1;
  output sig_mvalid_stop;
  output sig_strm_tlast;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output [0:0]I13;
  output [0:0]I10;
  output O7;
  output O8;
  output O10;
  output [0:0]E;
  output O11;
  output [4:0]DIBDI;
  output [0:0]I12;
  output [0:0]I11;
  output [0:0]I14;
  output [0:0]O12;
  output O14;
  output [3:0]Q;
  output [31:0]O13;
  input m_axi_s2mm_aclk;
  input I1;
  input [0:0]SR;
  input sig_slast_with_stop;
  input I3;
  input lsig_set_absorb2tlast;
  input sig_sm_ld_dre_cmd;
  input I2;
  input skid2dre_wvalid;
  input I4;
  input I5;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_rd_empty;
  input sig_eop_halt_xfer;
  input I6;
  input [0:0]O9;
  input lsig_absorb2tlast;
  input sig_clr_dbc_reg;
  input sig_reset_reg;
  input [7:0]out;
  input p_0_in2_in;
  input [1:0]DI;
  input I7;
  input I8;
  input [3:0]I9;
  input [31:0]I15;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [4:0]DIBDI;
  wire [0:0]E;
  wire I1;
  wire [0:0]I10;
  wire [0:0]I11;
  wire [0:0]I12;
  wire [0:0]I13;
  wire [0:0]I14;
  wire [31:0]I15;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire [3:0]I9;
  wire O1;
  wire O10;
  wire O11;
  wire [0:0]O12;
  wire [31:0]O13;
  wire O14;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [0:0]O9;
  wire [3:0]Q;
  wire [0:0]SR;
  wire dre2skid_wready;
  wire lsig_absorb2tlast;
  wire lsig_set_absorb2tlast;
  wire m_axi_s2mm_aclk;
  wire \n_0_sig_data_reg_out[0]_i_1 ;
  wire \n_0_sig_data_reg_out[10]_i_1 ;
  wire \n_0_sig_data_reg_out[11]_i_1 ;
  wire \n_0_sig_data_reg_out[12]_i_1 ;
  wire \n_0_sig_data_reg_out[13]_i_1 ;
  wire \n_0_sig_data_reg_out[14]_i_1 ;
  wire \n_0_sig_data_reg_out[15]_i_1 ;
  wire \n_0_sig_data_reg_out[16]_i_1 ;
  wire \n_0_sig_data_reg_out[17]_i_1 ;
  wire \n_0_sig_data_reg_out[18]_i_1 ;
  wire \n_0_sig_data_reg_out[19]_i_1 ;
  wire \n_0_sig_data_reg_out[1]_i_1 ;
  wire \n_0_sig_data_reg_out[20]_i_1 ;
  wire \n_0_sig_data_reg_out[21]_i_1 ;
  wire \n_0_sig_data_reg_out[22]_i_1 ;
  wire \n_0_sig_data_reg_out[23]_i_1 ;
  wire \n_0_sig_data_reg_out[24]_i_1 ;
  wire \n_0_sig_data_reg_out[25]_i_1 ;
  wire \n_0_sig_data_reg_out[26]_i_1 ;
  wire \n_0_sig_data_reg_out[27]_i_1 ;
  wire \n_0_sig_data_reg_out[28]_i_1 ;
  wire \n_0_sig_data_reg_out[29]_i_1 ;
  wire \n_0_sig_data_reg_out[2]_i_1 ;
  wire \n_0_sig_data_reg_out[30]_i_1 ;
  wire \n_0_sig_data_reg_out[31]_i_2 ;
  wire \n_0_sig_data_reg_out[3]_i_1 ;
  wire \n_0_sig_data_reg_out[4]_i_1 ;
  wire \n_0_sig_data_reg_out[5]_i_1 ;
  wire \n_0_sig_data_reg_out[6]_i_1 ;
  wire \n_0_sig_data_reg_out[7]_i_1 ;
  wire \n_0_sig_data_reg_out[8]_i_1 ;
  wire \n_0_sig_data_reg_out[9]_i_1 ;
  wire \n_0_sig_data_skid_reg_reg[0] ;
  wire \n_0_sig_data_skid_reg_reg[10] ;
  wire \n_0_sig_data_skid_reg_reg[11] ;
  wire \n_0_sig_data_skid_reg_reg[12] ;
  wire \n_0_sig_data_skid_reg_reg[13] ;
  wire \n_0_sig_data_skid_reg_reg[14] ;
  wire \n_0_sig_data_skid_reg_reg[15] ;
  wire \n_0_sig_data_skid_reg_reg[16] ;
  wire \n_0_sig_data_skid_reg_reg[17] ;
  wire \n_0_sig_data_skid_reg_reg[18] ;
  wire \n_0_sig_data_skid_reg_reg[19] ;
  wire \n_0_sig_data_skid_reg_reg[1] ;
  wire \n_0_sig_data_skid_reg_reg[20] ;
  wire \n_0_sig_data_skid_reg_reg[21] ;
  wire \n_0_sig_data_skid_reg_reg[22] ;
  wire \n_0_sig_data_skid_reg_reg[23] ;
  wire \n_0_sig_data_skid_reg_reg[24] ;
  wire \n_0_sig_data_skid_reg_reg[25] ;
  wire \n_0_sig_data_skid_reg_reg[26] ;
  wire \n_0_sig_data_skid_reg_reg[27] ;
  wire \n_0_sig_data_skid_reg_reg[28] ;
  wire \n_0_sig_data_skid_reg_reg[29] ;
  wire \n_0_sig_data_skid_reg_reg[2] ;
  wire \n_0_sig_data_skid_reg_reg[30] ;
  wire \n_0_sig_data_skid_reg_reg[31] ;
  wire \n_0_sig_data_skid_reg_reg[3] ;
  wire \n_0_sig_data_skid_reg_reg[4] ;
  wire \n_0_sig_data_skid_reg_reg[5] ;
  wire \n_0_sig_data_skid_reg_reg[6] ;
  wire \n_0_sig_data_skid_reg_reg[7] ;
  wire \n_0_sig_data_skid_reg_reg[8] ;
  wire \n_0_sig_data_skid_reg_reg[9] ;
  wire n_0_sig_eop_sent_reg_i_4;
  wire n_0_sig_eop_sent_reg_i_5;
  wire n_0_sig_m_valid_dup_i_1__2;
  wire n_0_sig_s_ready_dup_i_1__3;
  wire n_0_sig_s_ready_dup_i_2__3;
  wire [7:0]out;
  wire p_0_in2_in;
  wire [1:0]p_1_in_0;
  wire sig_clr_dbc_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data_reg_out_en;
  wire sig_eop_halt_xfer;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
(* RTL_KEEP = "true" *)   wire sig_m_valid_dup;
(* RTL_KEEP = "true" *)   wire sig_m_valid_out;
  wire [1:0]sig_mssa_index_out;
  wire sig_mvalid_stop;
  wire sig_rd_empty;
  wire sig_reset_reg;
(* RTL_KEEP = "true" *)   wire sig_s_ready_dup;
(* RTL_KEEP = "true" *)   wire sig_s_ready_dup2;
(* RTL_KEEP = "true" *)   wire sig_s_ready_dup3;
(* RTL_KEEP = "true" *)   wire sig_s_ready_dup4;
(* RTL_KEEP = "true" *)   wire sig_s_ready_out;
  wire sig_slast_with_stop;
  wire sig_sm_ld_dre_cmd;
  wire sig_strb_reg_out0;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;
  wire sig_strm_tlast;
  wire skid2dre_wvalid;

GND GND
       (.G(\<const0> ));
LUT6 #(
    .INIT(64'hBF0B000000000000)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_11 
       (.I0(out[4]),
        .I1(p_1_in_0[0]),
        .I2(p_1_in_0[1]),
        .I3(out[5]),
        .I4(sig_m_valid_out),
        .I5(sig_strm_tlast),
        .O(O8));
LUT2 #(
    .INIT(4'h2)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_3 
       (.I0(sig_m_valid_out),
        .I1(I3),
        .O(O12));
LUT4 #(
    .INIT(16'h0008)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_4__0 
       (.I0(O8),
        .I1(sig_m_valid_out),
        .I2(sig_rd_empty),
        .I3(sig_eop_halt_xfer),
        .O(DIBDI[4]));
LUT5 #(
    .INIT(32'h03000200)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_5__0 
       (.I0(O8),
        .I1(sig_eop_halt_xfer),
        .I2(sig_rd_empty),
        .I3(sig_m_valid_out),
        .I4(out[7]),
        .O(O3));
LUT2 #(
    .INIT(4'h8)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_6__0 
       (.I0(Q[3]),
        .I1(out[3]),
        .O(DIBDI[3]));
LUT2 #(
    .INIT(4'h8)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_7__0 
       (.I0(Q[2]),
        .I1(out[2]),
        .O(DIBDI[2]));
LUT2 #(
    .INIT(4'h8)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_8__0 
       (.I0(Q[1]),
        .I1(out[1]),
        .O(DIBDI[1]));
LUT2 #(
    .INIT(4'h8)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_9__0 
       (.I0(Q[0]),
        .I1(out[0]),
        .O(DIBDI[0]));
LUT2 #(
    .INIT(4'h2)) 
     \STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_i_2 
       (.I0(sig_m_valid_out),
        .I1(I3),
        .O(O7));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(sig_s_ready_out),
        .O(dre2skid_wready));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(sig_m_valid_out),
        .O(O1));
LUT6 #(
    .INIT(64'h3F3B3B3B3B3B3B3B)) 
     \sig_burst_dbeat_cntr[3]_i_1 
       (.I0(O3),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(I3),
        .I3(sig_m_valid_out),
        .I4(I6),
        .I5(O9),
        .O(I13));
LUT2 #(
    .INIT(4'h2)) 
     \sig_burst_dbeat_cntr[3]_i_2 
       (.I0(sig_m_valid_out),
        .I1(I3),
        .O(I14));
LUT6 #(
    .INIT(64'h00F000F0FF8B0074)) 
     \sig_byte_cntr[1]_i_1 
       (.I0(DIBDI[2]),
        .I1(DI[0]),
        .I2(DIBDI[1]),
        .I3(I7),
        .I4(DI[1]),
        .I5(I8),
        .O(I12));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \sig_byte_cntr[3]_i_3 
       (.I0(Q[0]),
        .I1(out[0]),
        .I2(DIBDI[1]),
        .I3(DIBDI[2]),
        .I4(Q[3]),
        .I5(out[3]),
        .O(O14));
LUT3 #(
    .INIT(8'h4F)) 
     \sig_byte_cntr[6]_i_1 
       (.I0(O7),
        .I1(sig_clr_dbc_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(I10));
LUT2 #(
    .INIT(4'h2)) 
     \sig_byte_cntr[6]_i_2 
       (.I0(sig_m_valid_out),
        .I1(I3),
        .O(I11));
LUT2 #(
    .INIT(4'h2)) 
     sig_clr_dbc_reg_i_2
       (.I0(O3),
        .I1(I3),
        .O(O11));
LUT6 #(
    .INIT(64'h00000000FDFDFD00)) 
     sig_cmd_full_i_1
       (.I0(O3),
        .I1(I3),
        .I2(lsig_set_absorb2tlast),
        .I3(sig_sm_ld_dre_cmd),
        .I4(I2),
        .I5(O4),
        .O(O2));
LUT4 #(
    .INIT(16'h80FF)) 
     sig_cmd_full_i_2
       (.I0(sig_m_valid_out),
        .I1(sig_strm_tlast),
        .I2(lsig_absorb2tlast),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(O4));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[0]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[0] ),
        .I1(I15[0]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[0]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[10]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[10] ),
        .I1(I15[10]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[10]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[11]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[11] ),
        .I1(I15[11]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[11]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[12]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[12] ),
        .I1(I15[12]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[12]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[13]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[13] ),
        .I1(I15[13]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[13]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[14]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[14] ),
        .I1(I15[14]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[14]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[15]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[15] ),
        .I1(I15[15]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[15]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[16]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[16] ),
        .I1(I15[16]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[16]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[17]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[17] ),
        .I1(I15[17]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[17]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[18]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[18] ),
        .I1(I15[18]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[18]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[19]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[19] ),
        .I1(I15[19]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[19]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[1]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[1] ),
        .I1(I15[1]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[1]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[20]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[20] ),
        .I1(I15[20]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[20]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[21]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[21] ),
        .I1(I15[21]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[21]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[22]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[22] ),
        .I1(I15[22]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[22]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[23]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[23] ),
        .I1(I15[23]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[23]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[24]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[24] ),
        .I1(I15[24]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[24]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[25]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[25] ),
        .I1(I15[25]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[25]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[26]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[26] ),
        .I1(I15[26]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[26]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[27]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[27] ),
        .I1(I15[27]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[27]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[28]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[28] ),
        .I1(I15[28]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[28]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[29]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[29] ),
        .I1(I15[29]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[29]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[2]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[2] ),
        .I1(I15[2]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[2]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[30]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[30] ),
        .I1(I15[30]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[30]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00BFFFFF)) 
     \sig_data_reg_out[31]_i_1__3 
       (.I0(O8),
        .I1(out[6]),
        .I2(sig_m_valid_out),
        .I3(I3),
        .I4(sig_m_valid_dup),
        .I5(lsig_absorb2tlast),
        .O(sig_data_reg_out_en));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[31]_i_2 
       (.I0(\n_0_sig_data_skid_reg_reg[31] ),
        .I1(I15[31]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[31]_i_2 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[3]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[3] ),
        .I1(I15[3]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[3]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[4]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[4] ),
        .I1(I15[4]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[4]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[5]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[5] ),
        .I1(I15[5]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[5]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[6]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[6] ),
        .I1(I15[6]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[6]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[7]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[7] ),
        .I1(I15[7]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[7]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[8]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[8] ),
        .I1(I15[8]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[8]_i_1 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[9]_i_1 
       (.I0(\n_0_sig_data_skid_reg_reg[9] ),
        .I1(I15[9]),
        .I2(sig_s_ready_dup2),
        .O(\n_0_sig_data_reg_out[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[0]_i_1 ),
        .Q(O13[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[10]_i_1 ),
        .Q(O13[10]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[11]_i_1 ),
        .Q(O13[11]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[12]_i_1 ),
        .Q(O13[12]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[13]_i_1 ),
        .Q(O13[13]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[14]_i_1 ),
        .Q(O13[14]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[15]_i_1 ),
        .Q(O13[15]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[16]_i_1 ),
        .Q(O13[16]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[17]_i_1 ),
        .Q(O13[17]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[18]_i_1 ),
        .Q(O13[18]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[19]_i_1 ),
        .Q(O13[19]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[1]_i_1 ),
        .Q(O13[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[20]_i_1 ),
        .Q(O13[20]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[21]_i_1 ),
        .Q(O13[21]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[22]_i_1 ),
        .Q(O13[22]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[23]_i_1 ),
        .Q(O13[23]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[24]_i_1 ),
        .Q(O13[24]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[25]_i_1 ),
        .Q(O13[25]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[26]_i_1 ),
        .Q(O13[26]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[27]_i_1 ),
        .Q(O13[27]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[28]_i_1 ),
        .Q(O13[28]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[29]_i_1 ),
        .Q(O13[29]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[2]_i_1 ),
        .Q(O13[2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[30]_i_1 ),
        .Q(O13[30]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[31]_i_2 ),
        .Q(O13[31]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[3]_i_1 ),
        .Q(O13[3]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[4]_i_1 ),
        .Q(O13[4]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[5]_i_1 ),
        .Q(O13[5]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[6]_i_1 ),
        .Q(O13[6]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[7]_i_1 ),
        .Q(O13[7]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[8]_i_1 ),
        .Q(O13[8]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[9]_i_1 ),
        .Q(O13[9]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I15[0]),
        .Q(\n_0_sig_data_skid_reg_reg[0] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I15[10]),
        .Q(\n_0_sig_data_skid_reg_reg[10] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I15[11]),
        .Q(\n_0_sig_data_skid_reg_reg[11] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I15[12]),
        .Q(\n_0_sig_data_skid_reg_reg[12] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I15[13]),
        .Q(\n_0_sig_data_skid_reg_reg[13] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I15[14]),
        .Q(\n_0_sig_data_skid_reg_reg[14] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I15[15]),
        .Q(\n_0_sig_data_skid_reg_reg[15] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I15[16]),
        .Q(\n_0_sig_data_skid_reg_reg[16] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I15[17]),
        .Q(\n_0_sig_data_skid_reg_reg[17] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I15[18]),
        .Q(\n_0_sig_data_skid_reg_reg[18] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I15[19]),
        .Q(\n_0_sig_data_skid_reg_reg[19] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I15[1]),
        .Q(\n_0_sig_data_skid_reg_reg[1] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I15[20]),
        .Q(\n_0_sig_data_skid_reg_reg[20] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I15[21]),
        .Q(\n_0_sig_data_skid_reg_reg[21] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I15[22]),
        .Q(\n_0_sig_data_skid_reg_reg[22] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I15[23]),
        .Q(\n_0_sig_data_skid_reg_reg[23] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I15[24]),
        .Q(\n_0_sig_data_skid_reg_reg[24] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I15[25]),
        .Q(\n_0_sig_data_skid_reg_reg[25] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I15[26]),
        .Q(\n_0_sig_data_skid_reg_reg[26] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I15[27]),
        .Q(\n_0_sig_data_skid_reg_reg[27] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I15[28]),
        .Q(\n_0_sig_data_skid_reg_reg[28] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I15[29]),
        .Q(\n_0_sig_data_skid_reg_reg[29] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I15[2]),
        .Q(\n_0_sig_data_skid_reg_reg[2] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I15[30]),
        .Q(\n_0_sig_data_skid_reg_reg[30] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I15[31]),
        .Q(\n_0_sig_data_skid_reg_reg[31] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I15[3]),
        .Q(\n_0_sig_data_skid_reg_reg[3] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I15[4]),
        .Q(\n_0_sig_data_skid_reg_reg[4] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I15[5]),
        .Q(\n_0_sig_data_skid_reg_reg[5] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I15[6]),
        .Q(\n_0_sig_data_skid_reg_reg[6] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I15[7]),
        .Q(\n_0_sig_data_skid_reg_reg[7] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I15[8]),
        .Q(\n_0_sig_data_skid_reg_reg[8] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I15[9]),
        .Q(\n_0_sig_data_skid_reg_reg[9] ),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h0001FFFF)) 
     sig_eop_halt_xfer_i_3
       (.I0(n_0_sig_eop_sent_reg_i_5),
        .I1(n_0_sig_eop_sent_reg_i_4),
        .I2(I3),
        .I3(I5),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(O5));
LUT4 #(
    .INIT(16'h40F0)) 
     sig_eop_sent_reg_i_2
       (.I0(O8),
        .I1(out[6]),
        .I2(sig_m_valid_out),
        .I3(sig_strm_tlast),
        .O(O10));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     sig_eop_sent_reg_i_3
       (.I0(sig_m_valid_out),
        .I1(sig_rd_empty),
        .I2(sig_eop_halt_xfer),
        .I3(I3),
        .I4(n_0_sig_eop_sent_reg_i_4),
        .I5(n_0_sig_eop_sent_reg_i_5),
        .O(O6));
LUT4 #(
    .INIT(16'h00B0)) 
     sig_eop_sent_reg_i_4
       (.I0(p_1_in_0[1]),
        .I1(out[5]),
        .I2(p_1_in_0[0]),
        .I3(out[4]),
        .O(n_0_sig_eop_sent_reg_i_4));
LUT4 #(
    .INIT(16'h7F77)) 
     sig_eop_sent_reg_i_5
       (.I0(sig_strm_tlast),
        .I1(sig_m_valid_out),
        .I2(out[5]),
        .I3(p_1_in_0[1]),
        .O(n_0_sig_eop_sent_reg_i_5));
LUT3 #(
    .INIT(8'hB8)) 
     sig_last_reg_out_i_1__2
       (.I0(sig_slast_with_stop),
        .I1(sig_s_ready_dup4),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
FDRE #(
    .INIT(1'b0)) 
     sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(sig_strm_tlast),
        .R(sig_strb_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_slast_with_stop),
        .Q(sig_last_skid_reg),
        .R(SR));
LUT6 #(
    .INIT(64'h000000000000DFDD)) 
     sig_m_valid_dup_i_1__2
       (.I0(sig_data_reg_out_en),
        .I1(skid2dre_wvalid),
        .I2(sig_s_ready_dup),
        .I3(sig_m_valid_dup),
        .I4(sig_mvalid_stop),
        .I5(I4),
        .O(n_0_sig_m_valid_dup_i_1__2));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_m_valid_dup_i_1__2),
        .Q(sig_m_valid_dup),
        .R(\<const0> ));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_m_valid_dup_i_1__2),
        .Q(sig_m_valid_out),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h848484B4B4B484B4)) 
     \sig_mssa_index_reg_out[0]_i_1 
       (.I0(sig_strb_skid_mux_out[2]),
        .I1(sig_strb_skid_mux_out[1]),
        .I2(sig_strb_skid_mux_out[3]),
        .I3(sig_strb_skid_reg[0]),
        .I4(sig_s_ready_dup3),
        .I5(I9[0]),
        .O(sig_mssa_index_out[0]));
LUT6 #(
    .INIT(64'hABFB0151ABFB0000)) 
     \sig_mssa_index_reg_out[1]_i_1 
       (.I0(sig_strb_skid_mux_out[1]),
        .I1(sig_strb_skid_reg[0]),
        .I2(sig_s_ready_dup3),
        .I3(I9[0]),
        .I4(sig_strb_skid_mux_out[2]),
        .I5(sig_strb_skid_mux_out[3]),
        .O(sig_mssa_index_out[1]));
FDRE #(
    .INIT(1'b0)) 
     \sig_mssa_index_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_mssa_index_out[0]),
        .Q(p_1_in_0[0]),
        .R(sig_strb_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_mssa_index_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_mssa_index_out[1]),
        .Q(p_1_in_0[1]),
        .R(sig_strb_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     sig_mvalid_stop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I1),
        .Q(sig_mvalid_stop),
        .R(\<const0> ));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_dup2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_s_ready_dup_i_1__3),
        .Q(sig_s_ready_dup2),
        .R(\<const0> ));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_dup3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_s_ready_dup_i_1__3),
        .Q(sig_s_ready_dup3),
        .R(\<const0> ));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_dup4_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_s_ready_dup_i_1__3),
        .Q(sig_s_ready_dup4),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hFF00FFBF00000000)) 
     sig_s_ready_dup_i_1__3
       (.I0(O8),
        .I1(out[6]),
        .I2(sig_m_valid_out),
        .I3(n_0_sig_s_ready_dup_i_2__3),
        .I4(I3),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(n_0_sig_s_ready_dup_i_1__3));
LUT5 #(
    .INIT(32'hFFFFAEEE)) 
     sig_s_ready_dup_i_2__3
       (.I0(lsig_absorb2tlast),
        .I1(sig_s_ready_dup),
        .I2(skid2dre_wvalid),
        .I3(sig_m_valid_dup),
        .I4(sig_reset_reg),
        .O(n_0_sig_s_ready_dup_i_2__3));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_s_ready_dup_i_1__3),
        .Q(sig_s_ready_dup),
        .R(\<const0> ));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_s_ready_dup_i_1__3),
        .Q(sig_s_ready_out),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_strb_reg_out[0]_i_1__3 
       (.I0(I9[0]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_strb_reg_out[1]_i_1__3 
       (.I0(I9[1]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_strb_reg_out[2]_i_1__3 
       (.I0(I9[2]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
LUT2 #(
    .INIT(4'hB)) 
     \sig_strb_reg_out[3]_i_1__2 
       (.I0(sig_mvalid_stop),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_strb_reg_out0));
LUT2 #(
    .INIT(4'hB)) 
     \sig_strb_reg_out[3]_i_2 
       (.I0(sig_s_ready_out),
        .I1(p_0_in2_in),
        .O(E));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_strb_reg_out[3]_i_2__1 
       (.I0(I9[3]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[0]),
        .Q(Q[0]),
        .R(sig_strb_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[1]),
        .Q(Q[1]),
        .R(sig_strb_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[2]),
        .Q(Q[2]),
        .R(sig_strb_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[3]),
        .Q(Q[3]),
        .R(sig_strb_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I9[0]),
        .Q(sig_strb_skid_reg[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I9[1]),
        .Q(sig_strb_skid_reg[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I9[2]),
        .Q(sig_strb_skid_reg[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I9[3]),
        .Q(sig_strb_skid_reg[3]),
        .R(SR));
endmodule

module axi_dma_0axi_datamover_pcc
   (sig_reset_reg,
    sig_sm_halt_reg,
    O1,
    sig_calc_error_pushed,
    sig_input_burst_type_reg,
    sig_input_tag_reg,
    O2,
    sig_input_reg_empty,
    sig_mstr2addr_cmd_valid,
    O3,
    sig_mstr2sf_cmd_valid,
    I4,
    O4,
    sig_mstr2data_cmd_cmplt,
    sig_mstr2data_eof,
    sig_fifo_next_sequential,
    I9,
    O5,
    O6,
    O7,
    I10,
    D,
    SR,
    m_axi_mm2s_aclk,
    sig_cmd2mstr_cmd_valid,
    I1,
    Q,
    I2,
    sig_data2mstr_cmd_ready,
    I3,
    I5,
    sig_next_calc_error_reg,
    sig_stat2rsc_status_ready,
    sig_rsc2stat_status_valid,
    m_axis_mm2s_tready,
    I6,
    sig_stop_request,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_data2skid_halt,
    sig_calc_error_reg,
    I7,
    sig_inhibit_rdy_n,
    sig_addr2rsc_cmd_fifo_empty,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req);
  output sig_reset_reg;
  output sig_sm_halt_reg;
  output O1;
  output sig_calc_error_pushed;
  output sig_input_burst_type_reg;
  output [0:0]sig_input_tag_reg;
  output O2;
  output sig_input_reg_empty;
  output sig_mstr2addr_cmd_valid;
  output O3;
  output sig_mstr2sf_cmd_valid;
  output [0:0]I4;
  output O4;
  output sig_mstr2data_cmd_cmplt;
  output sig_mstr2data_eof;
  output sig_fifo_next_sequential;
  output [3:0]I9;
  output O5;
  output [3:0]O6;
  output O7;
  output [3:0]I10;
  output [31:0]D;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_cmd2mstr_cmd_valid;
  input I1;
  input [48:0]Q;
  input I2;
  input sig_data2mstr_cmd_ready;
  input I3;
  input [0:0]I5;
  input sig_next_calc_error_reg;
  input sig_stat2rsc_status_ready;
  input sig_rsc2stat_status_valid;
  input m_axis_mm2s_tready;
  input I6;
  input sig_stop_request;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_data2skid_halt;
  input sig_calc_error_reg;
  input I7;
  input sig_inhibit_rdy_n;
  input sig_addr2rsc_cmd_fifo_empty;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;

  wire \<const0> ;
  wire \<const1> ;
  wire [31:0]D;
  wire I1;
  wire [3:0]I10;
  wire I2;
  wire I3;
  wire [0:0]I4;
  wire [0:0]I5;
  wire I6;
  wire I7;
  wire [3:0]I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [3:0]O6;
  wire O7;
  wire [48:0]Q;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_tready;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[0]_i_1 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[1]_i_1 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[2]_i_1 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[3]_i_1 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[4]_i_1 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[5]_i_1 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[6]_i_1 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_1 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_10 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_11 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_13 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_14 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_15 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_16 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_3 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_4 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_5 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_6 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_7 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_8 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_9 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ;
  wire n_0_sig_addr_aligned_ireg1_i_1;
  wire n_0_sig_addr_aligned_ireg1_reg;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_4 ;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_5 ;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_6 ;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_7 ;
  wire \n_0_sig_addr_cntr_im0_msh[12]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[12]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh[12]_i_4 ;
  wire \n_0_sig_addr_cntr_im0_msh[12]_i_5 ;
  wire \n_0_sig_addr_cntr_im0_msh[4]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[4]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh[4]_i_4 ;
  wire \n_0_sig_addr_cntr_im0_msh[4]_i_5 ;
  wire \n_0_sig_addr_cntr_im0_msh[8]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[8]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh[8]_i_4 ;
  wire \n_0_sig_addr_cntr_im0_msh[8]_i_5 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[0]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[4]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[8]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[0]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[1]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[2]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[3]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[4]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[5]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[6]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[0]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[10]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[11]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[12]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[13]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[14]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[15]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[15]_i_2 ;
  wire \n_0_sig_addr_cntr_lsh_im0[1]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[2]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[3]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[4]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[5]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[6]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[7]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[8]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[9]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[10] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[11] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[12] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[13] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[14] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[6] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[7] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[8] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[9] ;
  wire \n_0_sig_addr_cntr_lsh_kh[31]_i_1 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[3]_i_2 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[3]_i_3 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[3]_i_4 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[3]_i_5 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[5]_i_2 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[5]_i_3 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[0] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[1] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[2] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[3] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[3]_i_1 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[4] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[5] ;
  wire n_0_sig_brst_cnt_eq_one_ireg1_i_1;
  wire n_0_sig_brst_cnt_eq_one_ireg1_i_2;
  wire n_0_sig_brst_cnt_eq_one_ireg1_reg;
  wire \n_0_sig_btt_cntr_im0[11]_i_3 ;
  wire \n_0_sig_btt_cntr_im0[11]_i_4 ;
  wire \n_0_sig_btt_cntr_im0[11]_i_5 ;
  wire \n_0_sig_btt_cntr_im0[11]_i_6 ;
  wire \n_0_sig_btt_cntr_im0[13]_i_1 ;
  wire \n_0_sig_btt_cntr_im0[13]_i_4 ;
  wire \n_0_sig_btt_cntr_im0[13]_i_5 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_3 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_4 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_5 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_6 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_3 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_4 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_5 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_6 ;
  wire \n_0_sig_btt_cntr_im0_reg[0] ;
  wire \n_0_sig_btt_cntr_im0_reg[10] ;
  wire \n_0_sig_btt_cntr_im0_reg[11] ;
  wire \n_0_sig_btt_cntr_im0_reg[11]_i_2 ;
  wire \n_0_sig_btt_cntr_im0_reg[12] ;
  wire \n_0_sig_btt_cntr_im0_reg[13] ;
  wire \n_0_sig_btt_cntr_im0_reg[1] ;
  wire \n_0_sig_btt_cntr_im0_reg[2] ;
  wire \n_0_sig_btt_cntr_im0_reg[3] ;
  wire \n_0_sig_btt_cntr_im0_reg[3]_i_2 ;
  wire \n_0_sig_btt_cntr_im0_reg[4] ;
  wire \n_0_sig_btt_cntr_im0_reg[5] ;
  wire \n_0_sig_btt_cntr_im0_reg[6] ;
  wire \n_0_sig_btt_cntr_im0_reg[7] ;
  wire \n_0_sig_btt_cntr_im0_reg[7]_i_2 ;
  wire \n_0_sig_btt_cntr_im0_reg[8] ;
  wire \n_0_sig_btt_cntr_im0_reg[9] ;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_2;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_3;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_4;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_5;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_10;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_11;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_12;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_3;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_4;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_5;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_6;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_7;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_8;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_9;
  wire \n_0_sig_bytes_to_mbaa_ireg1[1]_i_1 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[2]_i_1 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[3]_i_1 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[4]_i_1 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[5]_i_1 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1 ;
  wire n_0_sig_calc_error_pushed_i_1;
  wire n_0_sig_calc_error_reg_i_1;
  wire n_0_sig_cmd2addr_valid_i_1;
  wire n_0_sig_cmd2data_valid_i_1;
  wire n_0_sig_cmd2dre_valid_i_1;
  wire n_0_sig_first_xfer_im0_i_1;
  wire n_0_sig_first_xfer_im0_i_2;
  wire n_0_sig_input_burst_type_reg_i_1;
  wire n_0_sig_input_eof_reg_i_1;
  wire n_0_sig_input_reg_empty_i_1;
  wire \n_0_sig_input_tag_reg[0]_i_1 ;
  wire n_0_sig_ld_xfer_reg_i_1;
  wire n_0_sig_ld_xfer_reg_tmp_i_1;
  wire n_0_sig_no_btt_residue_ireg1_i_1;
  wire n_0_sig_no_btt_residue_ireg1_i_2;
  wire n_0_sig_no_btt_residue_ireg1_reg;
  wire n_0_sig_parent_done_i_1;
  wire \n_0_sig_predict_addr_lsh_ireg3[11]_i_2 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[11]_i_3 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[11]_i_4 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[11]_i_5 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[15]_i_2 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[15]_i_3 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[15]_i_4 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[15]_i_5 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[3]_i_2 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[3]_i_3 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[3]_i_4 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[3]_i_5 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[7]_i_2 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[7]_i_3 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[7]_i_4 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[7]_i_5 ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[0] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[10] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[11] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[12] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[13] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[14] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[1] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[2] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[3] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[4] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[5] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[6] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[7] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[8] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[9] ;
  wire n_0_sig_sm_ld_calc1_reg_i_2;
  wire n_0_sig_sm_ld_calc1_reg_i_3;
  wire n_0_sig_sm_ld_calc1_reg_i_4;
  wire n_0_sig_sm_ld_calc3_reg_i_1;
  wire n_0_sig_sm_pop_input_reg_i_2;
  wire \n_0_sig_strbgen_bytes_ireg2[0]_i_1 ;
  wire \n_0_sig_strbgen_bytes_ireg2[1]_i_1 ;
  wire \n_0_sig_strbgen_bytes_ireg2[2]_i_1 ;
  wire \n_0_sig_strbgen_bytes_ireg2[2]_i_2 ;
  wire \n_0_sig_strbgen_bytes_ireg2_reg[0] ;
  wire \n_0_sig_strbgen_bytes_ireg2_reg[1] ;
  wire \n_0_sig_strbgen_bytes_ireg2_reg[2] ;
  wire \n_0_sig_xfer_end_strb_ireg3[1]_i_1 ;
  wire \n_0_sig_xfer_end_strb_ireg3[3]_i_1 ;
  wire n_0_sig_xfer_len_eq_0_ireg3_i_1;
  wire n_0_sig_xfer_len_eq_0_ireg3_reg;
  wire n_0_sig_xfer_reg_empty_i_1;
  wire \n_0_sig_xfer_strt_strb_ireg3[1]_i_1 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[2]_i_1 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[3]_i_1 ;
  wire \n_1_sig_addr_cntr_im0_msh_reg[0]_i_2 ;
  wire \n_1_sig_addr_cntr_im0_msh_reg[12]_i_1 ;
  wire \n_1_sig_addr_cntr_im0_msh_reg[4]_i_1 ;
  wire \n_1_sig_addr_cntr_im0_msh_reg[8]_i_1 ;
  wire \n_1_sig_adjusted_addr_incr_ireg2_reg[3]_i_1 ;
  wire \n_1_sig_btt_cntr_im0_reg[11]_i_2 ;
  wire \n_1_sig_btt_cntr_im0_reg[3]_i_2 ;
  wire \n_1_sig_btt_cntr_im0_reg[7]_i_2 ;
  wire \n_1_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ;
  wire \n_1_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ;
  wire \n_1_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ;
  wire \n_1_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ;
  wire \n_2_sig_addr_cntr_im0_msh_reg[0]_i_2 ;
  wire \n_2_sig_addr_cntr_im0_msh_reg[12]_i_1 ;
  wire \n_2_sig_addr_cntr_im0_msh_reg[4]_i_1 ;
  wire \n_2_sig_addr_cntr_im0_msh_reg[8]_i_1 ;
  wire \n_2_sig_adjusted_addr_incr_ireg2_reg[3]_i_1 ;
  wire \n_2_sig_btt_cntr_im0_reg[11]_i_2 ;
  wire \n_2_sig_btt_cntr_im0_reg[3]_i_2 ;
  wire \n_2_sig_btt_cntr_im0_reg[7]_i_2 ;
  wire n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_2;
  wire \n_2_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ;
  wire \n_2_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ;
  wire \n_2_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ;
  wire \n_2_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ;
  wire \n_3_sig_addr_cntr_im0_msh_reg[0]_i_2 ;
  wire \n_3_sig_addr_cntr_im0_msh_reg[12]_i_1 ;
  wire \n_3_sig_addr_cntr_im0_msh_reg[4]_i_1 ;
  wire \n_3_sig_addr_cntr_im0_msh_reg[8]_i_1 ;
  wire \n_3_sig_adjusted_addr_incr_ireg2_reg[3]_i_1 ;
  wire \n_3_sig_adjusted_addr_incr_ireg2_reg[5]_i_1 ;
  wire \n_3_sig_btt_cntr_im0_reg[11]_i_2 ;
  wire \n_3_sig_btt_cntr_im0_reg[13]_i_3 ;
  wire \n_3_sig_btt_cntr_im0_reg[3]_i_2 ;
  wire \n_3_sig_btt_cntr_im0_reg[7]_i_2 ;
  wire n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_2;
  wire \n_3_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ;
  wire \n_3_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ;
  wire \n_3_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ;
  wire \n_3_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ;
  wire \n_4_sig_addr_cntr_im0_msh_reg[0]_i_2 ;
  wire \n_4_sig_addr_cntr_im0_msh_reg[12]_i_1 ;
  wire \n_4_sig_addr_cntr_im0_msh_reg[4]_i_1 ;
  wire \n_4_sig_addr_cntr_im0_msh_reg[8]_i_1 ;
  wire \n_5_sig_addr_cntr_im0_msh_reg[0]_i_2 ;
  wire \n_5_sig_addr_cntr_im0_msh_reg[12]_i_1 ;
  wire \n_5_sig_addr_cntr_im0_msh_reg[4]_i_1 ;
  wire \n_5_sig_addr_cntr_im0_msh_reg[8]_i_1 ;
  wire \n_6_sig_addr_cntr_im0_msh_reg[0]_i_2 ;
  wire \n_6_sig_addr_cntr_im0_msh_reg[12]_i_1 ;
  wire \n_6_sig_addr_cntr_im0_msh_reg[4]_i_1 ;
  wire \n_6_sig_addr_cntr_im0_msh_reg[8]_i_1 ;
  wire \n_7_sig_addr_cntr_im0_msh_reg[0]_i_2 ;
  wire \n_7_sig_addr_cntr_im0_msh_reg[12]_i_1 ;
  wire \n_7_sig_addr_cntr_im0_msh_reg[4]_i_1 ;
  wire \n_7_sig_addr_cntr_im0_msh_reg[8]_i_1 ;
  wire [13:0]p_1_in;
  wire p_1_in_0;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire [15:0]sig_addr_cntr_im0_msh_reg;
  wire [6:0]sig_addr_cntr_incr_ireg2;
  wire [31:0]sig_addr_cntr_lsh_kh;
  wire [5:0]sig_adjusted_addr_incr_im1;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire [13:1]sig_btt_cntr_im00;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire [6:0]sig_bytes_to_mbaa_ireg1;
  wire sig_calc_error_pushed;
  wire sig_calc_error_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2mstr_cmd_ready;
  wire sig_data2skid_halt;
  wire sig_fifo_next_sequential;
  wire [1:0]sig_finish_addr_offset_im1;
  wire [1:0]sig_finish_addr_offset_ireg2;
  wire sig_first_xfer_im0;
  wire sig_inhibit_rdy_n;
  wire sig_input_burst_type_reg;
  wire sig_input_reg_empty;
  wire [0:0]sig_input_tag_reg;
  wire sig_last_xfer_valid_im1;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_tmp;
  wire [5:0]sig_mbaa_addr_cntr_slice_im0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_cmplt;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_eof;
  wire sig_mstr2sf_cmd_valid;
  wire sig_mstr2sf_eof;
  wire sig_next_calc_error_reg;
  wire sig_parent_done;
  wire [15:0]sig_predict_addr_lsh_im2;
  wire [15:15]sig_predict_addr_lsh_ireg3;
  wire sig_reset_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_sf_allow_addr_req;
  wire sig_sm_halt_ns;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc1_reg;
  wire sig_sm_ld_calc1_reg_ns;
  wire sig_sm_ld_calc2_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_calc3_reg;
  wire sig_sm_ld_xfer_reg_ns;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire sig_stat2rsc_status_ready;
  wire sig_stop_request;
  wire [1:0]sig_strbgen_addr_ireg2;
  wire [2:2]sig_xfer_end_strb_im2;
  wire [3:0]sig_xfer_end_strb_ireg3;
  wire sig_xfer_reg_empty;
  wire [0:0]sig_xfer_strt_strb_im2;
  wire [3:0]sig_xfer_strt_strb_ireg3;
  wire [3:3]\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sig_adjusted_addr_incr_ireg2_reg[5]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sig_adjusted_addr_incr_ireg2_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sig_btt_cntr_im0_reg[13]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_sig_btt_cntr_im0_reg[13]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_sig_btt_cntr_im0_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:3]NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED;
  wire [3:3]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED ;

LUT5 #(
    .INIT(32'h0000F100)) 
     \FSM_onehot_sig_pcc_sm_state[0]_i_1 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_3 ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2 ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_5 ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_6 ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_4 ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT5 #(
    .INIT(32'h000E0000)) 
     \FSM_onehot_sig_pcc_sm_state[1]_i_1 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2 ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_3 ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_4 ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_5 ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_6 ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT5 #(
    .INIT(32'h000000F1)) 
     \FSM_onehot_sig_pcc_sm_state[2]_i_1 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_3 ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2 ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_5 ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_4 ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_6 ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT5 #(
    .INIT(32'h0000000E)) 
     \FSM_onehot_sig_pcc_sm_state[3]_i_1 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2 ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_3 ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_4 ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_5 ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_6 ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT5 #(
    .INIT(32'hF1000000)) 
     \FSM_onehot_sig_pcc_sm_state[4]_i_1 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_3 ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2 ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_5 ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_4 ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_6 ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[4]_i_1 ));
LUT5 #(
    .INIT(32'h00E00000)) 
     \FSM_onehot_sig_pcc_sm_state[5]_i_1 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2 ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_3 ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_4 ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_5 ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_6 ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT5 #(
    .INIT(32'h0000F100)) 
     \FSM_onehot_sig_pcc_sm_state[6]_i_1 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_3 ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2 ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_5 ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_4 ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_6 ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT5 #(
    .INIT(32'h000000E0)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_1 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2 ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_3 ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_4 ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_5 ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_6 ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_1 ));
LUT6 #(
    .INIT(64'hAAABAAABABBEAABE)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_10 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ),
        .I4(sig_calc_error_pushed),
        .I5(\n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_10 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAFFFBAA)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_11 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_15 ),
        .I1(sig_parent_done),
        .I2(sig_calc_error_pushed),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I5(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_11 ));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT5 #(
    .INIT(32'hFFF4FFFF)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_13 
       (.I0(I1),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_13 ));
LUT6 #(
    .INIT(64'hFBBBFFFBFBFBFFFB)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_14 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_16 ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_7 ),
        .I5(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_14 ));
LUT6 #(
    .INIT(64'h0000000600000004)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_15 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .I5(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_15 ));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_16 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_16 ));
LUT6 #(
    .INIT(64'h0300370003003400)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_2 
       (.I0(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_7 ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ),
        .I5(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2 ));
LUT6 #(
    .INIT(64'h000800A000080AA0)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_3 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_8 ),
        .I1(n_0_sig_first_xfer_im0_i_2),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .I5(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_9 ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_3 ));
LUT6 #(
    .INIT(64'h0002000200000002)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_4 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_10 ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .I5(n_0_sig_sm_ld_calc1_reg_i_3),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFBAAAAAAAA)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_5 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_7 ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ),
        .I5(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFF54545554)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_6 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_11 ),
        .I1(I2),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_13 ),
        .I3(sig_mstr2data_cmd_valid),
        .I4(sig_data2mstr_cmd_ready),
        .I5(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_14 ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_7 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_7 ));
LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_8 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_9 
       (.I0(sig_parent_done),
        .I1(sig_calc_error_pushed),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_9 ));
FDSE #(
    .INIT(1'b1)) 
     \FSM_onehot_sig_pcc_sm_state_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_pcc_sm_state[0]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .S(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_pcc_sm_state_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_pcc_sm_state[1]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_pcc_sm_state_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_pcc_sm_state[2]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_pcc_sm_state_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_pcc_sm_state[3]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_pcc_sm_state_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_pcc_sm_state[4]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_pcc_sm_state_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_pcc_sm_state[5]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_pcc_sm_state_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_pcc_sm_state[6]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_pcc_sm_state_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .R(sig_reset_reg));
GND GND
       (.G(\<const0> ));
LUT4 #(
    .INIT(16'h0040)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__1 
       (.I0(sig_calc_error_pushed),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .O(O2));
VCC VCC
       (.P(\<const1> ));
LUT4 #(
    .INIT(16'h0C0A)) 
     sig_addr_aligned_ireg1_i_1
       (.I0(n_0_sig_addr_aligned_ireg1_reg),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1[6]_i_1 ),
        .I2(sig_reset_reg),
        .I3(sig_sm_ld_calc1_reg),
        .O(n_0_sig_addr_aligned_ireg1_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_aligned_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_addr_aligned_ireg1_i_1),
        .Q(n_0_sig_addr_aligned_ireg1_reg),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hAABA)) 
     \sig_addr_cntr_im0_msh[0]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .I1(n_0_sig_first_xfer_im0_i_2),
        .I2(p_1_in_0),
        .I3(sig_predict_addr_lsh_ireg3),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ));
LUT4 #(
    .INIT(16'hFFF7)) 
     \sig_addr_cntr_im0_msh[0]_i_3 
       (.I0(sig_input_reg_empty),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_sm_halt_reg),
        .I3(O1),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_3 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_im0_msh[0]_i_4 
       (.I0(Q[35]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[3]),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_4 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_im0_msh[0]_i_5 
       (.I0(Q[34]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[2]),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_5 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_im0_msh[0]_i_6 
       (.I0(Q[33]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[1]),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_6 ));
LUT6 #(
    .INIT(64'h555555D555555515)) 
     \sig_addr_cntr_im0_msh[0]_i_7 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(sig_input_reg_empty),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(Q[32]),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_7 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_im0_msh[12]_i_2 
       (.I0(Q[47]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[15]),
        .O(\n_0_sig_addr_cntr_im0_msh[12]_i_2 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_im0_msh[12]_i_3 
       (.I0(Q[46]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[14]),
        .O(\n_0_sig_addr_cntr_im0_msh[12]_i_3 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_im0_msh[12]_i_4 
       (.I0(Q[45]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[13]),
        .O(\n_0_sig_addr_cntr_im0_msh[12]_i_4 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_im0_msh[12]_i_5 
       (.I0(Q[44]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[12]),
        .O(\n_0_sig_addr_cntr_im0_msh[12]_i_5 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_im0_msh[4]_i_2 
       (.I0(Q[39]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[7]),
        .O(\n_0_sig_addr_cntr_im0_msh[4]_i_2 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_im0_msh[4]_i_3 
       (.I0(Q[38]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[6]),
        .O(\n_0_sig_addr_cntr_im0_msh[4]_i_3 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_im0_msh[4]_i_4 
       (.I0(Q[37]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[5]),
        .O(\n_0_sig_addr_cntr_im0_msh[4]_i_4 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_im0_msh[4]_i_5 
       (.I0(Q[36]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[4]),
        .O(\n_0_sig_addr_cntr_im0_msh[4]_i_5 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_im0_msh[8]_i_2 
       (.I0(Q[43]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[11]),
        .O(\n_0_sig_addr_cntr_im0_msh[8]_i_2 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_im0_msh[8]_i_3 
       (.I0(Q[42]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[10]),
        .O(\n_0_sig_addr_cntr_im0_msh[8]_i_3 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_im0_msh[8]_i_4 
       (.I0(Q[41]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[9]),
        .O(\n_0_sig_addr_cntr_im0_msh[8]_i_4 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_im0_msh[8]_i_5 
       (.I0(Q[40]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[8]),
        .O(\n_0_sig_addr_cntr_im0_msh[8]_i_5 ));
(* counter = "17" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_7_sig_addr_cntr_im0_msh_reg[0]_i_2 ),
        .Q(sig_addr_cntr_im0_msh_reg[0]),
        .R(sig_reset_reg));
CARRY4 \sig_addr_cntr_im0_msh_reg[0]_i_2 
       (.CI(\<const0> ),
        .CO({\n_0_sig_addr_cntr_im0_msh_reg[0]_i_2 ,\n_1_sig_addr_cntr_im0_msh_reg[0]_i_2 ,\n_2_sig_addr_cntr_im0_msh_reg[0]_i_2 ,\n_3_sig_addr_cntr_im0_msh_reg[0]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\n_0_sig_addr_cntr_im0_msh[0]_i_3 }),
        .O({\n_4_sig_addr_cntr_im0_msh_reg[0]_i_2 ,\n_5_sig_addr_cntr_im0_msh_reg[0]_i_2 ,\n_6_sig_addr_cntr_im0_msh_reg[0]_i_2 ,\n_7_sig_addr_cntr_im0_msh_reg[0]_i_2 }),
        .S({\n_0_sig_addr_cntr_im0_msh[0]_i_4 ,\n_0_sig_addr_cntr_im0_msh[0]_i_5 ,\n_0_sig_addr_cntr_im0_msh[0]_i_6 ,\n_0_sig_addr_cntr_im0_msh[0]_i_7 }));
(* counter = "17" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_5_sig_addr_cntr_im0_msh_reg[8]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[10]),
        .R(sig_reset_reg));
(* counter = "17" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_4_sig_addr_cntr_im0_msh_reg[8]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[11]),
        .R(sig_reset_reg));
(* counter = "17" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_7_sig_addr_cntr_im0_msh_reg[12]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[12]),
        .R(sig_reset_reg));
CARRY4 \sig_addr_cntr_im0_msh_reg[12]_i_1 
       (.CI(\n_0_sig_addr_cntr_im0_msh_reg[8]_i_1 ),
        .CO({\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED [3],\n_1_sig_addr_cntr_im0_msh_reg[12]_i_1 ,\n_2_sig_addr_cntr_im0_msh_reg[12]_i_1 ,\n_3_sig_addr_cntr_im0_msh_reg[12]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_sig_addr_cntr_im0_msh_reg[12]_i_1 ,\n_5_sig_addr_cntr_im0_msh_reg[12]_i_1 ,\n_6_sig_addr_cntr_im0_msh_reg[12]_i_1 ,\n_7_sig_addr_cntr_im0_msh_reg[12]_i_1 }),
        .S({\n_0_sig_addr_cntr_im0_msh[12]_i_2 ,\n_0_sig_addr_cntr_im0_msh[12]_i_3 ,\n_0_sig_addr_cntr_im0_msh[12]_i_4 ,\n_0_sig_addr_cntr_im0_msh[12]_i_5 }));
(* counter = "17" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_6_sig_addr_cntr_im0_msh_reg[12]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[13]),
        .R(sig_reset_reg));
(* counter = "17" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_5_sig_addr_cntr_im0_msh_reg[12]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[14]),
        .R(sig_reset_reg));
(* counter = "17" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_4_sig_addr_cntr_im0_msh_reg[12]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[15]),
        .R(sig_reset_reg));
(* counter = "17" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_6_sig_addr_cntr_im0_msh_reg[0]_i_2 ),
        .Q(sig_addr_cntr_im0_msh_reg[1]),
        .R(sig_reset_reg));
(* counter = "17" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_5_sig_addr_cntr_im0_msh_reg[0]_i_2 ),
        .Q(sig_addr_cntr_im0_msh_reg[2]),
        .R(sig_reset_reg));
(* counter = "17" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_4_sig_addr_cntr_im0_msh_reg[0]_i_2 ),
        .Q(sig_addr_cntr_im0_msh_reg[3]),
        .R(sig_reset_reg));
(* counter = "17" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_7_sig_addr_cntr_im0_msh_reg[4]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[4]),
        .R(sig_reset_reg));
CARRY4 \sig_addr_cntr_im0_msh_reg[4]_i_1 
       (.CI(\n_0_sig_addr_cntr_im0_msh_reg[0]_i_2 ),
        .CO({\n_0_sig_addr_cntr_im0_msh_reg[4]_i_1 ,\n_1_sig_addr_cntr_im0_msh_reg[4]_i_1 ,\n_2_sig_addr_cntr_im0_msh_reg[4]_i_1 ,\n_3_sig_addr_cntr_im0_msh_reg[4]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_sig_addr_cntr_im0_msh_reg[4]_i_1 ,\n_5_sig_addr_cntr_im0_msh_reg[4]_i_1 ,\n_6_sig_addr_cntr_im0_msh_reg[4]_i_1 ,\n_7_sig_addr_cntr_im0_msh_reg[4]_i_1 }),
        .S({\n_0_sig_addr_cntr_im0_msh[4]_i_2 ,\n_0_sig_addr_cntr_im0_msh[4]_i_3 ,\n_0_sig_addr_cntr_im0_msh[4]_i_4 ,\n_0_sig_addr_cntr_im0_msh[4]_i_5 }));
(* counter = "17" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_6_sig_addr_cntr_im0_msh_reg[4]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[5]),
        .R(sig_reset_reg));
(* counter = "17" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_5_sig_addr_cntr_im0_msh_reg[4]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[6]),
        .R(sig_reset_reg));
(* counter = "17" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_4_sig_addr_cntr_im0_msh_reg[4]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[7]),
        .R(sig_reset_reg));
(* counter = "17" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_7_sig_addr_cntr_im0_msh_reg[8]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[8]),
        .R(sig_reset_reg));
CARRY4 \sig_addr_cntr_im0_msh_reg[8]_i_1 
       (.CI(\n_0_sig_addr_cntr_im0_msh_reg[4]_i_1 ),
        .CO({\n_0_sig_addr_cntr_im0_msh_reg[8]_i_1 ,\n_1_sig_addr_cntr_im0_msh_reg[8]_i_1 ,\n_2_sig_addr_cntr_im0_msh_reg[8]_i_1 ,\n_3_sig_addr_cntr_im0_msh_reg[8]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_sig_addr_cntr_im0_msh_reg[8]_i_1 ,\n_5_sig_addr_cntr_im0_msh_reg[8]_i_1 ,\n_6_sig_addr_cntr_im0_msh_reg[8]_i_1 ,\n_7_sig_addr_cntr_im0_msh_reg[8]_i_1 }),
        .S({\n_0_sig_addr_cntr_im0_msh[8]_i_2 ,\n_0_sig_addr_cntr_im0_msh[8]_i_3 ,\n_0_sig_addr_cntr_im0_msh[8]_i_4 ,\n_0_sig_addr_cntr_im0_msh[8]_i_5 }));
(* counter = "17" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_6_sig_addr_cntr_im0_msh_reg[8]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[9]),
        .R(sig_reset_reg));
LUT4 #(
    .INIT(16'hB888)) 
     \sig_addr_cntr_incr_ireg2[0]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[0]),
        .O(\n_0_sig_addr_cntr_incr_ireg2[0]_i_1 ));
LUT4 #(
    .INIT(16'hB888)) 
     \sig_addr_cntr_incr_ireg2[1]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[1]),
        .O(\n_0_sig_addr_cntr_incr_ireg2[1]_i_1 ));
LUT4 #(
    .INIT(16'hB888)) 
     \sig_addr_cntr_incr_ireg2[2]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[2]),
        .O(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1 ));
LUT4 #(
    .INIT(16'hB888)) 
     \sig_addr_cntr_incr_ireg2[3]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .O(\n_0_sig_addr_cntr_incr_ireg2[3]_i_1 ));
LUT4 #(
    .INIT(16'hB888)) 
     \sig_addr_cntr_incr_ireg2[4]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[4]),
        .O(\n_0_sig_addr_cntr_incr_ireg2[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT4 #(
    .INIT(16'hB888)) 
     \sig_addr_cntr_incr_ireg2[5]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[5]),
        .O(\n_0_sig_addr_cntr_incr_ireg2[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT3 #(
    .INIT(8'h0D)) 
     \sig_addr_cntr_incr_ireg2[6]_i_1 
       (.I0(sig_first_xfer_im0),
        .I1(sig_bytes_to_mbaa_ireg1[6]),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[6]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[0]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[0]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[1]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[1]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[2]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[3]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[3]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[4]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[4]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[5]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[5]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[6]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[6]),
        .R(sig_reset_reg));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_lsh_im0[0]_i_1 
       (.I0(Q[16]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[0] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[0]_i_1 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_lsh_im0[10]_i_1 
       (.I0(Q[26]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[10] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[10]_i_1 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_lsh_im0[11]_i_1 
       (.I0(Q[27]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[11] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[11]_i_1 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_lsh_im0[12]_i_1 
       (.I0(Q[28]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[12] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[12]_i_1 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_lsh_im0[13]_i_1 
       (.I0(Q[29]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[13] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[13]_i_1 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_lsh_im0[14]_i_1 
       (.I0(Q[30]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[14] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[14]_i_1 ));
LUT5 #(
    .INIT(32'h0008FFFF)) 
     \sig_addr_cntr_lsh_im0[15]_i_1 
       (.I0(sig_input_reg_empty),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_sm_halt_reg),
        .I3(O1),
        .I4(n_0_sig_first_xfer_im0_i_2),
        .O(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_lsh_im0[15]_i_2 
       (.I0(Q[31]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_predict_addr_lsh_ireg3),
        .O(\n_0_sig_addr_cntr_lsh_im0[15]_i_2 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_lsh_im0[1]_i_1 
       (.I0(Q[17]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[1] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[1]_i_1 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_lsh_im0[2]_i_1 
       (.I0(Q[18]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[2] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[2]_i_1 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_lsh_im0[3]_i_1 
       (.I0(Q[19]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[3] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[3]_i_1 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_lsh_im0[4]_i_1 
       (.I0(Q[20]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[4] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[4]_i_1 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_lsh_im0[5]_i_1 
       (.I0(Q[21]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[5] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[5]_i_1 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_lsh_im0[6]_i_1 
       (.I0(Q[22]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[6] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[6]_i_1 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_lsh_im0[7]_i_1 
       (.I0(Q[23]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[7] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[7]_i_1 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_lsh_im0[8]_i_1 
       (.I0(Q[24]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[8] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[8]_i_1 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_lsh_im0[9]_i_1 
       (.I0(Q[25]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[9] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[0]_i_1 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[0]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[10]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[10] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[11]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[11] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[12]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[12] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[13]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[13] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[14]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[14] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[15]_i_2 ),
        .Q(p_1_in_0),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[1]_i_1 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[1]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[2]_i_1 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[2]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[3]_i_1 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[3]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[4]_i_1 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[4]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[5]_i_1 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[5]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[6]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[6] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[7]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[7] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[8]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[8] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[9]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[9] ),
        .R(sig_reset_reg));
LUT4 #(
    .INIT(16'h1000)) 
     \sig_addr_cntr_lsh_kh[31]_i_1 
       (.I0(O1),
        .I1(sig_sm_halt_reg),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .O(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .D(Q[16]),
        .Q(sig_addr_cntr_lsh_kh[0]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .D(Q[26]),
        .Q(sig_addr_cntr_lsh_kh[10]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .D(Q[27]),
        .Q(sig_addr_cntr_lsh_kh[11]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .D(Q[28]),
        .Q(sig_addr_cntr_lsh_kh[12]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .D(Q[29]),
        .Q(sig_addr_cntr_lsh_kh[13]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .D(Q[30]),
        .Q(sig_addr_cntr_lsh_kh[14]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .D(Q[31]),
        .Q(sig_addr_cntr_lsh_kh[15]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .D(Q[32]),
        .Q(sig_addr_cntr_lsh_kh[16]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .D(Q[33]),
        .Q(sig_addr_cntr_lsh_kh[17]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .D(Q[34]),
        .Q(sig_addr_cntr_lsh_kh[18]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .D(Q[35]),
        .Q(sig_addr_cntr_lsh_kh[19]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .D(Q[17]),
        .Q(sig_addr_cntr_lsh_kh[1]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .D(Q[36]),
        .Q(sig_addr_cntr_lsh_kh[20]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .D(Q[37]),
        .Q(sig_addr_cntr_lsh_kh[21]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .D(Q[38]),
        .Q(sig_addr_cntr_lsh_kh[22]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .D(Q[39]),
        .Q(sig_addr_cntr_lsh_kh[23]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .D(Q[40]),
        .Q(sig_addr_cntr_lsh_kh[24]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .D(Q[41]),
        .Q(sig_addr_cntr_lsh_kh[25]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .D(Q[42]),
        .Q(sig_addr_cntr_lsh_kh[26]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .D(Q[43]),
        .Q(sig_addr_cntr_lsh_kh[27]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .D(Q[44]),
        .Q(sig_addr_cntr_lsh_kh[28]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .D(Q[45]),
        .Q(sig_addr_cntr_lsh_kh[29]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .D(Q[18]),
        .Q(sig_addr_cntr_lsh_kh[2]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .D(Q[46]),
        .Q(sig_addr_cntr_lsh_kh[30]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .D(Q[47]),
        .Q(sig_addr_cntr_lsh_kh[31]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .D(Q[19]),
        .Q(sig_addr_cntr_lsh_kh[3]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .D(Q[20]),
        .Q(sig_addr_cntr_lsh_kh[4]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .D(Q[21]),
        .Q(sig_addr_cntr_lsh_kh[5]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .D(Q[22]),
        .Q(sig_addr_cntr_lsh_kh[6]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .D(Q[23]),
        .Q(sig_addr_cntr_lsh_kh[7]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .D(Q[24]),
        .Q(sig_addr_cntr_lsh_kh[8]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .D(Q[25]),
        .Q(sig_addr_cntr_lsh_kh[9]),
        .R(sig_reset_reg));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT1 #(
    .INIT(2'h1)) 
     sig_addr_valid_reg_i_1
       (.I0(O1),
        .O(O3));
LUT4 #(
    .INIT(16'hB888)) 
     \sig_adjusted_addr_incr_ireg2[3]_i_2 
       (.I0(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_2 ));
LUT4 #(
    .INIT(16'hB888)) 
     \sig_adjusted_addr_incr_ireg2[3]_i_3 
       (.I0(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[2]),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_3 ));
LUT5 #(
    .INIT(32'h07F7F808)) 
     \sig_adjusted_addr_incr_ireg2[3]_i_4 
       (.I0(sig_bytes_to_mbaa_ireg1[1]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_4 ));
LUT5 #(
    .INIT(32'h07F7F808)) 
     \sig_adjusted_addr_incr_ireg2[3]_i_5 
       (.I0(sig_bytes_to_mbaa_ireg1[0]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_5 ));
LUT4 #(
    .INIT(16'hB888)) 
     \sig_adjusted_addr_incr_ireg2[5]_i_2 
       (.I0(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[5]),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[5]_i_2 ));
LUT4 #(
    .INIT(16'hB888)) 
     \sig_adjusted_addr_incr_ireg2[5]_i_3 
       (.I0(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[4]),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[5]_i_3 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[0]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[1]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[2]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[3]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .R(sig_reset_reg));
CARRY4 \sig_adjusted_addr_incr_ireg2_reg[3]_i_1 
       (.CI(\<const0> ),
        .CO({\n_0_sig_adjusted_addr_incr_ireg2_reg[3]_i_1 ,\n_1_sig_adjusted_addr_incr_ireg2_reg[3]_i_1 ,\n_2_sig_adjusted_addr_incr_ireg2_reg[3]_i_1 ,\n_3_sig_adjusted_addr_incr_ireg2_reg[3]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\n_0_sig_addr_cntr_incr_ireg2[1]_i_1 ,\n_0_sig_addr_cntr_incr_ireg2[0]_i_1 }),
        .O(sig_adjusted_addr_incr_im1[3:0]),
        .S({\n_0_sig_adjusted_addr_incr_ireg2[3]_i_2 ,\n_0_sig_adjusted_addr_incr_ireg2[3]_i_3 ,\n_0_sig_adjusted_addr_incr_ireg2[3]_i_4 ,\n_0_sig_adjusted_addr_incr_ireg2[3]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[4]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[4] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[5]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[5] ),
        .R(sig_reset_reg));
CARRY4 \sig_adjusted_addr_incr_ireg2_reg[5]_i_1 
       (.CI(\n_0_sig_adjusted_addr_incr_ireg2_reg[3]_i_1 ),
        .CO({\NLW_sig_adjusted_addr_incr_ireg2_reg[5]_i_1_CO_UNCONNECTED [3:1],\n_3_sig_adjusted_addr_incr_ireg2_reg[5]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\NLW_sig_adjusted_addr_incr_ireg2_reg[5]_i_1_O_UNCONNECTED [3:2],sig_adjusted_addr_incr_im1[5:4]}),
        .S({\<const0> ,\<const0> ,\n_0_sig_adjusted_addr_incr_ireg2[5]_i_2 ,\n_0_sig_adjusted_addr_incr_ireg2[5]_i_3 }));
LUT5 #(
    .INIT(32'h222F2220)) 
     sig_brst_cnt_eq_one_ireg1_i_1
       (.I0(n_0_sig_btt_lt_b2mbaa_ireg1_i_3),
        .I1(n_0_sig_brst_cnt_eq_one_ireg1_i_2),
        .I2(sig_reset_reg),
        .I3(sig_sm_ld_calc1_reg),
        .I4(n_0_sig_brst_cnt_eq_one_ireg1_reg),
        .O(n_0_sig_brst_cnt_eq_one_ireg1_i_1));
LUT5 #(
    .INIT(32'hFFFFFEFF)) 
     sig_brst_cnt_eq_one_ireg1_i_2
       (.I0(\n_0_sig_btt_cntr_im0_reg[9] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[8] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[7] ),
        .I3(\n_0_sig_btt_cntr_im0_reg[6] ),
        .I4(sig_reset_reg),
        .O(n_0_sig_brst_cnt_eq_one_ireg1_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_brst_cnt_eq_one_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_brst_cnt_eq_one_ireg1_i_1),
        .Q(n_0_sig_brst_cnt_eq_one_ireg1_reg),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h00000002)) 
     sig_brst_cnt_eq_zero_ireg1_i_1
       (.I0(n_0_sig_btt_lt_b2mbaa_ireg1_i_3),
        .I1(\n_0_sig_btt_cntr_im0_reg[6] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[7] ),
        .I3(\n_0_sig_btt_cntr_im0_reg[8] ),
        .I4(\n_0_sig_btt_cntr_im0_reg[9] ),
        .O(sig_brst_cnt_eq_zero_im0));
FDRE #(
    .INIT(1'b0)) 
     sig_brst_cnt_eq_zero_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(sig_reset_reg));
LUT4 #(
    .INIT(16'h8BB8)) 
     \sig_btt_cntr_im0[0]_i_1 
       (.I0(Q[0]),
        .I1(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .I2(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I3(sig_addr_cntr_incr_ireg2[0]),
        .O(p_1_in[0]));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_btt_cntr_im0[10]_i_1 
       (.I0(Q[10]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_btt_cntr_im00[10]),
        .O(p_1_in[10]));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_btt_cntr_im0[11]_i_1 
       (.I0(Q[11]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_btt_cntr_im00[11]),
        .O(p_1_in[11]));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[11]_i_3 
       (.I0(\n_0_sig_btt_cntr_im0_reg[11] ),
        .O(\n_0_sig_btt_cntr_im0[11]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[11]_i_4 
       (.I0(\n_0_sig_btt_cntr_im0_reg[10] ),
        .O(\n_0_sig_btt_cntr_im0[11]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[11]_i_5 
       (.I0(\n_0_sig_btt_cntr_im0_reg[9] ),
        .O(\n_0_sig_btt_cntr_im0[11]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[11]_i_6 
       (.I0(\n_0_sig_btt_cntr_im0_reg[8] ),
        .O(\n_0_sig_btt_cntr_im0[11]_i_6 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_btt_cntr_im0[12]_i_1 
       (.I0(Q[12]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_btt_cntr_im00[12]),
        .O(p_1_in[12]));
LUT5 #(
    .INIT(32'h0008FFFF)) 
     \sig_btt_cntr_im0[13]_i_1 
       (.I0(sig_input_reg_empty),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_sm_halt_reg),
        .I3(O1),
        .I4(n_0_sig_first_xfer_im0_i_2),
        .O(\n_0_sig_btt_cntr_im0[13]_i_1 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_btt_cntr_im0[13]_i_2 
       (.I0(Q[13]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_btt_cntr_im00[13]),
        .O(p_1_in[13]));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[13]_i_4 
       (.I0(\n_0_sig_btt_cntr_im0_reg[13] ),
        .O(\n_0_sig_btt_cntr_im0[13]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[13]_i_5 
       (.I0(\n_0_sig_btt_cntr_im0_reg[12] ),
        .O(\n_0_sig_btt_cntr_im0[13]_i_5 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_btt_cntr_im0[1]_i_1 
       (.I0(Q[1]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_btt_cntr_im00[1]),
        .O(p_1_in[1]));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_btt_cntr_im0[2]_i_1 
       (.I0(Q[2]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_btt_cntr_im00[2]),
        .O(p_1_in[2]));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_btt_cntr_im0[3]_i_1 
       (.I0(Q[3]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_btt_cntr_im00[3]),
        .O(p_1_in[3]));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[3]_i_3 
       (.I0(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(\n_0_sig_btt_cntr_im0[3]_i_3 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[3]_i_4 
       (.I0(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(\n_0_sig_btt_cntr_im0[3]_i_4 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[3]_i_5 
       (.I0(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(\n_0_sig_btt_cntr_im0[3]_i_5 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[3]_i_6 
       (.I0(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(\n_0_sig_btt_cntr_im0[3]_i_6 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_btt_cntr_im0[4]_i_1 
       (.I0(Q[4]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_btt_cntr_im00[4]),
        .O(p_1_in[4]));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_btt_cntr_im0[5]_i_1 
       (.I0(Q[5]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_btt_cntr_im00[5]),
        .O(p_1_in[5]));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_btt_cntr_im0[6]_i_1 
       (.I0(Q[6]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_btt_cntr_im00[6]),
        .O(p_1_in[6]));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_btt_cntr_im0[7]_i_1 
       (.I0(Q[7]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_btt_cntr_im00[7]),
        .O(p_1_in[7]));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[7]_i_3 
       (.I0(\n_0_sig_btt_cntr_im0_reg[7] ),
        .O(\n_0_sig_btt_cntr_im0[7]_i_3 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[7]_i_4 
       (.I0(\n_0_sig_btt_cntr_im0_reg[6] ),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(\n_0_sig_btt_cntr_im0[7]_i_4 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[7]_i_5 
       (.I0(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(\n_0_sig_btt_cntr_im0[7]_i_5 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[7]_i_6 
       (.I0(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(\n_0_sig_btt_cntr_im0[7]_i_6 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_btt_cntr_im0[8]_i_1 
       (.I0(Q[8]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_btt_cntr_im00[8]),
        .O(p_1_in[8]));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_btt_cntr_im0[9]_i_1 
       (.I0(Q[9]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_btt_cntr_im00[9]),
        .O(p_1_in[9]));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in[0]),
        .Q(\n_0_sig_btt_cntr_im0_reg[0] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in[10]),
        .Q(\n_0_sig_btt_cntr_im0_reg[10] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in[11]),
        .Q(\n_0_sig_btt_cntr_im0_reg[11] ),
        .R(sig_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[11]_i_2 
       (.CI(\n_0_sig_btt_cntr_im0_reg[7]_i_2 ),
        .CO({\n_0_sig_btt_cntr_im0_reg[11]_i_2 ,\n_1_sig_btt_cntr_im0_reg[11]_i_2 ,\n_2_sig_btt_cntr_im0_reg[11]_i_2 ,\n_3_sig_btt_cntr_im0_reg[11]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_sig_btt_cntr_im0_reg[11] ,\n_0_sig_btt_cntr_im0_reg[10] ,\n_0_sig_btt_cntr_im0_reg[9] ,\n_0_sig_btt_cntr_im0_reg[8] }),
        .O(sig_btt_cntr_im00[11:8]),
        .S({\n_0_sig_btt_cntr_im0[11]_i_3 ,\n_0_sig_btt_cntr_im0[11]_i_4 ,\n_0_sig_btt_cntr_im0[11]_i_5 ,\n_0_sig_btt_cntr_im0[11]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in[12]),
        .Q(\n_0_sig_btt_cntr_im0_reg[12] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in[13]),
        .Q(\n_0_sig_btt_cntr_im0_reg[13] ),
        .R(sig_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[13]_i_3 
       (.CI(\n_0_sig_btt_cntr_im0_reg[11]_i_2 ),
        .CO({\NLW_sig_btt_cntr_im0_reg[13]_i_3_CO_UNCONNECTED [3:1],\n_3_sig_btt_cntr_im0_reg[13]_i_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\n_0_sig_btt_cntr_im0_reg[12] }),
        .O({\NLW_sig_btt_cntr_im0_reg[13]_i_3_O_UNCONNECTED [3:2],sig_btt_cntr_im00[13:12]}),
        .S({\<const0> ,\<const0> ,\n_0_sig_btt_cntr_im0[13]_i_4 ,\n_0_sig_btt_cntr_im0[13]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in[1]),
        .Q(\n_0_sig_btt_cntr_im0_reg[1] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in[2]),
        .Q(\n_0_sig_btt_cntr_im0_reg[2] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in[3]),
        .Q(\n_0_sig_btt_cntr_im0_reg[3] ),
        .R(sig_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[3]_i_2 
       (.CI(\<const0> ),
        .CO({\n_0_sig_btt_cntr_im0_reg[3]_i_2 ,\n_1_sig_btt_cntr_im0_reg[3]_i_2 ,\n_2_sig_btt_cntr_im0_reg[3]_i_2 ,\n_3_sig_btt_cntr_im0_reg[3]_i_2 }),
        .CYINIT(\<const1> ),
        .DI({\n_0_sig_btt_cntr_im0_reg[3] ,\n_0_sig_btt_cntr_im0_reg[2] ,\n_0_sig_btt_cntr_im0_reg[1] ,\n_0_sig_btt_cntr_im0_reg[0] }),
        .O({sig_btt_cntr_im00[3:1],\NLW_sig_btt_cntr_im0_reg[3]_i_2_O_UNCONNECTED [0]}),
        .S({\n_0_sig_btt_cntr_im0[3]_i_3 ,\n_0_sig_btt_cntr_im0[3]_i_4 ,\n_0_sig_btt_cntr_im0[3]_i_5 ,\n_0_sig_btt_cntr_im0[3]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in[4]),
        .Q(\n_0_sig_btt_cntr_im0_reg[4] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in[5]),
        .Q(\n_0_sig_btt_cntr_im0_reg[5] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in[6]),
        .Q(\n_0_sig_btt_cntr_im0_reg[6] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in[7]),
        .Q(\n_0_sig_btt_cntr_im0_reg[7] ),
        .R(sig_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[7]_i_2 
       (.CI(\n_0_sig_btt_cntr_im0_reg[3]_i_2 ),
        .CO({\n_0_sig_btt_cntr_im0_reg[7]_i_2 ,\n_1_sig_btt_cntr_im0_reg[7]_i_2 ,\n_2_sig_btt_cntr_im0_reg[7]_i_2 ,\n_3_sig_btt_cntr_im0_reg[7]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_sig_btt_cntr_im0_reg[7] ,\n_0_sig_btt_cntr_im0_reg[6] ,\n_0_sig_btt_cntr_im0_reg[5] ,\n_0_sig_btt_cntr_im0_reg[4] }),
        .O(sig_btt_cntr_im00[7:4]),
        .S({\n_0_sig_btt_cntr_im0[7]_i_3 ,\n_0_sig_btt_cntr_im0[7]_i_4 ,\n_0_sig_btt_cntr_im0[7]_i_5 ,\n_0_sig_btt_cntr_im0[7]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in[8]),
        .Q(\n_0_sig_btt_cntr_im0_reg[8] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in[9]),
        .Q(\n_0_sig_btt_cntr_im0_reg[9] ),
        .R(sig_reset_reg));
LUT6 #(
    .INIT(64'h4114000000000000)) 
     sig_btt_eq_b2mbaa_ireg1_i_1
       (.I0(n_0_sig_btt_eq_b2mbaa_ireg1_i_2),
        .I1(n_0_sig_btt_eq_b2mbaa_ireg1_i_3),
        .I2(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I3(sig_mbaa_addr_cntr_slice_im0[5]),
        .I4(n_0_sig_btt_eq_b2mbaa_ireg1_i_4),
        .I5(n_0_sig_btt_eq_b2mbaa_ireg1_i_5),
        .O(sig_btt_eq_b2mbaa_im0));
LUT6 #(
    .INIT(64'hFFFE00010001FFFE)) 
     sig_btt_eq_b2mbaa_ireg1_i_2
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I5(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_2));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     sig_btt_eq_b2mbaa_ireg1_i_3
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_3));
LUT6 #(
    .INIT(64'h0000600900000000)) 
     sig_btt_eq_b2mbaa_ireg1_i_4
       (.I0(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I4(\n_0_sig_bytes_to_mbaa_ireg1[6]_i_1 ),
        .I5(sig_brst_cnt_eq_zero_im0),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_4));
LUT6 #(
    .INIT(64'h1428142814282841)) 
     sig_btt_eq_b2mbaa_ireg1_i_5
       (.I0(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[1]),
        .I5(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_5));
FDRE #(
    .INIT(1'b0)) 
     sig_btt_eq_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(sig_reset_reg));
LUT6 #(
    .INIT(64'h0000000200000000)) 
     sig_btt_lt_b2mbaa_ireg1_i_1
       (.I0(sig_btt_lt_b2mbaa_im01),
        .I1(\n_0_sig_btt_cntr_im0_reg[9] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[8] ),
        .I3(\n_0_sig_btt_cntr_im0_reg[7] ),
        .I4(\n_0_sig_btt_cntr_im0_reg[6] ),
        .I5(n_0_sig_btt_lt_b2mbaa_ireg1_i_3),
        .O(sig_btt_lt_b2mbaa_im0));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     sig_btt_lt_b2mbaa_ireg1_i_10
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_10));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT2 #(
    .INIT(4'h1)) 
     sig_btt_lt_b2mbaa_ireg1_i_11
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_11));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_btt_lt_b2mbaa_ireg1_i_12
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_12));
LUT4 #(
    .INIT(16'h0001)) 
     sig_btt_lt_b2mbaa_ireg1_i_3
       (.I0(\n_0_sig_btt_cntr_im0_reg[11] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[10] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[12] ),
        .I3(\n_0_sig_btt_cntr_im0_reg[13] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_3));
LUT6 #(
    .INIT(64'hFFFFFFFF002D09BD)) 
     sig_btt_lt_b2mbaa_ireg1_i_4
       (.I0(n_0_sig_btt_lt_b2mbaa_ireg1_i_10),
        .I1(sig_mbaa_addr_cntr_slice_im0[4]),
        .I2(sig_mbaa_addr_cntr_slice_im0[5]),
        .I3(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I4(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I5(\n_0_sig_bytes_to_mbaa_ireg1[6]_i_1 ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_4));
LUT6 #(
    .INIT(64'h000100FE001F1EFE)) 
     sig_btt_lt_b2mbaa_ireg1_i_5
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(\n_0_sig_btt_cntr_im0_reg[2] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_5));
LUT4 #(
    .INIT(16'h1474)) 
     sig_btt_lt_b2mbaa_ireg1_i_6
       (.I0(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(\n_0_sig_btt_cntr_im0_reg[0] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_6));
LUT6 #(
    .INIT(64'h1212481248482048)) 
     sig_btt_lt_b2mbaa_ireg1_i_7
       (.I0(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[4]),
        .I2(sig_mbaa_addr_cntr_slice_im0[5]),
        .I3(n_0_sig_btt_lt_b2mbaa_ireg1_i_11),
        .I4(n_0_sig_btt_lt_b2mbaa_ireg1_i_12),
        .I5(\n_0_sig_btt_cntr_im0_reg[4] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_7));
LUT6 #(
    .INIT(64'h1428142814282841)) 
     sig_btt_lt_b2mbaa_ireg1_i_8
       (.I0(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[1]),
        .I5(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_8));
LUT4 #(
    .INIT(16'h1881)) 
     sig_btt_lt_b2mbaa_ireg1_i_9
       (.I0(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(\n_0_sig_btt_cntr_im0_reg[1] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_9));
FDRE #(
    .INIT(1'b0)) 
     sig_btt_lt_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(sig_reset_reg));
CARRY4 sig_btt_lt_b2mbaa_ireg1_reg_i_2
       (.CI(\<const0> ),
        .CO({NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_CO_UNCONNECTED[3],sig_btt_lt_b2mbaa_im01,n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_2,n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_2}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,n_0_sig_btt_lt_b2mbaa_ireg1_i_4,n_0_sig_btt_lt_b2mbaa_ireg1_i_5,n_0_sig_btt_lt_b2mbaa_ireg1_i_6}),
        .O(NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED[3:0]),
        .S({\<const0> ,n_0_sig_btt_lt_b2mbaa_ireg1_i_7,n_0_sig_btt_lt_b2mbaa_ireg1_i_8,n_0_sig_btt_lt_b2mbaa_ireg1_i_9}));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \sig_bytes_to_mbaa_ireg1[1]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT3 #(
    .INIT(8'h1E)) 
     \sig_bytes_to_mbaa_ireg1[2]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT4 #(
    .INIT(16'h01FE)) 
     \sig_bytes_to_mbaa_ireg1[3]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT5 #(
    .INIT(32'h0001FFFE)) 
     \sig_bytes_to_mbaa_ireg1[4]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[4]_i_1 ));
LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
     \sig_bytes_to_mbaa_ireg1[5]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[5]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \sig_bytes_to_mbaa_ireg1[6]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_mbaa_addr_cntr_slice_im0[5]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .I5(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[6]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_bytes_to_mbaa_ireg1[0]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[1]_i_1 ),
        .Q(sig_bytes_to_mbaa_ireg1[1]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[2]_i_1 ),
        .Q(sig_bytes_to_mbaa_ireg1[2]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[3]_i_1 ),
        .Q(sig_bytes_to_mbaa_ireg1[3]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[4]_i_1 ),
        .Q(sig_bytes_to_mbaa_ireg1[4]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[5]_i_1 ),
        .Q(sig_bytes_to_mbaa_ireg1[5]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[6]_i_1 ),
        .Q(sig_bytes_to_mbaa_ireg1[6]),
        .R(sig_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT5 #(
    .INIT(32'h0000EAAA)) 
     sig_calc_error_pushed_i_1
       (.I0(sig_calc_error_pushed),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(O1),
        .I4(sig_reset_reg),
        .O(n_0_sig_calc_error_pushed_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_pushed_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_calc_error_pushed_i_1),
        .Q(sig_calc_error_pushed),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hBBBBBBBB8888A888)) 
     sig_calc_error_reg_i_1
       (.I0(sig_calc_error_reg),
        .I1(sig_reset_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(O1),
        .O(n_0_sig_calc_error_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_calc_error_reg_i_1),
        .Q(O1),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h00000000FFAA3FAA)) 
     sig_cmd2addr_valid_i_1
       (.I0(sig_sm_ld_xfer_reg_ns),
        .I1(sig_addr2rsc_cmd_fifo_empty),
        .I2(sig_sf_allow_addr_req),
        .I3(sig_mstr2addr_cmd_valid),
        .I4(sig_data2addr_stop_req),
        .I5(sig_reset_reg),
        .O(n_0_sig_cmd2addr_valid_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd2addr_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_cmd2addr_valid_i_1),
        .Q(sig_mstr2addr_cmd_valid),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'h000E)) 
     sig_cmd2data_valid_i_1
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_data2mstr_cmd_ready),
        .I3(sig_reset_reg),
        .O(n_0_sig_cmd2data_valid_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd2data_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_cmd2data_valid_i_1),
        .Q(sig_mstr2data_cmd_valid),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h00000000F808F8F8)) 
     sig_cmd2dre_valid_i_1
       (.I0(sig_sm_ld_xfer_reg_ns),
        .I1(sig_first_xfer_im0),
        .I2(sig_mstr2sf_cmd_valid),
        .I3(I7),
        .I4(sig_inhibit_rdy_n),
        .I5(sig_reset_reg),
        .O(n_0_sig_cmd2dre_valid_i_1));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     sig_cmd2dre_valid_i_2
       (.I0(n_0_sig_sm_ld_calc1_reg_i_2),
        .I1(n_0_sig_sm_ld_calc1_reg_i_3),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I5(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .O(sig_sm_ld_xfer_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd2dre_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_cmd2dre_valid_i_1),
        .Q(sig_mstr2sf_cmd_valid),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT5 #(
    .INIT(32'hA900A9FF)) 
     \sig_dbeat_cntr[0]_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .I3(sig_data2mstr_cmd_ready),
        .I4(I5),
        .O(I4));
LUT5 #(
    .INIT(32'h556AAA6A)) 
     \sig_finish_addr_offset_ireg2[0]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_bytes_to_mbaa_ireg1[0]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(\n_0_sig_btt_cntr_im0_reg[0] ),
        .O(sig_finish_addr_offset_im1[0]));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT4 #(
    .INIT(16'h8778)) 
     \sig_finish_addr_offset_ireg2[1]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(\n_0_sig_addr_cntr_incr_ireg2[0]_i_1 ),
        .I2(\n_0_sig_addr_cntr_incr_ireg2[1]_i_1 ),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(sig_finish_addr_offset_im1[1]));
FDRE #(
    .INIT(1'b0)) 
     \sig_finish_addr_offset_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[0]),
        .Q(sig_finish_addr_offset_ireg2[0]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_finish_addr_offset_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[1]),
        .Q(sig_finish_addr_offset_ireg2[1]),
        .R(sig_reset_reg));
LUT4 #(
    .INIT(16'h00E0)) 
     sig_first_xfer_im0_i_1
       (.I0(sig_first_xfer_im0),
        .I1(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .I2(n_0_sig_first_xfer_im0_i_2),
        .I3(sig_reset_reg),
        .O(n_0_sig_first_xfer_im0_i_1));
LUT6 #(
    .INIT(64'h22F222F2FFFF22F7)) 
     sig_first_xfer_im0_i_2
       (.I0(sig_mstr2sf_cmd_valid),
        .I1(I3),
        .I2(sig_mstr2addr_cmd_valid),
        .I3(I1),
        .I4(sig_mstr2data_cmd_valid),
        .I5(sig_data2mstr_cmd_ready),
        .O(n_0_sig_first_xfer_im0_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_first_xfer_im0_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_first_xfer_im0_i_1),
        .Q(sig_first_xfer_im0),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h00000000000000E2)) 
     sig_input_burst_type_reg_i_1
       (.I0(sig_input_burst_type_reg),
        .I1(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .I2(Q[14]),
        .I3(sig_reset_reg),
        .I4(sig_calc_error_pushed),
        .I5(sig_sm_pop_input_reg),
        .O(n_0_sig_input_burst_type_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_input_burst_type_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_input_burst_type_reg_i_1),
        .Q(sig_input_burst_type_reg),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h00000000000000E2)) 
     sig_input_eof_reg_i_1
       (.I0(sig_mstr2sf_eof),
        .I1(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .I2(Q[15]),
        .I3(sig_reset_reg),
        .I4(sig_calc_error_pushed),
        .I5(sig_sm_pop_input_reg),
        .O(n_0_sig_input_eof_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_input_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_input_eof_reg_i_1),
        .Q(sig_mstr2sf_eof),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'hFFFFFFF4)) 
     sig_input_reg_empty_i_1
       (.I0(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .I1(sig_input_reg_empty),
        .I2(sig_reset_reg),
        .I3(sig_calc_error_pushed),
        .I4(sig_sm_pop_input_reg),
        .O(n_0_sig_input_reg_empty_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_input_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_input_reg_empty_i_1),
        .Q(sig_input_reg_empty),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h00000000000000E2)) 
     \sig_input_tag_reg[0]_i_1 
       (.I0(sig_input_tag_reg),
        .I1(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .I2(Q[48]),
        .I3(sig_reset_reg),
        .I4(sig_calc_error_pushed),
        .I5(sig_sm_pop_input_reg),
        .O(\n_0_sig_input_tag_reg[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_input_tag_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_input_tag_reg[0]_i_1 ),
        .Q(sig_input_tag_reg),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT4 #(
    .INIT(16'h002E)) 
     sig_ld_xfer_reg_i_1
       (.I0(sig_sm_ld_xfer_reg_ns),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_reset_reg),
        .O(n_0_sig_ld_xfer_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_ld_xfer_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_ld_xfer_reg_i_1),
        .Q(sig_ld_xfer_reg),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'h00E0)) 
     sig_ld_xfer_reg_tmp_i_1
       (.I0(sig_ld_xfer_reg_tmp),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(n_0_sig_first_xfer_im0_i_2),
        .I3(sig_reset_reg),
        .O(n_0_sig_ld_xfer_reg_tmp_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_ld_xfer_reg_tmp_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_ld_xfer_reg_tmp_i_1),
        .Q(sig_ld_xfer_reg_tmp),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_mmap_reset_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(SR),
        .Q(sig_reset_reg),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[0]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[0]),
        .O(D[0]));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[10]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[10] ),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[10]),
        .O(D[10]));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[11]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[11] ),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[11]),
        .O(D[11]));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[12]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[12] ),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[12]),
        .O(D[12]));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[13]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[13] ),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[13]),
        .O(D[13]));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[14]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[14] ),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[14]),
        .O(D[14]));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[15]_i_1 
       (.I0(p_1_in_0),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[15]),
        .O(D[15]));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[16]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[16]),
        .O(D[16]));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[17]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[17]),
        .O(D[17]));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[18]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[18]),
        .O(D[18]));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[19]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[19]),
        .O(D[19]));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[1]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[1]),
        .O(D[1]));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[20]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[20]),
        .O(D[20]));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[21]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[5]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[21]),
        .O(D[21]));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[22]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[22]),
        .O(D[22]));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[23]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[23]),
        .O(D[23]));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[24]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[24]),
        .O(D[24]));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[25]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[25]),
        .O(D[25]));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[26]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[26]),
        .O(D[26]));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[27]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[27]),
        .O(D[27]));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[28]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[28]),
        .O(D[28]));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[29]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[29]),
        .O(D[29]));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[2]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[2]),
        .O(D[2]));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[30]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[30]),
        .O(D[30]));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[31]_i_3 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[31]),
        .O(D[31]));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[3]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[3]),
        .O(D[3]));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[4]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[4]),
        .O(D[4]));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[5]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[5]),
        .O(D[5]));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[6]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[6] ),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[6]),
        .O(D[6]));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[7]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[7] ),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[7]),
        .O(D[7]));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[8]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[8] ),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[8]),
        .O(D[8]));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[9]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[9] ),
        .I1(sig_input_burst_type_reg),
        .I2(sig_addr_cntr_lsh_kh[9]),
        .O(D[9]));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_next_cmd_cmplt_reg_i_3
       (.I0(O1),
        .I1(sig_last_xfer_valid_im1),
        .O(sig_mstr2data_cmd_cmplt));
LUT4 #(
    .INIT(16'hDFDD)) 
     sig_next_cmd_cmplt_reg_i_7
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_next_calc_error_reg),
        .I2(sig_stat2rsc_status_ready),
        .I3(sig_rsc2stat_status_valid),
        .O(O4));
LUT6 #(
    .INIT(64'h88888888F0F0F000)) 
     sig_next_cmd_cmplt_reg_i_9
       (.I0(n_0_sig_brst_cnt_eq_one_ireg1_reg),
        .I1(n_0_sig_addr_aligned_ireg1_reg),
        .I2(sig_brst_cnt_eq_zero_ireg1),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(sig_btt_eq_b2mbaa_ireg1),
        .I5(n_0_sig_no_btt_residue_ireg1_reg),
        .O(sig_last_xfer_valid_im1));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT2 #(
    .INIT(4'h8)) 
     sig_next_eof_reg_i_1
       (.I0(sig_mstr2sf_eof),
        .I1(sig_last_xfer_valid_im1),
        .O(sig_mstr2data_eof));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \sig_next_last_strb_reg[0]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .I2(n_0_sig_xfer_len_eq_0_ireg3_reg),
        .I3(sig_xfer_end_strb_ireg3[0]),
        .I4(sig_last_xfer_valid_im1),
        .O(I9[0]));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \sig_next_last_strb_reg[1]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .I2(n_0_sig_xfer_len_eq_0_ireg3_reg),
        .I3(sig_xfer_end_strb_ireg3[1]),
        .I4(sig_last_xfer_valid_im1),
        .O(I9[1]));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \sig_next_last_strb_reg[2]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .I2(n_0_sig_xfer_len_eq_0_ireg3_reg),
        .I3(sig_xfer_end_strb_ireg3[2]),
        .I4(sig_last_xfer_valid_im1),
        .O(I9[2]));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \sig_next_last_strb_reg[3]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .I2(n_0_sig_xfer_len_eq_0_ireg3_reg),
        .I3(sig_xfer_end_strb_ireg3[3]),
        .I4(sig_last_xfer_valid_im1),
        .O(I9[3]));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT3 #(
    .INIT(8'hA9)) 
     \sig_next_len_reg[0]_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .O(O6[0]));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT4 #(
    .INIT(16'hAAA9)) 
     \sig_next_len_reg[1]_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .I3(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .O(O6[1]));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT5 #(
    .INIT(32'hAAAAAAA9)) 
     \sig_next_len_reg[2]_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[4] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I3(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .O(O6[2]));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
     \sig_next_len_reg[3]_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[5] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[4] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .I3(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I5(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .O(O6[3]));
LUT6 #(
    .INIT(64'h0155ABFFABFFABFF)) 
     sig_next_sequential_reg_i_1
       (.I0(n_0_sig_no_btt_residue_ireg1_reg),
        .I1(sig_btt_eq_b2mbaa_ireg1),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_brst_cnt_eq_zero_ireg1),
        .I4(n_0_sig_addr_aligned_ireg1_reg),
        .I5(n_0_sig_brst_cnt_eq_one_ireg1_reg),
        .O(sig_fifo_next_sequential));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[0]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .O(I10[0]));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[1]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .O(I10[1]));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[2]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .O(I10[2]));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[3]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .O(I10[3]));
LUT5 #(
    .INIT(32'h222F2220)) 
     sig_no_btt_residue_ireg1_i_1
       (.I0(n_0_sig_no_btt_residue_ireg1_i_2),
        .I1(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I2(sig_reset_reg),
        .I3(sig_sm_ld_calc1_reg),
        .I4(n_0_sig_no_btt_residue_ireg1_reg),
        .O(n_0_sig_no_btt_residue_ireg1_i_1));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_no_btt_residue_ireg1_i_2
       (.I0(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I3(sig_reset_reg),
        .I4(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I5(\n_0_sig_btt_cntr_im0_reg[3] ),
        .O(n_0_sig_no_btt_residue_ireg1_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_no_btt_residue_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_no_btt_residue_ireg1_i_1),
        .Q(n_0_sig_no_btt_residue_ireg1_reg),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h000000E2)) 
     sig_parent_done_i_1
       (.I0(sig_parent_done),
        .I1(sig_ld_xfer_reg_tmp),
        .I2(sig_last_xfer_valid_im1),
        .I3(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .I4(sig_reset_reg),
        .O(n_0_sig_parent_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_parent_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_parent_done_i_1),
        .Q(sig_parent_done),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h2)) 
     \sig_predict_addr_lsh_ireg3[11]_i_2 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[11] ),
        .O(\n_0_sig_predict_addr_lsh_ireg3[11]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \sig_predict_addr_lsh_ireg3[11]_i_3 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[10] ),
        .O(\n_0_sig_predict_addr_lsh_ireg3[11]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \sig_predict_addr_lsh_ireg3[11]_i_4 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[9] ),
        .O(\n_0_sig_predict_addr_lsh_ireg3[11]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \sig_predict_addr_lsh_ireg3[11]_i_5 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[8] ),
        .O(\n_0_sig_predict_addr_lsh_ireg3[11]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \sig_predict_addr_lsh_ireg3[15]_i_2 
       (.I0(p_1_in_0),
        .O(\n_0_sig_predict_addr_lsh_ireg3[15]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \sig_predict_addr_lsh_ireg3[15]_i_3 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[14] ),
        .O(\n_0_sig_predict_addr_lsh_ireg3[15]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \sig_predict_addr_lsh_ireg3[15]_i_4 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[13] ),
        .O(\n_0_sig_predict_addr_lsh_ireg3[15]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \sig_predict_addr_lsh_ireg3[15]_i_5 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[12] ),
        .O(\n_0_sig_predict_addr_lsh_ireg3[15]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[3]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[3]_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[3]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[3]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[3]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[3]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[3]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[3]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \sig_predict_addr_lsh_ireg3[7]_i_2 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[7] ),
        .O(\n_0_sig_predict_addr_lsh_ireg3[7]_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[7]_i_3 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[6] ),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[7]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[7]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[7]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[7]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[7]_i_5 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[0]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[0] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[10]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[10] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[11]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[11] ),
        .R(sig_reset_reg));
CARRY4 \sig_predict_addr_lsh_ireg3_reg[11]_i_1 
       (.CI(\n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ),
        .CO({\n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ,\n_1_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ,\n_2_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ,\n_3_sig_predict_addr_lsh_ireg3_reg[11]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_sig_addr_cntr_lsh_im0_reg[11] ,\n_0_sig_addr_cntr_lsh_im0_reg[10] ,\n_0_sig_addr_cntr_lsh_im0_reg[9] ,\n_0_sig_addr_cntr_lsh_im0_reg[8] }),
        .O(sig_predict_addr_lsh_im2[11:8]),
        .S({\n_0_sig_predict_addr_lsh_ireg3[11]_i_2 ,\n_0_sig_predict_addr_lsh_ireg3[11]_i_3 ,\n_0_sig_predict_addr_lsh_ireg3[11]_i_4 ,\n_0_sig_predict_addr_lsh_ireg3[11]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[12]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[12] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[13]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[13] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[14]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[14] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[15]),
        .Q(sig_predict_addr_lsh_ireg3),
        .R(sig_reset_reg));
CARRY4 \sig_predict_addr_lsh_ireg3_reg[15]_i_1 
       (.CI(\n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED [3],\n_1_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ,\n_2_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ,\n_3_sig_predict_addr_lsh_ireg3_reg[15]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\n_0_sig_addr_cntr_lsh_im0_reg[14] ,\n_0_sig_addr_cntr_lsh_im0_reg[13] ,\n_0_sig_addr_cntr_lsh_im0_reg[12] }),
        .O(sig_predict_addr_lsh_im2[15:12]),
        .S({\n_0_sig_predict_addr_lsh_ireg3[15]_i_2 ,\n_0_sig_predict_addr_lsh_ireg3[15]_i_3 ,\n_0_sig_predict_addr_lsh_ireg3[15]_i_4 ,\n_0_sig_predict_addr_lsh_ireg3[15]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[1]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[1] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[2]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[2] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[3]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[3] ),
        .R(sig_reset_reg));
CARRY4 \sig_predict_addr_lsh_ireg3_reg[3]_i_1 
       (.CI(\<const0> ),
        .CO({\n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ,\n_1_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ,\n_2_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ,\n_3_sig_predict_addr_lsh_ireg3_reg[3]_i_1 }),
        .CYINIT(\<const0> ),
        .DI(sig_mbaa_addr_cntr_slice_im0[3:0]),
        .O(sig_predict_addr_lsh_im2[3:0]),
        .S({\n_0_sig_predict_addr_lsh_ireg3[3]_i_2 ,\n_0_sig_predict_addr_lsh_ireg3[3]_i_3 ,\n_0_sig_predict_addr_lsh_ireg3[3]_i_4 ,\n_0_sig_predict_addr_lsh_ireg3[3]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[4]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[4] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[5]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[5] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[6]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[6] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[7]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[7] ),
        .R(sig_reset_reg));
CARRY4 \sig_predict_addr_lsh_ireg3_reg[7]_i_1 
       (.CI(\n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ),
        .CO({\n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ,\n_1_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ,\n_2_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ,\n_3_sig_predict_addr_lsh_ireg3_reg[7]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_sig_addr_cntr_lsh_im0_reg[7] ,\n_0_sig_addr_cntr_lsh_im0_reg[6] ,sig_mbaa_addr_cntr_slice_im0[5:4]}),
        .O(sig_predict_addr_lsh_im2[7:4]),
        .S({\n_0_sig_predict_addr_lsh_ireg3[7]_i_2 ,\n_0_sig_predict_addr_lsh_ireg3[7]_i_3 ,\n_0_sig_predict_addr_lsh_ireg3[7]_i_4 ,\n_0_sig_predict_addr_lsh_ireg3[7]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[8]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[8] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[9]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[9] ),
        .R(sig_reset_reg));
LUT6 #(
    .INIT(64'h0000000000FE0000)) 
     sig_s_ready_dup_i_1
       (.I0(sig_reset_reg),
        .I1(m_axis_mm2s_tready),
        .I2(I6),
        .I3(sig_stop_request),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(sig_data2skid_halt),
        .O(O7));
LUT4 #(
    .INIT(16'hC00B)) 
     sig_sm_halt_reg_i_1
       (.I0(sig_calc_error_pushed),
        .I1(n_0_sig_sm_ld_calc1_reg_i_4),
        .I2(n_0_sig_sm_ld_calc1_reg_i_3),
        .I3(n_0_sig_sm_ld_calc1_reg_i_2),
        .O(sig_sm_halt_ns));
FDSE #(
    .INIT(1'b0)) 
     sig_sm_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(sig_sm_halt_ns),
        .Q(sig_sm_halt_reg),
        .S(sig_reset_reg));
LUT6 #(
    .INIT(64'h0080008000800380)) 
     sig_sm_ld_calc1_reg_i_1
       (.I0(\n_0_sig_addr_cntr_lsh_kh[31]_i_1 ),
        .I1(n_0_sig_sm_ld_calc1_reg_i_2),
        .I2(n_0_sig_sm_ld_calc1_reg_i_3),
        .I3(n_0_sig_sm_ld_calc1_reg_i_4),
        .I4(sig_calc_error_pushed),
        .I5(sig_parent_done),
        .O(sig_sm_ld_calc1_reg_ns));
LUT4 #(
    .INIT(16'h0001)) 
     sig_sm_ld_calc1_reg_i_2
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .O(n_0_sig_sm_ld_calc1_reg_i_2));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     sig_sm_ld_calc1_reg_i_3
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ),
        .O(n_0_sig_sm_ld_calc1_reg_i_3));
LUT4 #(
    .INIT(16'h0001)) 
     sig_sm_ld_calc1_reg_i_4
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .O(n_0_sig_sm_ld_calc1_reg_i_4));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_ld_calc1_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(sig_sm_ld_calc1_reg_ns),
        .Q(sig_sm_ld_calc1_reg),
        .R(sig_reset_reg));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     sig_sm_ld_calc2_reg_i_1
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .I4(n_0_sig_sm_ld_calc1_reg_i_3),
        .I5(n_0_sig_sm_ld_calc1_reg_i_2),
        .O(sig_sm_ld_calc2_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_ld_calc2_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(sig_reset_reg));
LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
     sig_sm_ld_calc3_reg_i_1
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .I4(n_0_sig_sm_ld_calc1_reg_i_3),
        .I5(n_0_sig_sm_ld_calc1_reg_i_2),
        .O(n_0_sig_sm_ld_calc3_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_ld_calc3_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_sm_ld_calc3_reg_i_1),
        .Q(sig_sm_ld_calc3_reg),
        .R(sig_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     sig_sm_pop_input_reg_i_1
       (.I0(n_0_sig_sm_pop_input_reg_i_2),
        .I1(sig_parent_done),
        .I2(sig_calc_error_pushed),
        .I3(n_0_sig_sm_ld_calc1_reg_i_2),
        .O(sig_sm_pop_input_reg_ns));
LUT6 #(
    .INIT(64'h0000000000110010)) 
     sig_sm_pop_input_reg_i_2
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ),
        .I5(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .O(n_0_sig_sm_pop_input_reg_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_pop_input_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_addr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_strbgen_addr_ireg2[0]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_addr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[1]),
        .Q(sig_strbgen_addr_ireg2[1]),
        .R(sig_reset_reg));
LUT5 #(
    .INIT(32'h000000E2)) 
     \sig_strbgen_bytes_ireg2[0]_i_1 
       (.I0(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(\n_0_sig_addr_cntr_incr_ireg2[0]_i_1 ),
        .I3(\n_0_sig_strbgen_bytes_ireg2[2]_i_2 ),
        .I4(sig_reset_reg),
        .O(\n_0_sig_strbgen_bytes_ireg2[0]_i_1 ));
LUT5 #(
    .INIT(32'h000000E2)) 
     \sig_strbgen_bytes_ireg2[1]_i_1 
       (.I0(\n_0_sig_strbgen_bytes_ireg2_reg[1] ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(\n_0_sig_addr_cntr_incr_ireg2[1]_i_1 ),
        .I3(\n_0_sig_strbgen_bytes_ireg2[2]_i_2 ),
        .I4(sig_reset_reg),
        .O(\n_0_sig_strbgen_bytes_ireg2[1]_i_1 ));
LUT5 #(
    .INIT(32'h0000FECE)) 
     \sig_strbgen_bytes_ireg2[2]_i_1 
       (.I0(\n_0_sig_strbgen_bytes_ireg2_reg[2] ),
        .I1(\n_0_sig_strbgen_bytes_ireg2[2]_i_2 ),
        .I2(sig_sm_ld_calc2_reg),
        .I3(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1 ),
        .I4(sig_reset_reg),
        .O(\n_0_sig_strbgen_bytes_ireg2[2]_i_1 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
     \sig_strbgen_bytes_ireg2[2]_i_2 
       (.I0(sig_sm_ld_calc2_reg),
        .I1(\n_0_sig_addr_cntr_incr_ireg2[3]_i_1 ),
        .I2(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1 ),
        .I3(\n_0_sig_addr_cntr_incr_ireg2[5]_i_1 ),
        .I4(\n_0_sig_addr_cntr_incr_ireg2[4]_i_1 ),
        .I5(\n_0_sig_addr_cntr_incr_ireg2[6]_i_1 ),
        .O(\n_0_sig_strbgen_bytes_ireg2[2]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_bytes_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_strbgen_bytes_ireg2[0]_i_1 ),
        .Q(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_bytes_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_strbgen_bytes_ireg2[1]_i_1 ),
        .Q(\n_0_sig_strbgen_bytes_ireg2_reg[1] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_bytes_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_strbgen_bytes_ireg2[2]_i_1 ),
        .Q(\n_0_sig_strbgen_bytes_ireg2_reg[2] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_xfer_end_strb_ireg3[1]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[1]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .O(\n_0_sig_xfer_end_strb_ireg3[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \sig_xfer_end_strb_ireg3[2]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[1]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .O(sig_xfer_end_strb_im2));
LUT2 #(
    .INIT(4'h1)) 
     \sig_xfer_end_strb_ireg3[3]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[1]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .O(\n_0_sig_xfer_end_strb_ireg3[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\<const1> ),
        .Q(sig_xfer_end_strb_ireg3[0]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\n_0_sig_xfer_end_strb_ireg3[1]_i_1 ),
        .Q(sig_xfer_end_strb_ireg3[1]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_end_strb_im2),
        .Q(sig_xfer_end_strb_ireg3[2]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\n_0_sig_xfer_end_strb_ireg3[3]_i_1 ),
        .Q(sig_xfer_end_strb_ireg3[3]),
        .R(sig_reset_reg));
LUT4 #(
    .INIT(16'h1310)) 
     sig_xfer_len_eq_0_ireg3_i_1
       (.I0(O5),
        .I1(sig_reset_reg),
        .I2(sig_sm_ld_calc3_reg),
        .I3(n_0_sig_xfer_len_eq_0_ireg3_reg),
        .O(n_0_sig_xfer_len_eq_0_ireg3_i_1));
LUT6 #(
    .INIT(64'hFFFEFFFEFFFEFEFF)) 
     sig_xfer_len_eq_0_ireg3_i_2
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[5] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[4] ),
        .I3(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I5(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .O(O5));
FDRE #(
    .INIT(1'b0)) 
     sig_xfer_len_eq_0_ireg3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_xfer_len_eq_0_ireg3_i_1),
        .Q(n_0_sig_xfer_len_eq_0_ireg3_reg),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT4 #(
    .INIT(16'hFF1D)) 
     sig_xfer_reg_empty_i_1
       (.I0(n_0_sig_first_xfer_im0_i_2),
        .I1(sig_xfer_reg_empty),
        .I2(sig_ld_xfer_reg),
        .I3(sig_reset_reg),
        .O(n_0_sig_xfer_reg_empty_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_xfer_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_xfer_reg_empty_i_1),
        .Q(sig_xfer_reg_empty),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \sig_xfer_strt_strb_ireg3[0]_i_1 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .O(sig_xfer_strt_strb_im2));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT4 #(
    .INIT(16'h00FE)) 
     \sig_xfer_strt_strb_ireg3[1]_i_1 
       (.I0(\n_0_sig_strbgen_bytes_ireg2_reg[1] ),
        .I1(\n_0_sig_strbgen_bytes_ireg2_reg[2] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT5 #(
    .INIT(32'h00FA7FF8)) 
     \sig_xfer_strt_strb_ireg3[2]_i_1 
       (.I0(\n_0_sig_strbgen_bytes_ireg2_reg[1] ),
        .I1(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .I2(\n_0_sig_strbgen_bytes_ireg2_reg[2] ),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[0]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT5 #(
    .INIT(32'h7E7A78F8)) 
     \sig_xfer_strt_strb_ireg3[3]_i_1 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(\n_0_sig_strbgen_bytes_ireg2_reg[1] ),
        .I2(\n_0_sig_strbgen_bytes_ireg2_reg[2] ),
        .I3(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .I4(sig_strbgen_addr_ireg2[0]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2),
        .Q(sig_xfer_strt_strb_ireg3[0]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\n_0_sig_xfer_strt_strb_ireg3[1]_i_1 ),
        .Q(sig_xfer_strt_strb_ireg3[1]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\n_0_sig_xfer_strt_strb_ireg3[2]_i_1 ),
        .Q(sig_xfer_strt_strb_ireg3[2]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\n_0_sig_xfer_strt_strb_ireg3[3]_i_1 ),
        .Q(sig_xfer_strt_strb_ireg3[3]),
        .R(sig_reset_reg));
endmodule

module axi_dma_0axi_datamover_rd_sf
   (D,
    DOBDO,
    sig_data_fifo_wr_cnt,
    O1,
    sig_inhibit_rdy_n,
    sig_sf_allow_addr_req,
    O2,
    O3,
    O4,
    O5,
    O6,
    sig_slast_with_stop,
    O7,
    m_axi_mm2s_aclk,
    SR,
    E,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_skid2dre_wready,
    I1,
    sig_mstr2sf_cmd_valid,
    I2,
    sig_data2mstr_cmd_ready,
    p_0_in5_in,
    p_0_in2_in,
    m_axis_mm2s_tready,
    sig_stop_request,
    I3,
    sig_reset_reg,
    sig_init_reg2,
    I4);
  output [31:0]D;
  output [4:0]DOBDO;
  output [0:0]sig_data_fifo_wr_cnt;
  output O1;
  output sig_inhibit_rdy_n;
  output sig_sf_allow_addr_req;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output sig_slast_with_stop;
  output O7;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_skid2dre_wready;
  input I1;
  input sig_mstr2sf_cmd_valid;
  input I2;
  input sig_data2mstr_cmd_ready;
  input p_0_in5_in;
  input p_0_in2_in;
  input m_axis_mm2s_tready;
  input sig_stop_request;
  input I3;
  input sig_reset_reg;
  input sig_init_reg2;
  input [0:0]I4;

  wire \<const0> ;
  wire \<const1> ;
  wire [31:0]D;
  wire [5:0]DIBDI;
  wire [4:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire [0:0]I4;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axis_mm2s_tready;
  wire \n_0_OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire n_0_sig_ok_to_post_rd_addr_i_4;
  wire \n_0_sig_token_cntr[0]_i_1 ;
  wire \n_0_sig_token_cntr[1]_i_1 ;
  wire \n_0_sig_token_cntr[2]_i_1 ;
  wire \n_0_sig_token_cntr[3]_i_1 ;
  wire \n_0_sig_token_cntr[3]_i_2 ;
  wire n_39_I_DATA_FIFO;
  wire n_40_I_DATA_FIFO;
  wire n_45_I_DATA_FIFO;
  wire \n_5_OMIT_DRE_CNTL.I_DRE_CNTL_FIFO ;
  wire p_0_in2_in;
  wire p_0_in5_in;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2mstr_cmd_ready;
  wire [0:0]sig_data_fifo_wr_cnt;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg2;
  wire sig_mstr2sf_cmd_valid;
  wire sig_rd_empty;
  wire sig_reset_reg;
  wire sig_sf_allow_addr_req;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire sig_stop_request;
  wire [3:0]sig_token_cntr_reg__0;

GND GND
       (.G(\<const0> ));
axi_dma_0axi_datamover_sfifo_autord I_DATA_FIFO
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1(\n_0_OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .I2(I1),
        .I3(n_0_sig_ok_to_post_rd_addr_i_4),
        .I4(I4),
        .O1(O2),
        .O2(n_39_I_DATA_FIFO),
        .O3(n_40_I_DATA_FIFO),
        .O4(n_45_I_DATA_FIFO),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .Q(sig_token_cntr_reg__0[2:0]),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in5_in(p_0_in5_in),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data_fifo_wr_cnt(sig_data_fifo_wr_cnt),
        .sig_rd_empty(sig_rd_empty),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_stop_request(sig_stop_request));
axi_dma_0axi_datamover_fifo__parameterized1 \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO 
       (.I1(n_39_I_DATA_FIFO),
        .I2(n_45_I_DATA_FIFO),
        .I3(\n_0_OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .I4(I2),
        .O1(O1),
        .O2(sig_inhibit_rdy_n),
        .O3(O3),
        .O4(O4),
        .O5(\n_5_OMIT_DRE_CNTL.I_DRE_CNTL_FIFO ),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2mstr_cmd_ready(sig_data2mstr_cmd_ready),
        .sig_init_reg2(sig_init_reg2),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_rd_empty(sig_rd_empty),
        .sig_reset_reg(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \OMIT_UNPACKING.lsig_cmd_loaded_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_5_OMIT_DRE_CNTL.I_DRE_CNTL_FIFO ),
        .Q(\n_0_OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .R(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT5 #(
    .INIT(32'h0003FFDC)) 
     sig_ok_to_post_rd_addr_i_4
       (.I0(I1),
        .I1(sig_token_cntr_reg__0[1]),
        .I2(sig_token_cntr_reg__0[0]),
        .I3(sig_token_cntr_reg__0[2]),
        .I4(sig_token_cntr_reg__0[3]),
        .O(n_0_sig_ok_to_post_rd_addr_i_4));
FDRE #(
    .INIT(1'b0)) 
     sig_ok_to_post_rd_addr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_40_I_DATA_FIFO),
        .Q(sig_sf_allow_addr_req),
        .R(\<const0> ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \sig_token_cntr[0]_i_1 
       (.I0(sig_token_cntr_reg__0[0]),
        .O(\n_0_sig_token_cntr[0]_i_1 ));
LUT6 #(
    .INIT(64'hAAFF55005500B8FF)) 
     \sig_token_cntr[1]_i_1 
       (.I0(I1),
        .I1(sig_token_cntr_reg__0[2]),
        .I2(sig_token_cntr_reg__0[3]),
        .I3(I3),
        .I4(sig_token_cntr_reg__0[1]),
        .I5(sig_token_cntr_reg__0[0]),
        .O(\n_0_sig_token_cntr[1]_i_1 ));
LUT6 #(
    .INIT(64'h99CCCC74CCCCCC33)) 
     \sig_token_cntr[2]_i_1 
       (.I0(I1),
        .I1(sig_token_cntr_reg__0[2]),
        .I2(sig_token_cntr_reg__0[3]),
        .I3(sig_token_cntr_reg__0[0]),
        .I4(sig_token_cntr_reg__0[1]),
        .I5(I3),
        .O(\n_0_sig_token_cntr[2]_i_1 ));
LUT6 #(
    .INIT(64'h5555555BAAAAAAA8)) 
     \sig_token_cntr[3]_i_1 
       (.I0(I1),
        .I1(sig_token_cntr_reg__0[3]),
        .I2(sig_token_cntr_reg__0[2]),
        .I3(sig_token_cntr_reg__0[0]),
        .I4(sig_token_cntr_reg__0[1]),
        .I5(I3),
        .O(\n_0_sig_token_cntr[3]_i_1 ));
LUT6 #(
    .INIT(64'hB4F0F0C0F0F0F0C3)) 
     \sig_token_cntr[3]_i_2 
       (.I0(I1),
        .I1(sig_token_cntr_reg__0[2]),
        .I2(sig_token_cntr_reg__0[3]),
        .I3(sig_token_cntr_reg__0[0]),
        .I4(sig_token_cntr_reg__0[1]),
        .I5(I3),
        .O(\n_0_sig_token_cntr[3]_i_2 ));
(* counter = "14" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_token_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_token_cntr[3]_i_1 ),
        .D(\n_0_sig_token_cntr[0]_i_1 ),
        .Q(sig_token_cntr_reg__0[0]),
        .R(SR));
(* counter = "14" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_token_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_token_cntr[3]_i_1 ),
        .D(\n_0_sig_token_cntr[1]_i_1 ),
        .Q(sig_token_cntr_reg__0[1]),
        .R(SR));
(* counter = "14" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_token_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_token_cntr[3]_i_1 ),
        .D(\n_0_sig_token_cntr[2]_i_1 ),
        .Q(sig_token_cntr_reg__0[2]),
        .R(SR));
(* counter = "14" *) 
   FDSE #(
    .INIT(1'b0)) 
     \sig_token_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_token_cntr[3]_i_1 ),
        .D(\n_0_sig_token_cntr[3]_i_2 ),
        .Q(sig_token_cntr_reg__0[3]),
        .S(SR));
endmodule

module axi_dma_0axi_datamover_rd_status_cntl
   (D,
    sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    sig_rd_sts_interr_reg0,
    m_axi_mm2s_aclk,
    sig_rd_sts_decerr_reg0,
    sig_rd_sts_reg_full0,
    I1,
    sig_coelsc_tag_reg,
    sig_stat2rsc_status_ready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_data2rsc_valid,
    sig_data2rsc_slverr);
  output [3:0]D;
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  input sig_rd_sts_interr_reg0;
  input m_axi_mm2s_aclk;
  input sig_rd_sts_decerr_reg0;
  input sig_rd_sts_reg_full0;
  input I1;
  input [0:0]sig_coelsc_tag_reg;
  input sig_stat2rsc_status_ready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_data2rsc_valid;
  input sig_data2rsc_slverr;

  wire [3:0]D;
  wire I1;
  wire m_axi_mm2s_aclk;
  wire n_0_sig_rd_sts_interr_reg_i_1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_coelsc_tag_reg;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(D[2]),
        .R(n_0_sig_rd_sts_interr_reg_i_1));
LUT3 #(
    .INIT(8'h8F)) 
     sig_rd_sts_interr_reg_i_1
       (.I0(sig_rsc2stat_status_valid),
        .I1(sig_stat2rsc_status_ready),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(n_0_sig_rd_sts_interr_reg_i_1));
LUT2 #(
    .INIT(4'h8)) 
     sig_rd_sts_interr_reg_i_2
       (.I0(sig_rsc2data_ready),
        .I1(sig_data2rsc_valid),
        .O(sig_push_rd_sts_reg));
FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_interr_reg0),
        .Q(D[1]),
        .R(n_0_sig_rd_sts_interr_reg_i_1));
FDSE #(
    .INIT(1'b0)) 
     sig_rd_sts_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(I1),
        .Q(sig_rsc2data_ready),
        .S(n_0_sig_rd_sts_interr_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_reg_full0),
        .Q(sig_rsc2stat_status_valid),
        .R(n_0_sig_rd_sts_interr_reg_i_1));
LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_slverr_reg_i_1
       (.I0(D[3]),
        .I1(sig_data2rsc_slverr),
        .O(sig_rd_sts_slverr_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(D[3]),
        .R(n_0_sig_rd_sts_interr_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_rd_sts_tag_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_coelsc_tag_reg),
        .Q(D[0]),
        .R(n_0_sig_rd_sts_interr_reg_i_1));
endmodule

module axi_dma_0axi_datamover_rddata_cntl
   (sig_data2addr_stop_req,
    sig_data2mstr_cmd_ready,
    sig_data2rsc_valid,
    sig_dqual_reg_full,
    sig_next_calc_error_reg,
    O1,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    sig_data2rsc_slverr,
    sig_coelsc_tag_reg,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    sig_rd_sts_reg_full0,
    O10,
    sig_rd_sts_interr_reg0,
    Q,
    E,
    p_3_out,
    DIBDI,
    m_axi_mm2s_rready,
    sig_data2skid_halt,
    sig_rd_sts_decerr_reg0,
    I1,
    m_axi_mm2s_aclk,
    sig_mstr2data_cmd_cmplt,
    I2,
    I3,
    SR,
    sig_fifo_next_sequential,
    sig_mstr2data_eof,
    sig_input_tag_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_stop_request,
    sig_sstrb_stop_mask,
    sig_rsc2data_ready,
    sig_mstr2addr_cmd_valid,
    sig_sf_allow_addr_req,
    sig_addr2rsc_cmd_fifo_empty,
    m_axi_mm2s_rlast,
    sig_data_fifo_wr_cnt,
    m_axi_mm2s_rvalid,
    sig_addr2rsc_calc_error,
    D,
    I4,
    I5,
    I6,
    I7,
    m_axi_mm2s_rresp,
    I8,
    sig_addr2data_addr_posted,
    I9,
    I10);
  output sig_data2addr_stop_req;
  output sig_data2mstr_cmd_ready;
  output sig_data2rsc_valid;
  output sig_dqual_reg_full;
  output sig_next_calc_error_reg;
  output O1;
  output sig_halt_reg_dly2;
  output sig_halt_reg_dly3;
  output sig_data2rsc_slverr;
  output [0:0]sig_coelsc_tag_reg;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output sig_rd_sts_reg_full0;
  output O10;
  output sig_rd_sts_interr_reg0;
  output [0:0]Q;
  output [0:0]E;
  output p_3_out;
  output [5:0]DIBDI;
  output m_axi_mm2s_rready;
  output sig_data2skid_halt;
  output sig_rd_sts_decerr_reg0;
  input I1;
  input m_axi_mm2s_aclk;
  input sig_mstr2data_cmd_cmplt;
  input I2;
  input I3;
  input [0:0]SR;
  input sig_fifo_next_sequential;
  input sig_mstr2data_eof;
  input [0:0]sig_input_tag_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_stop_request;
  input [3:0]sig_sstrb_stop_mask;
  input sig_rsc2data_ready;
  input sig_mstr2addr_cmd_valid;
  input sig_sf_allow_addr_req;
  input sig_addr2rsc_cmd_fifo_empty;
  input m_axi_mm2s_rlast;
  input [0:0]sig_data_fifo_wr_cnt;
  input m_axi_mm2s_rvalid;
  input sig_addr2rsc_calc_error;
  input [1:0]D;
  input [0:0]I4;
  input [2:0]I5;
  input I6;
  input I7;
  input [1:0]m_axi_mm2s_rresp;
  input I8;
  input sig_addr2data_addr_posted;
  input [3:0]I9;
  input [3:0]I10;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]D;
  wire [5:0]DIBDI;
  wire [0:0]E;
  wire I1;
  wire [3:0]I10;
  wire I2;
  wire I3;
  wire [0:0]I4;
  wire [2:0]I5;
  wire I6;
  wire I7;
  wire I8;
  wire [3:0]I9;
  wire O1;
  wire O10;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire \n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_12__0 ;
  wire \n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_13 ;
  wire n_0_m_axi_mm2s_rready_INST_0_i_1;
  wire \n_0_sig_addr_posted_cntr[0]_i_1 ;
  wire \n_0_sig_addr_posted_cntr[1]_i_1 ;
  wire \n_0_sig_addr_posted_cntr[2]_i_1 ;
  wire n_0_sig_coelsc_reg_full_i_1;
  wire \n_0_sig_dbeat_cntr[5]_i_2 ;
  wire \n_0_sig_dbeat_cntr[7]_i_1 ;
  wire \n_0_sig_dbeat_cntr[7]_i_3 ;
  wire \n_0_sig_dbeat_cntr[7]_i_4 ;
  wire n_0_sig_dqual_reg_empty_i_1__0;
  wire n_0_sig_first_dbeat_i_1;
  wire n_0_sig_first_dbeat_reg;
  wire n_0_sig_last_dbeat_i_1;
  wire n_0_sig_last_dbeat_i_2;
  wire n_0_sig_last_dbeat_i_3;
  wire n_0_sig_last_dbeat_reg;
  wire n_0_sig_ld_new_cmd_reg_i_1;
  wire n_0_sig_next_cmd_cmplt_reg_i_1;
  wire n_0_sig_next_cmd_cmplt_reg_i_5;
  wire n_0_sig_next_cmd_cmplt_reg_i_6;
  wire n_0_sig_next_cmd_cmplt_reg_i_8;
  wire [7:1]p_0_in__1;
  wire p_3_out;
  wire sig_addr2data_addr_posted;
  wire sig_addr2rsc_calc_error;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_cmplt_last_dbeat;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_decerr_reg0;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_slverr_reg0;
  wire [0:0]sig_coelsc_tag_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2mstr_cmd_ready;
  wire sig_data2rsc_calc_err;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_data2skid_halt;
  wire [0:0]sig_data_fifo_wr_cnt;
  wire [7:1]sig_dbeat_cntr_reg__0;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_fifo_next_sequential;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire [0:0]sig_input_tag_reg;
  wire sig_last_mmap_dbeat;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_cmplt;
  wire sig_mstr2data_eof;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_eof_reg;
  wire [3:0]sig_next_last_strb_reg;
  wire sig_next_sequential_reg;
  wire [3:0]sig_next_strt_strb_reg;
  wire [0:0]sig_next_tag_reg;
  wire sig_push_coelsc_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_rsc2data_ready;
  wire sig_sf_allow_addr_req;
  wire [3:0]sig_sstrb_stop_mask;
  wire sig_stop_request;

GND GND
       (.G(\<const0> ));
LUT5 #(
    .INIT(32'hFFFFFD0D)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_10 
       (.I0(n_0_sig_last_dbeat_reg),
        .I1(sig_next_last_strb_reg[0]),
        .I2(n_0_sig_first_dbeat_reg),
        .I3(sig_next_strt_strb_reg[0]),
        .I4(sig_data2addr_stop_req),
        .O(DIBDI[0]));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT4 #(
    .INIT(16'hFFDF)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_12__0 
       (.I0(sig_dqual_reg_full),
        .I1(sig_next_calc_error_reg),
        .I2(m_axi_mm2s_rvalid),
        .I3(sig_data2rsc_valid),
        .O(\n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_12__0 ));
LUT6 #(
    .INIT(64'h4040404040404000)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_13 
       (.I0(sig_next_calc_error_reg),
        .I1(sig_dqual_reg_full),
        .I2(sig_data2addr_stop_req),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_addr_posted_cntr[1]),
        .I5(sig_addr_posted_cntr[2]),
        .O(\n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_13 ));
LUT6 #(
    .INIT(64'h00000000FFFF00FE)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_4 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(\n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_12__0 ),
        .I4(\n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_13 ),
        .I5(sig_data_fifo_wr_cnt),
        .O(p_3_out));
LUT6 #(
    .INIT(64'hFFFF004000400040)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_5 
       (.I0(n_0_m_axi_mm2s_rready_INST_0_i_1),
        .I1(sig_data2addr_stop_req),
        .I2(sig_dqual_reg_full),
        .I3(sig_next_calc_error_reg),
        .I4(sig_next_cmd_cmplt_reg),
        .I5(m_axi_mm2s_rlast),
        .O(DIBDI[5]));
LUT6 #(
    .INIT(64'hFFFF004000400040)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_6 
       (.I0(n_0_m_axi_mm2s_rready_INST_0_i_1),
        .I1(sig_data2addr_stop_req),
        .I2(sig_dqual_reg_full),
        .I3(sig_next_calc_error_reg),
        .I4(sig_next_eof_reg),
        .I5(m_axi_mm2s_rlast),
        .O(DIBDI[4]));
LUT5 #(
    .INIT(32'hFFFFFD0D)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_7 
       (.I0(n_0_sig_last_dbeat_reg),
        .I1(sig_next_last_strb_reg[3]),
        .I2(n_0_sig_first_dbeat_reg),
        .I3(sig_next_strt_strb_reg[3]),
        .I4(sig_data2addr_stop_req),
        .O(DIBDI[3]));
LUT5 #(
    .INIT(32'hFFFFFD0D)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_8 
       (.I0(n_0_sig_last_dbeat_reg),
        .I1(sig_next_last_strb_reg[2]),
        .I2(n_0_sig_first_dbeat_reg),
        .I3(sig_next_strt_strb_reg[2]),
        .I4(sig_data2addr_stop_req),
        .O(DIBDI[2]));
LUT5 #(
    .INIT(32'hFFFFFD0D)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_9 
       (.I0(n_0_sig_last_dbeat_reg),
        .I1(sig_next_last_strb_reg[1]),
        .I2(n_0_sig_first_dbeat_reg),
        .I3(sig_next_strt_strb_reg[1]),
        .I4(sig_data2addr_stop_req),
        .O(DIBDI[1]));
VCC VCC
       (.P(\<const1> ));
LUT2 #(
    .INIT(4'h6)) 
     \count[6]_i_1 
       (.I0(p_3_out),
        .I1(I7),
        .O(E));
LUT6 #(
    .INIT(64'h0000000000000D00)) 
     m_axi_mm2s_rready_INST_0
       (.I0(sig_data_fifo_wr_cnt),
        .I1(sig_data2addr_stop_req),
        .I2(sig_data2rsc_valid),
        .I3(sig_dqual_reg_full),
        .I4(sig_next_calc_error_reg),
        .I5(n_0_m_axi_mm2s_rready_INST_0_i_1),
        .O(m_axi_mm2s_rready));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT3 #(
    .INIT(8'h01)) 
     m_axi_mm2s_rready_INST_0_i_1
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .O(n_0_m_axi_mm2s_rready_INST_0_i_1));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT5 #(
    .INIT(32'hF08F0EF0)) 
     \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(O1),
        .I4(sig_addr2data_addr_posted),
        .O(\n_0_sig_addr_posted_cntr[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT5 #(
    .INIT(32'hCCBCC2CC)) 
     \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(O1),
        .I4(sig_addr2data_addr_posted),
        .O(\n_0_sig_addr_posted_cntr[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT5 #(
    .INIT(32'hAAEAA8AA)) 
     \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(O1),
        .I4(sig_addr2data_addr_posted),
        .O(\n_0_sig_addr_posted_cntr[2]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_addr_posted_cntr[0]_i_1 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_addr_posted_cntr[1]_i_1 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_addr_posted_cntr[2]_i_1 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     sig_coelsc_decerr_reg_i_1
       (.I0(m_axi_mm2s_rresp[1]),
        .I1(m_axi_mm2s_rresp[0]),
        .I2(sig_data2rsc_decerr),
        .O(sig_coelsc_decerr_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_decerr_reg0),
        .Q(sig_data2rsc_decerr),
        .R(n_0_sig_coelsc_reg_full_i_1));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_coelsc_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_next_calc_error_reg),
        .O(sig_coelsc_interr_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(sig_data2rsc_calc_err),
        .R(n_0_sig_coelsc_reg_full_i_1));
LUT5 #(
    .INIT(32'h7000FFFF)) 
     sig_coelsc_reg_full_i_1
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_next_calc_error_reg),
        .I2(sig_rsc2data_ready),
        .I3(sig_data2rsc_valid),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(n_0_sig_coelsc_reg_full_i_1));
LUT3 #(
    .INIT(8'hEA)) 
     sig_coelsc_reg_full_i_2
       (.I0(O8),
        .I1(sig_next_calc_error_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_push_coelsc_reg));
LUT3 #(
    .INIT(8'hEA)) 
     sig_coelsc_reg_full_i_3
       (.I0(sig_next_calc_error_reg),
        .I1(sig_next_cmd_cmplt_reg),
        .I2(m_axi_mm2s_rlast),
        .O(sig_cmd_cmplt_last_dbeat));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_cmd_cmplt_last_dbeat),
        .Q(sig_data2rsc_valid),
        .R(n_0_sig_coelsc_reg_full_i_1));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT3 #(
    .INIT(8'hF4)) 
     sig_coelsc_slverr_reg_i_1
       (.I0(m_axi_mm2s_rresp[0]),
        .I1(m_axi_mm2s_rresp[1]),
        .I2(sig_data2rsc_slverr),
        .O(sig_coelsc_slverr_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_slverr_reg0),
        .Q(sig_data2rsc_slverr),
        .R(n_0_sig_coelsc_reg_full_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_coelsc_tag_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg),
        .Q(sig_coelsc_tag_reg),
        .R(n_0_sig_coelsc_reg_full_i_1));
LUT4 #(
    .INIT(16'hB88B)) 
     \sig_dbeat_cntr[1]_i_1 
       (.I0(I5[0]),
        .I1(sig_data2mstr_cmd_ready),
        .I2(Q),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .O(p_0_in__1[1]));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT5 #(
    .INIT(32'hB8B8B88B)) 
     \sig_dbeat_cntr[2]_i_1 
       (.I0(I5[1]),
        .I1(sig_data2mstr_cmd_ready),
        .I2(sig_dbeat_cntr_reg__0[2]),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .I4(Q),
        .O(p_0_in__1[2]));
LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
     \sig_dbeat_cntr[3]_i_1 
       (.I0(I5[2]),
        .I1(sig_data2mstr_cmd_ready),
        .I2(sig_dbeat_cntr_reg__0[3]),
        .I3(sig_dbeat_cntr_reg__0[2]),
        .I4(Q),
        .I5(sig_dbeat_cntr_reg__0[1]),
        .O(p_0_in__1[3]));
LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
     \sig_dbeat_cntr[4]_i_1 
       (.I0(sig_dbeat_cntr_reg__0[2]),
        .I1(Q),
        .I2(sig_dbeat_cntr_reg__0[1]),
        .I3(sig_dbeat_cntr_reg__0[3]),
        .I4(sig_dbeat_cntr_reg__0[4]),
        .I5(sig_data2mstr_cmd_ready),
        .O(p_0_in__1[4]));
LUT5 #(
    .INIT(32'h0000FD02)) 
     \sig_dbeat_cntr[5]_i_1 
       (.I0(\n_0_sig_dbeat_cntr[5]_i_2 ),
        .I1(sig_dbeat_cntr_reg__0[4]),
        .I2(sig_dbeat_cntr_reg__0[3]),
        .I3(sig_dbeat_cntr_reg__0[5]),
        .I4(sig_data2mstr_cmd_ready),
        .O(p_0_in__1[5]));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \sig_dbeat_cntr[5]_i_2 
       (.I0(sig_dbeat_cntr_reg__0[1]),
        .I1(Q),
        .I2(sig_dbeat_cntr_reg__0[2]),
        .O(\n_0_sig_dbeat_cntr[5]_i_2 ));
LUT3 #(
    .INIT(8'h06)) 
     \sig_dbeat_cntr[6]_i_1 
       (.I0(\n_0_sig_dbeat_cntr[7]_i_4 ),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(sig_data2mstr_cmd_ready),
        .O(p_0_in__1[6]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_dbeat_cntr[7]_i_1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(\n_0_sig_dbeat_cntr[7]_i_3 ),
        .O(\n_0_sig_dbeat_cntr[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT4 #(
    .INIT(16'h00D2)) 
     \sig_dbeat_cntr[7]_i_2 
       (.I0(\n_0_sig_dbeat_cntr[7]_i_4 ),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(sig_dbeat_cntr_reg__0[7]),
        .I3(sig_data2mstr_cmd_ready),
        .O(p_0_in__1[7]));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT4 #(
    .INIT(16'hA8AA)) 
     \sig_dbeat_cntr[7]_i_3 
       (.I0(O8),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(sig_dbeat_cntr_reg__0[7]),
        .I3(\n_0_sig_dbeat_cntr[7]_i_4 ),
        .O(\n_0_sig_dbeat_cntr[7]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \sig_dbeat_cntr[7]_i_4 
       (.I0(sig_dbeat_cntr_reg__0[1]),
        .I1(Q),
        .I2(sig_dbeat_cntr_reg__0[2]),
        .I3(sig_dbeat_cntr_reg__0[5]),
        .I4(sig_dbeat_cntr_reg__0[3]),
        .I5(sig_dbeat_cntr_reg__0[4]),
        .O(\n_0_sig_dbeat_cntr[7]_i_4 ));
(* counter = "13" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1 ),
        .D(I4),
        .Q(Q),
        .R(SR));
(* counter = "13" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1 ),
        .D(p_0_in__1[1]),
        .Q(sig_dbeat_cntr_reg__0[1]),
        .R(SR));
(* counter = "13" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1 ),
        .D(p_0_in__1[2]),
        .Q(sig_dbeat_cntr_reg__0[2]),
        .R(SR));
(* counter = "13" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1 ),
        .D(p_0_in__1[3]),
        .Q(sig_dbeat_cntr_reg__0[3]),
        .R(SR));
(* counter = "13" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1 ),
        .D(p_0_in__1[4]),
        .Q(sig_dbeat_cntr_reg__0[4]),
        .R(SR));
(* counter = "13" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1 ),
        .D(p_0_in__1[5]),
        .Q(sig_dbeat_cntr_reg__0[5]),
        .R(SR));
(* counter = "13" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1 ),
        .D(p_0_in__1[6]),
        .Q(sig_dbeat_cntr_reg__0[6]),
        .R(SR));
(* counter = "13" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1 ),
        .D(p_0_in__1[7]),
        .Q(sig_dbeat_cntr_reg__0[7]),
        .R(SR));
LUT5 #(
    .INIT(32'h55FF40FF)) 
     sig_dqual_reg_empty_i_1__0
       (.I0(sig_data2mstr_cmd_ready),
        .I1(m_axi_mm2s_rlast),
        .I2(O8),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_dqual_reg_empty),
        .O(n_0_sig_dqual_reg_empty_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_dqual_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_dqual_reg_empty_i_1__0),
        .Q(sig_dqual_reg_empty),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_dqual_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(I2),
        .Q(sig_dqual_reg_full),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'hC0C000A0)) 
     sig_first_dbeat_i_1
       (.I0(n_0_sig_first_dbeat_reg),
        .I1(I8),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(\n_0_sig_dbeat_cntr[7]_i_3 ),
        .I4(sig_data2mstr_cmd_ready),
        .O(n_0_sig_first_dbeat_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_first_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_first_dbeat_i_1),
        .Q(n_0_sig_first_dbeat_reg),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hE0E0E00000000000)) 
     sig_halt_cmplt_i_2__0
       (.I0(sig_next_calc_error_reg),
        .I1(n_0_m_axi_mm2s_rready_INST_0_i_1),
        .I2(sig_halt_reg_dly3),
        .I3(sig_addr2rsc_cmd_fifo_empty),
        .I4(sig_addr2rsc_calc_error),
        .I5(sig_data2addr_stop_req),
        .O(O9));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_dly1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(sig_data2addr_stop_req),
        .Q(sig_halt_reg_dly1),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_dly2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_dly3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(I1),
        .Q(sig_data2addr_stop_req),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h53005F0053005000)) 
     sig_last_dbeat_i_1
       (.I0(I8),
        .I1(n_0_sig_last_dbeat_i_2),
        .I2(sig_data2mstr_cmd_ready),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(\n_0_sig_dbeat_cntr[7]_i_3 ),
        .I5(n_0_sig_last_dbeat_reg),
        .O(n_0_sig_last_dbeat_i_1));
LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
     sig_last_dbeat_i_2
       (.I0(Q),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[6]),
        .I3(sig_dbeat_cntr_reg__0[7]),
        .I4(n_0_sig_last_dbeat_i_3),
        .I5(O8),
        .O(n_0_sig_last_dbeat_i_2));
LUT4 #(
    .INIT(16'hFFFE)) 
     sig_last_dbeat_i_3
       (.I0(sig_dbeat_cntr_reg__0[4]),
        .I1(sig_dbeat_cntr_reg__0[3]),
        .I2(sig_dbeat_cntr_reg__0[5]),
        .I3(sig_dbeat_cntr_reg__0[2]),
        .O(n_0_sig_last_dbeat_i_3));
FDRE #(
    .INIT(1'b0)) 
     sig_last_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_last_dbeat_i_1),
        .Q(n_0_sig_last_dbeat_reg),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h8)) 
     sig_last_mmap_dbeat_reg_i_1
       (.I0(m_axi_mm2s_rlast),
        .I1(O8),
        .O(sig_last_mmap_dbeat));
FDRE #(
    .INIT(1'b0)) 
     sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(sig_last_mmap_dbeat),
        .Q(O1),
        .R(SR));
LUT3 #(
    .INIT(8'h08)) 
     sig_ld_new_cmd_reg_i_1
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(n_0_sig_ld_new_cmd_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_ld_new_cmd_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_ld_new_cmd_reg_i_1),
        .Q(sig_ld_new_cmd_reg),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_next_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(I3),
        .Q(sig_next_calc_error_reg),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
LUT4 #(
    .INIT(16'h40FF)) 
     sig_next_cmd_cmplt_reg_i_1
       (.I0(sig_data2mstr_cmd_ready),
        .I1(m_axi_mm2s_rlast),
        .I2(O8),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(n_0_sig_next_cmd_cmplt_reg_i_1));
LUT6 #(
    .INIT(64'h000000000000FF01)) 
     sig_next_cmd_cmplt_reg_i_2
       (.I0(n_0_sig_next_cmd_cmplt_reg_i_5),
        .I1(n_0_sig_next_cmd_cmplt_reg_i_6),
        .I2(\n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_12__0 ),
        .I3(sig_dqual_reg_empty),
        .I4(I6),
        .I5(n_0_sig_next_cmd_cmplt_reg_i_8),
        .O(sig_data2mstr_cmd_ready));
LUT6 #(
    .INIT(64'h0D0D0D0D0D0D0D00)) 
     sig_next_cmd_cmplt_reg_i_4
       (.I0(sig_data_fifo_wr_cnt),
        .I1(sig_data2addr_stop_req),
        .I2(\n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_12__0 ),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[0]),
        .I5(sig_addr_posted_cntr[2]),
        .O(O8));
LUT4 #(
    .INIT(16'h77F7)) 
     sig_next_cmd_cmplt_reg_i_5
       (.I0(n_0_sig_last_dbeat_reg),
        .I1(sig_next_sequential_reg),
        .I2(sig_data_fifo_wr_cnt),
        .I3(sig_data2addr_stop_req),
        .O(n_0_sig_next_cmd_cmplt_reg_i_5));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT3 #(
    .INIT(8'h01)) 
     sig_next_cmd_cmplt_reg_i_6
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[2]),
        .O(n_0_sig_next_cmd_cmplt_reg_i_6));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT3 #(
    .INIT(8'h80)) 
     sig_next_cmd_cmplt_reg_i_8
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .O(n_0_sig_next_cmd_cmplt_reg_i_8));
FDRE #(
    .INIT(1'b0)) 
     sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(sig_mstr2data_cmd_cmplt),
        .Q(sig_next_cmd_cmplt_reg),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_next_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(sig_mstr2data_eof),
        .Q(sig_next_eof_reg),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(I9[0]),
        .Q(sig_next_last_strb_reg[0]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(I9[1]),
        .Q(sig_next_last_strb_reg[1]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(I9[2]),
        .Q(sig_next_last_strb_reg[2]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(I9[3]),
        .Q(sig_next_last_strb_reg[3]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_next_sequential_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(sig_fifo_next_sequential),
        .Q(sig_next_sequential_reg),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(I10[0]),
        .Q(sig_next_strt_strb_reg[0]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(I10[1]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(I10[2]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(I10[3]),
        .Q(sig_next_strt_strb_reg[3]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_tag_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(sig_input_tag_reg),
        .Q(sig_next_tag_reg),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
LUT5 #(
    .INIT(32'h40000000)) 
     sig_posted_to_axi_2_i_1
       (.I0(sig_data2addr_stop_req),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(sig_sf_allow_addr_req),
        .I3(sig_addr2rsc_cmd_fifo_empty),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(O7));
LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_decerr_reg_i_1
       (.I0(sig_data2rsc_decerr),
        .I1(D[1]),
        .O(sig_rd_sts_decerr_reg0));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_interr_reg_i_3
       (.I0(sig_data2rsc_calc_err),
        .I1(D[0]),
        .O(sig_rd_sts_interr_reg0));
LUT2 #(
    .INIT(4'h1)) 
     sig_rd_sts_reg_empty_i_1
       (.I0(sig_data2rsc_valid),
        .I1(sig_data2rsc_calc_err),
        .O(O10));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_reg_full_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_data2rsc_valid),
        .O(sig_rd_sts_reg_full0));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT2 #(
    .INIT(4'h2)) 
     sig_s_ready_dup_i_3
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .O(sig_data2skid_halt));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT4 #(
    .INIT(16'h8A88)) 
     sig_sready_stop_reg_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_stop_request),
        .I2(sig_halt_reg_dly3),
        .I3(sig_halt_reg_dly2),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT4 #(
    .INIT(16'h8A88)) 
     \sig_sstrb_stop_mask[0]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_sstrb_stop_mask[0]),
        .I2(sig_halt_reg_dly3),
        .I3(sig_halt_reg_dly2),
        .O(O6));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT4 #(
    .INIT(16'h8A88)) 
     \sig_sstrb_stop_mask[1]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_sstrb_stop_mask[1]),
        .I2(sig_halt_reg_dly3),
        .I3(sig_halt_reg_dly2),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT4 #(
    .INIT(16'h8A88)) 
     \sig_sstrb_stop_mask[2]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_sstrb_stop_mask[2]),
        .I2(sig_halt_reg_dly3),
        .I3(sig_halt_reg_dly2),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT4 #(
    .INIT(16'h8A88)) 
     \sig_sstrb_stop_mask[3]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_sstrb_stop_mask[3]),
        .I2(sig_halt_reg_dly3),
        .I3(sig_halt_reg_dly2),
        .O(O3));
endmodule

module axi_dma_0axi_datamover_reset
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    s2mm_halt_cmplt,
    O1,
    O2,
    SR,
    dm_s2mm_scndry_resetn,
    m_axi_s2mm_aclk,
    I1,
    sig_data2addr_stop_req,
    s2mm_halt,
    sig_mvalid_stop);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output s2mm_halt_cmplt;
  output O1;
  output O2;
  output [0:0]SR;
  input dm_s2mm_scndry_resetn;
  input m_axi_s2mm_aclk;
  input I1;
  input sig_data2addr_stop_req;
  input s2mm_halt;
  input sig_mvalid_stop;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire O1;
  wire O2;
  wire [0:0]SR;
  wire dm_s2mm_scndry_resetn;
  wire m_axi_s2mm_aclk;
  wire n_0_2461;
  wire n_0_sig_halt_cmplt_i_1__0;
  wire n_0_sig_s_h_halt_reg_i_1__0;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_mvalid_stop;
  wire sig_s_h_halt_reg;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT1 #(
    .INIT(2'h1)) 
     i_2461
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(n_0_2461));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(dm_s2mm_scndry_resetn),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     sig_halt_cmplt_i_1__0
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(s2mm_halt_cmplt),
        .I2(I1),
        .O(n_0_sig_halt_cmplt_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_cmplt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_halt_cmplt_i_1__0),
        .Q(s2mm_halt_cmplt),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     sig_halt_reg_i_1__0
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_data2addr_stop_req),
        .I2(sig_s_h_halt_reg),
        .O(O1));
LUT2 #(
    .INIT(4'h8)) 
     sig_mvalid_stop_reg_i_1__1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_mvalid_stop),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     sig_s_h_halt_reg_i_1__0
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_s_h_halt_reg),
        .I2(s2mm_halt),
        .O(n_0_sig_s_h_halt_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_s_h_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_s_h_halt_reg_i_1__0),
        .Q(sig_s_h_halt_reg),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_strb_reg_out[3]_i_1__0 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module axi_dma_0axi_datamover_reset_18
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    mm2s_halt_cmplt,
    O1,
    O2,
    SR,
    mm2s_aresetn,
    m_axi_mm2s_aclk,
    I1,
    sig_data2addr_stop_req,
    mm2s_halt,
    sig_data2mstr_cmd_ready,
    m_axi_mm2s_rlast,
    I2,
    sig_dqual_reg_full);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output mm2s_halt_cmplt;
  output O1;
  output O2;
  output [0:0]SR;
  input mm2s_aresetn;
  input m_axi_mm2s_aclk;
  input I1;
  input sig_data2addr_stop_req;
  input mm2s_halt;
  input sig_data2mstr_cmd_ready;
  input m_axi_mm2s_rlast;
  input I2;
  input sig_dqual_reg_full;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire mm2s_aresetn;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire n_0_sig_halt_cmplt_i_1;
  wire n_0_sig_s_h_halt_reg_i_1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2mstr_cmd_ready;
  wire sig_dqual_reg_full;
  wire sig_s_h_halt_reg;

GND GND
       (.G(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_2 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(SR));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(mm2s_aresetn),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'hBF00AA00)) 
     sig_dqual_reg_full_i_1__0
       (.I0(sig_data2mstr_cmd_ready),
        .I1(m_axi_mm2s_rlast),
        .I2(I2),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_dqual_reg_full),
        .O(O2));
LUT3 #(
    .INIT(8'hA8)) 
     sig_halt_cmplt_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(mm2s_halt_cmplt),
        .I2(I1),
        .O(n_0_sig_halt_cmplt_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_cmplt_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_halt_cmplt_i_1),
        .Q(mm2s_halt_cmplt),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     sig_halt_reg_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_data2addr_stop_req),
        .I2(sig_s_h_halt_reg),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     sig_s_h_halt_reg_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_s_h_halt_reg),
        .I2(mm2s_halt),
        .O(n_0_sig_s_h_halt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_s_h_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_s_h_halt_reg_i_1),
        .Q(sig_s_h_halt_reg),
        .R(\<const0> ));
endmodule

module axi_dma_0axi_datamover_s2mm_full_wrap
   (m_axi_s2mm_wvalid,
    out,
    s_axis_s2mm_tready,
    s2mm_halt_cmplt,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_wlast,
    DI,
    O1,
    O2,
    s2mm_decerr_i,
    s2mm_interr_i,
    s2mm_slverr_i,
    I10,
    O3,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    Q,
    O4,
    E,
    m_axi_s2mm_bready,
    m_axi_s2mm_aclk,
    dm_s2mm_scndry_resetn,
    s_axis_s2mm_cmd_tvalid_split,
    m_axis_s2mm_sts_tready,
    p_13_out,
    s2mm_halt,
    m_axi_s2mm_awready,
    s2mm_scndry_resetn,
    m_axi_s2mm_bresp,
    p_0_out,
    D,
    s_axis_s2mm_tdata,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_wready,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tkeep);
  output m_axi_s2mm_wvalid;
  output [31:0]out;
  output s_axis_s2mm_tready;
  output s2mm_halt_cmplt;
  output [0:0]m_axi_s2mm_awsize;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output m_axi_s2mm_wlast;
  output [8:0]DI;
  output O1;
  output O2;
  output s2mm_decerr_i;
  output s2mm_interr_i;
  output s2mm_slverr_i;
  output [13:0]I10;
  output O3;
  output [31:0]m_axi_s2mm_awaddr;
  output [4:0]m_axi_s2mm_awlen;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]m_axi_s2mm_wstrb;
  output [2:0]Q;
  output [2:0]O4;
  output [0:0]E;
  output m_axi_s2mm_bready;
  input m_axi_s2mm_aclk;
  input dm_s2mm_scndry_resetn;
  input s_axis_s2mm_cmd_tvalid_split;
  input m_axis_s2mm_sts_tready;
  input p_13_out;
  input s2mm_halt;
  input m_axi_s2mm_awready;
  input s2mm_scndry_resetn;
  input [1:0]m_axi_s2mm_bresp;
  input [8:0]p_0_out;
  input [46:0]D;
  input [31:0]s_axis_s2mm_tdata;
  input m_axi_s2mm_bvalid;
  input m_axi_s2mm_wready;
  input s_axis_s2mm_tvalid;
  input s_axis_s2mm_tlast;
  input [3:0]s_axis_s2mm_tkeep;

  wire [46:0]D;
  wire [8:0]DI;
  wire [0:0]E;
  wire \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mvalid_stop ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_slast_with_stop ;
  wire [3:0]\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_with_stop ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tvalid ;
  wire [13:0]I10;
  wire \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out ;
  wire \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \I_DRE_CNTL_FIFO/sig_init_reg2 ;
  wire O1;
  wire O2;
  wire O3;
  wire [2:0]O4;
  wire [2:0]Q;
  wire dm_s2mm_scndry_resetn;
  wire dre2skid_wready;
  wire [2:0]lsig_byte_cntr_incr_value;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [4:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [0:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_s2mm_sts_tready;
  wire \n_100_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_107_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_108_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_109_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_110_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_111_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_112_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_113_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_114_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_115_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_11_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ;
  wire \n_12_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ;
  wire \n_13_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_14_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_14_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_15_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_15_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_15_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ;
  wire \n_16_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_16_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_16_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ;
  wire \n_17_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_17_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_17_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ;
  wire \n_18_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_18_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ;
  wire \n_19_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_19_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ;
  wire n_19_I_WR_STATUS_CNTLR;
  wire \n_20_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_20_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ;
  wire \n_21_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_21_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_22_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_22_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_23_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_23_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_23_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ;
  wire n_23_I_CMD_STATUS;
  wire \n_24_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_24_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_24_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ;
  wire n_24_I_CMD_STATUS;
  wire n_24_I_WR_DATA_CNTL;
  wire n_24_I_WR_STATUS_CNTLR;
  wire \n_25_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_25_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_25_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ;
  wire n_25_I_CMD_STATUS;
  wire n_25_I_WR_DATA_CNTL;
  wire n_25_I_WR_STATUS_CNTLR;
  wire \n_26_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_26_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_26_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ;
  wire n_26_I_CMD_STATUS;
  wire n_26_I_WR_DATA_CNTL;
  wire \n_27_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_27_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_27_I_CMD_STATUS;
  wire n_27_I_WR_DATA_CNTL;
  wire n_27_I_WR_STATUS_CNTLR;
  wire \n_28_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_28_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_28_I_CMD_STATUS;
  wire n_28_I_WR_DATA_CNTL;
  wire \n_29_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_29_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_29_I_CMD_STATUS;
  wire n_29_I_WR_DATA_CNTL;
  wire \n_2_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ;
  wire n_2_I_RESET;
  wire \n_30_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_30_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_30_I_CMD_STATUS;
  wire n_30_I_WR_DATA_CNTL;
  wire \n_31_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_31_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_31_I_CMD_STATUS;
  wire n_31_I_WR_DATA_CNTL;
  wire \n_32_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_32_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_32_I_CMD_STATUS;
  wire n_32_I_WR_DATA_CNTL;
  wire \n_33_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_33_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_33_I_CMD_STATUS;
  wire \n_34_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_34_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_34_I_CMD_STATUS;
  wire \n_35_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_35_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_35_I_CMD_STATUS;
  wire \n_36_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_36_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_36_I_CMD_STATUS;
  wire \n_37_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_37_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_37_I_CMD_STATUS;
  wire \n_38_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_38_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_38_I_CMD_STATUS;
  wire \n_39_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_39_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_39_I_CMD_STATUS;
  wire n_3_I_RESET;
  wire \n_40_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_40_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_40_I_CMD_STATUS;
  wire \n_41_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_41_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_41_I_CMD_STATUS;
  wire \n_42_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_42_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_42_I_CMD_STATUS;
  wire \n_43_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_43_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_43_I_CMD_STATUS;
  wire n_43_I_WR_DATA_CNTL;
  wire \n_44_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ;
  wire \n_44_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_44_I_CMD_STATUS;
  wire n_44_I_WR_DATA_CNTL;
  wire \n_45_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_45_I_CMD_STATUS;
  wire n_45_I_WR_DATA_CNTL;
  wire \n_46_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_46_I_CMD_STATUS;
  wire \n_47_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_47_I_CMD_STATUS;
  wire \n_48_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_48_I_CMD_STATUS;
  wire \n_49_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_49_I_CMD_STATUS;
  wire \n_50_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_50_I_CMD_STATUS;
  wire \n_51_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_51_I_CMD_STATUS;
  wire \n_52_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_52_I_CMD_STATUS;
  wire \n_53_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_53_I_CMD_STATUS;
  wire \n_54_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire n_54_I_CMD_STATUS;
  wire \n_55_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_56_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_57_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_58_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_59_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_59_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_60_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_60_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_61_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_62_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_62_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_63_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_63_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_64_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_64_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_65_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_66_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_67_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_68_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_69_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_70_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_71_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_72_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_73_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_74_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_74_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_75_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_76_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_76_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_77_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_77_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_78_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_78_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_79_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_80_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_81_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_82_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_83_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_84_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_85_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_86_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ;
  wire \n_86_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_87_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_88_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_89_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_90_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_91_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_94_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_96_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire \n_99_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ;
  wire [31:0]out;
  wire p_0_in2_in;
  wire p_0_in3_in;
  wire [8:0]p_0_out;
  wire [0:0]p_0_out_0;
  wire p_11_out;
  wire p_13_out;
  wire [4:0]p_19_out;
  wire p_1_in;
  wire p_1_out;
  wire [1:0]p_20_out;
  wire p_22_out;
  wire p_2_in;
  wire p_2_out;
  wire p_32_out;
  wire [13:0]p_5_out;
  wire p_9_out;
  wire s2mm_decerr_i;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_interr_i;
  wire s2mm_scndry_resetn;
  wire s2mm_slverr_i;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire [31:0]s_axis_s2mm_tdata;
  wire [3:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_calc_error;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire [3:3]sig_burst_dbeat_cntr_reg;
  wire sig_calc_error_reg;
  wire sig_child_qual_first_of_2;
  wire sig_clr_dbc_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire [13:0]sig_cmd2mstr_command;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_type_slice;
  wire [13:0]sig_coelsc_bytes_rcvd;
  wire sig_coelsc_eop;
  wire sig_csm_pop_child_cmd;
  wire sig_data2addr_stop_req;
  wire sig_data2mstr_cmd_ready;
  wire sig_data2skid_halt;
  wire sig_data2skid_wlast;
  wire [3:0]sig_data2skid_wstrb;
  wire [13:0]sig_data2wsc_bytes_rcvd;
  wire sig_data2wsc_calc_err;
  wire sig_data2wsc_cmd_cmplt;
  wire sig_data2wsc_eop;
  wire sig_data2wsc_valid;
  wire sig_data_reg_out_en;
  wire sig_dre2ibtt_eop;
  wire [31:0]sig_dre2ibtt_tdata;
  wire sig_dre2ibtt_tlast;
  wire [3:0]sig_dre2ibtt_tstrb;
  wire sig_good_strm_dbeat1_out;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_ibtt2wdc_tlast;
  wire [3:0]sig_ibtt2wdc_tstrb;
  wire sig_ibtt2wdc_tvalid;
  wire sig_input_reg_empty;
  wire sig_next_calc_error_reg;
  wire sig_psm_halt;
  wire sig_sf2pcc_cmd_cmplt;
  wire sig_sf2pcc_packet_eop;
  wire [6:0]sig_sf2pcc_xfer_bytes;
  wire sig_skid2data_wready;
  wire [3:0]sig_sstrb_stop_mask;
  wire sig_stat2wsc_status_ready;
  wire sig_stop_request;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;
  wire sig_stream_rst;
  wire [6:4]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;
  wire [1:0]sig_xfer_address;
  wire sig_xfer_calc_err_reg;
  wire sig_xfer_cmd_cmplt_reg;
  wire sig_xfer_is_seq_reg;
  wire [4:0]sig_xfer_len;
  wire sig_xfer_type_reg;
  wire skid2dre_wvalid;

axi_dma_0axi_datamover_skid_buf \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF 
       (.E(sig_data_reg_out_en),
        .I1(n_24_I_WR_DATA_CNTL),
        .I2(\n_111_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ),
        .I3(n_25_I_WR_DATA_CNTL),
        .I4(n_26_I_WR_DATA_CNTL),
        .I5(n_27_I_WR_DATA_CNTL),
        .I6(n_28_I_WR_DATA_CNTL),
        .O1({\n_13_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_14_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_15_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_16_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_17_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_18_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_19_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_20_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_21_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_22_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_23_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_24_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_25_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_26_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_27_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_28_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_29_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_30_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_31_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_32_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_33_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_34_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_35_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_36_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_37_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_38_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_39_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_40_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_41_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_42_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_43_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_44_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF }),
        .Q(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_with_stop ),
        .SR(sig_stream_rst),
        .dre2skid_wready(dre2skid_wready),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in2_in(p_0_in2_in),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2skid_halt(sig_data2skid_halt),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_slast_with_stop(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_slast_with_stop ),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .sig_stop_request(sig_stop_request),
        .skid2dre_wvalid(skid2dre_wvalid));
axi_dma_0axi_datamover_indet_btt \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT 
       (.CO(\n_58_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .D({\n_15_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_16_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_17_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT }),
        .DI(DI),
        .DIBDI({sig_dre2ibtt_eop,sig_dre2ibtt_tlast,sig_dre2ibtt_tstrb}),
        .E(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out ),
        .I1(\n_25_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .I10(\n_12_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .I11(\n_20_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .I12({\n_16_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ,\n_17_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER }),
        .I13(\n_11_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .I14(sig_good_strm_dbeat1_out),
        .I2(\n_24_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .I3(\n_19_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .I4(\n_26_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .I5(\n_18_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .I6(\n_23_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .I7(n_30_I_WR_DATA_CNTL),
        .I8({\n_107_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_108_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_109_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_110_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC }),
        .I9(\n_15_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .O({\n_54_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_55_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_56_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_57_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT }),
        .O1(\n_14_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .O10(\n_76_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .O11(\n_77_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .O12(\n_78_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .O13(E),
        .O14(Q),
        .O15(O4),
        .O16(\n_86_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .O17(sig_xfer_len),
        .O18(sig_ibtt2wdc_tstrb),
        .O2({lsig_byte_cntr_incr_value,\n_21_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_22_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_23_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_24_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_25_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_26_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_27_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_28_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_29_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_30_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_31_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_32_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_33_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_34_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_35_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_36_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_37_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_38_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_39_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_40_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_41_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_42_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_43_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_44_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_45_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_46_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_47_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_48_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_49_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_50_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_51_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_52_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT }),
        .O3(\n_53_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .O4({\n_59_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_60_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_61_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_62_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT }),
        .O5(\n_63_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .O6(\n_64_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .O7({sig_sf2pcc_packet_eop,sig_sf2pcc_cmd_cmplt,sig_sf2pcc_xfer_bytes}),
        .O8(\n_74_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .O9(sig_burst_dbeat_cntr_reg),
        .Q(sig_dre2ibtt_tdata),
        .S({\n_112_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_113_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_114_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_115_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC }),
        .S0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .SR(sig_stream_rst),
        .lsig_end_of_cmd_reg(lsig_end_of_cmd_reg),
        .lsig_eop_reg(lsig_eop_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in({n_43_I_WR_DATA_CNTL,n_44_I_WR_DATA_CNTL,n_45_I_WR_DATA_CNTL}),
        .p_0_out(p_0_out),
        .p_1_in(p_1_in),
        .p_2_in(p_2_in),
        .p_32_out(p_32_out),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_ibtt2wdc_tvalid(sig_ibtt2wdc_tvalid),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_strm_tvalid(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tvalid ),
        .sig_xfer_address(sig_xfer_address));
axi_dma_0axi_datamover_ibttcc \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC 
       (.CO(\n_58_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .D({\n_59_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_60_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,p_0_out_0}),
        .Din({p_1_out,p_2_out,p_5_out}),
        .I1(\n_64_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .I2(n_24_I_WR_STATUS_CNTLR),
        .I3(\n_74_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .I4(\n_2_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .I5(\n_78_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .I6(sig_xfer_len),
        .I8({\n_107_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_108_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_109_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_110_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC }),
        .O({\n_54_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_55_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_56_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_57_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT }),
        .O1(sig_xfer_address),
        .O10(\n_111_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ),
        .O2({\n_62_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_63_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_64_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_65_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_66_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_67_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_68_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_69_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_70_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_71_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_72_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_73_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_74_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_75_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_76_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_77_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_78_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_79_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_80_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_81_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_82_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_83_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_84_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_85_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_86_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_87_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_88_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_89_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_90_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_91_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,p_20_out}),
        .O3(\n_94_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ),
        .O4({\n_59_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_60_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_61_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_62_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT }),
        .O5(\n_96_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ),
        .O6(\n_99_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ),
        .O7({sig_sf2pcc_packet_eop,sig_sf2pcc_cmd_cmplt,sig_sf2pcc_xfer_bytes}),
        .O8(\n_100_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ),
        .O9(p_19_out),
        .Q({n_23_I_CMD_STATUS,n_24_I_CMD_STATUS,n_25_I_CMD_STATUS,n_26_I_CMD_STATUS,n_27_I_CMD_STATUS,n_28_I_CMD_STATUS,n_29_I_CMD_STATUS,n_30_I_CMD_STATUS,n_31_I_CMD_STATUS,n_32_I_CMD_STATUS,n_33_I_CMD_STATUS,n_34_I_CMD_STATUS,n_35_I_CMD_STATUS,n_36_I_CMD_STATUS,n_37_I_CMD_STATUS,n_38_I_CMD_STATUS,n_39_I_CMD_STATUS,n_40_I_CMD_STATUS,n_41_I_CMD_STATUS,n_42_I_CMD_STATUS,n_43_I_CMD_STATUS,n_44_I_CMD_STATUS,n_45_I_CMD_STATUS,n_46_I_CMD_STATUS,n_47_I_CMD_STATUS,n_48_I_CMD_STATUS,n_49_I_CMD_STATUS,n_50_I_CMD_STATUS,n_51_I_CMD_STATUS,n_52_I_CMD_STATUS,n_53_I_CMD_STATUS,n_54_I_CMD_STATUS,sig_cmd_type_slice,sig_cmd2mstr_command}),
        .S({\n_112_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_113_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_114_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_115_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC }),
        .SR(sig_stream_rst),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_11_out(p_11_out),
        .p_22_out(p_22_out),
        .p_32_out(p_32_out),
        .p_9_out(p_9_out),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_calc_error_reg(sig_calc_error_reg),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2mstr_cmd_ready(sig_data2mstr_cmd_ready),
        .sig_inhibit_rdy_n(\I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_xfer_calc_err_reg(sig_xfer_calc_err_reg),
        .sig_xfer_cmd_cmplt_reg(sig_xfer_cmd_cmplt_reg),
        .sig_xfer_is_seq_reg(sig_xfer_is_seq_reg),
        .sig_xfer_type_reg(sig_xfer_type_reg));
axi_dma_0axi_datamover_s2mm_realign \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER 
       (.DI(DI[1:0]),
        .DIBDI({sig_dre2ibtt_eop,sig_dre2ibtt_tlast,sig_dre2ibtt_tstrb}),
        .Din({p_1_out,p_2_out,p_5_out}),
        .E(sig_data_reg_out_en),
        .I1(n_3_I_RESET),
        .I10(\n_12_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .I11(\n_20_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .I12({\n_16_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ,\n_17_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER }),
        .I13(\n_11_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .I14(sig_good_strm_dbeat1_out),
        .I2(\n_77_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .I3(\n_111_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ),
        .I4(\n_86_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .I5(\n_76_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .I6(\n_14_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .I7(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_with_stop ),
        .I8({\n_13_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_14_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_15_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_16_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_17_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_18_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_19_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_20_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_21_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_22_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_23_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_24_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_25_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_26_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_27_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_28_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_29_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_30_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_31_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_32_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_33_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_34_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_35_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_36_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_37_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_38_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_39_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_40_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_41_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_42_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_43_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF ,\n_44_ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF }),
        .O1(\n_2_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .O10(\n_26_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .O2(\n_15_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .O3(\n_18_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .O4(\n_19_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .O5(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out ),
        .O6(\n_23_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .O7(\n_24_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .O8(\n_25_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .O9(sig_burst_dbeat_cntr_reg),
        .Q(sig_dre2ibtt_tdata),
        .S0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .SR(sig_stream_rst),
        .dre2skid_wready(dre2skid_wready),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in2_in(p_0_in2_in),
        .p_1_in(p_1_in),
        .p_2_in(p_2_in),
        .p_9_out(p_9_out),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_inhibit_rdy_n(\I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg2(\I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_mvalid_stop(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mvalid_stop ),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_slast_with_stop(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_slast_with_stop ),
        .sig_strm_tvalid(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tvalid ),
        .skid2dre_wvalid(skid2dre_wvalid));
axi_dma_0axi_datamover_addr_cntl__parameterized0 I_ADDR_CNTL
       (.I1(n_24_I_WR_STATUS_CNTLR),
        .I2(\n_94_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ),
        .I3(\n_96_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ),
        .I4(p_19_out),
        .Q({\n_62_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_63_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_64_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_65_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_66_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_67_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_68_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_69_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_70_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_71_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_72_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_73_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_74_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_75_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_76_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_77_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_78_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_79_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_80_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_81_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_82_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_83_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_84_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_85_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_86_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_87_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_88_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_89_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_90_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_91_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,p_20_out}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_xfer_calc_err_reg(sig_xfer_calc_err_reg),
        .sig_xfer_type_reg(sig_xfer_type_reg));
axi_dma_0axi_datamover_cmd_status__parameterized0 I_CMD_STATUS
       (.D(D),
        .I1(\n_99_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ),
        .I10(I10),
        .I2({sig_coelsc_eop,sig_coelsc_bytes_rcvd,sig_wsc2stat_status}),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .Q({n_23_I_CMD_STATUS,n_24_I_CMD_STATUS,n_25_I_CMD_STATUS,n_26_I_CMD_STATUS,n_27_I_CMD_STATUS,n_28_I_CMD_STATUS,n_29_I_CMD_STATUS,n_30_I_CMD_STATUS,n_31_I_CMD_STATUS,n_32_I_CMD_STATUS,n_33_I_CMD_STATUS,n_34_I_CMD_STATUS,n_35_I_CMD_STATUS,n_36_I_CMD_STATUS,n_37_I_CMD_STATUS,n_38_I_CMD_STATUS,n_39_I_CMD_STATUS,n_40_I_CMD_STATUS,n_41_I_CMD_STATUS,n_42_I_CMD_STATUS,n_43_I_CMD_STATUS,n_44_I_CMD_STATUS,n_45_I_CMD_STATUS,n_46_I_CMD_STATUS,n_47_I_CMD_STATUS,n_48_I_CMD_STATUS,n_49_I_CMD_STATUS,n_50_I_CMD_STATUS,n_51_I_CMD_STATUS,n_52_I_CMD_STATUS,n_53_I_CMD_STATUS,n_54_I_CMD_STATUS,sig_cmd_type_slice,sig_cmd2mstr_command}),
        .SR(sig_stream_rst),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .p_13_out(p_13_out),
        .s2mm_decerr_i(s2mm_decerr_i),
        .s2mm_interr_i(s2mm_interr_i),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_slverr_i(s2mm_slverr_i),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .sig_calc_error_reg(sig_calc_error_reg),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_reg2(\I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
axi_dma_0axi_datamover_reset I_RESET
       (.I1(n_25_I_WR_STATUS_CNTLR),
        .O1(n_2_I_RESET),
        .O2(n_3_I_RESET),
        .SR(sig_stream_rst),
        .dm_s2mm_scndry_resetn(dm_s2mm_scndry_resetn),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_mvalid_stop(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mvalid_stop ));
axi_dma_0axi_datamover_skid2mm_buf I_S2MM_MMAP_SKID_BUF
       (.D({\n_21_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_22_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_23_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_24_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_25_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_26_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_27_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_28_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_29_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_30_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_31_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_32_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_33_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_34_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_35_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_36_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_37_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_38_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_39_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_40_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_41_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_42_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_43_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_44_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_45_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_46_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_47_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_48_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_49_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_50_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_51_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_52_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT }),
        .I1(n_29_I_WR_DATA_CNTL),
        .I2(sig_data2skid_wstrb),
        .I3(sig_strb_skid_mux_out),
        .Q(sig_strb_skid_reg),
        .SR(sig_stream_rst),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .p_0_in3_in(p_0_in3_in),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_skid2data_wready(sig_skid2data_wready));
axi_dma_0axi_datamover_wrdata_cntl I_WR_DATA_CNTL
       (.D({\n_59_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,\n_60_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ,p_0_out_0}),
        .Din({sig_data2wsc_eop,sig_data2wsc_bytes_rcvd,sig_data2wsc_cmd_cmplt,sig_data2wsc_calc_err}),
        .E(\n_63_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .I1(\n_53_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ),
        .I2(\n_100_GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC ),
        .I3(n_19_I_WR_STATUS_CNTLR),
        .I4(n_27_I_WR_STATUS_CNTLR),
        .I5({\n_15_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_16_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT ,\n_17_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT }),
        .I6(lsig_byte_cntr_incr_value),
        .O1(n_24_I_WR_DATA_CNTL),
        .O10(n_32_I_WR_DATA_CNTL),
        .O11(sig_strb_skid_mux_out),
        .O12(sig_data2skid_wstrb),
        .O13({n_43_I_WR_DATA_CNTL,n_44_I_WR_DATA_CNTL,n_45_I_WR_DATA_CNTL}),
        .O18(sig_ibtt2wdc_tstrb),
        .O2(n_25_I_WR_DATA_CNTL),
        .O3(n_26_I_WR_DATA_CNTL),
        .O4(n_27_I_WR_DATA_CNTL),
        .O5(n_28_I_WR_DATA_CNTL),
        .O6(n_29_I_WR_DATA_CNTL),
        .O7(n_30_I_WR_DATA_CNTL),
        .O8(n_31_I_WR_DATA_CNTL),
        .O9(p_19_out),
        .Q(sig_strb_skid_reg),
        .SR(sig_stream_rst),
        .lsig_end_of_cmd_reg(lsig_end_of_cmd_reg),
        .lsig_eop_reg(lsig_eop_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in3_in(p_0_in3_in),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2mstr_cmd_ready(sig_data2mstr_cmd_ready),
        .sig_data2skid_halt(sig_data2skid_halt),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_halt_reg_dly1(sig_halt_reg_dly1),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_ibtt2wdc_tvalid(sig_ibtt2wdc_tvalid),
        .sig_inhibit_rdy_n(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_skid2data_wready(sig_skid2data_wready),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .sig_stop_request(sig_stop_request),
        .sig_wr_fifo(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ),
        .sig_xfer_calc_err_reg(sig_xfer_calc_err_reg),
        .sig_xfer_cmd_cmplt_reg(sig_xfer_cmd_cmplt_reg),
        .sig_xfer_is_seq_reg(sig_xfer_is_seq_reg));
axi_dma_0axi_datamover_wr_status_cntl I_WR_STATUS_CNTLR
       (.D({sig_coelsc_eop,sig_coelsc_bytes_rcvd,sig_wsc2stat_status}),
        .Din({sig_data2wsc_eop,sig_data2wsc_bytes_rcvd,sig_data2wsc_cmd_cmplt,sig_data2wsc_calc_err}),
        .I1(n_2_I_RESET),
        .I2(n_31_I_WR_DATA_CNTL),
        .I3(n_32_I_WR_DATA_CNTL),
        .O1(n_19_I_WR_STATUS_CNTLR),
        .O2(n_24_I_WR_STATUS_CNTLR),
        .O3(n_25_I_WR_STATUS_CNTLR),
        .O4(n_27_I_WR_STATUS_CNTLR),
        .SR(sig_stream_rst),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .p_11_out(p_11_out),
        .p_22_out(p_22_out),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_halt_reg_dly1(sig_halt_reg_dly1),
        .sig_inhibit_rdy_n(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg2(\I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wr_fifo(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

module axi_dma_0axi_datamover_s2mm_realign
   (dre2skid_wready,
    sig_strm_tvalid,
    O1,
    sig_inhibit_rdy_n,
    sig_mvalid_stop,
    DIBDI,
    I13,
    I10,
    S0,
    E,
    O2,
    I12,
    O3,
    O4,
    I11,
    I14,
    O5,
    O6,
    O7,
    O8,
    O10,
    Q,
    SR,
    m_axi_s2mm_aclk,
    I1,
    sig_slast_with_stop,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I2,
    skid2dre_wvalid,
    I3,
    I4,
    O9,
    sig_clr_dbc_reg,
    sig_reset_reg,
    p_0_in2_in,
    p_9_out,
    I5,
    DI,
    I6,
    p_1_in,
    p_2_in,
    Din,
    sig_init_reg2,
    I7,
    I8);
  output dre2skid_wready;
  output sig_strm_tvalid;
  output O1;
  output sig_inhibit_rdy_n;
  output sig_mvalid_stop;
  output [5:0]DIBDI;
  output [0:0]I13;
  output [0:0]I10;
  output S0;
  output [0:0]E;
  output O2;
  output [1:0]I12;
  output O3;
  output O4;
  output [0:0]I11;
  output [0:0]I14;
  output [0:0]O5;
  output O6;
  output O7;
  output O8;
  output O10;
  output [31:0]Q;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input I1;
  input sig_slast_with_stop;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I2;
  input skid2dre_wvalid;
  input I3;
  input I4;
  input [0:0]O9;
  input sig_clr_dbc_reg;
  input sig_reset_reg;
  input p_0_in2_in;
  input p_9_out;
  input I5;
  input [1:0]DI;
  input I6;
  input p_1_in;
  input p_2_in;
  input [15:0]Din;
  input sig_init_reg2;
  input [3:0]I7;
  input [31:0]I8;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [5:0]DIBDI;
  wire [15:0]Din;
  wire [0:0]E;
  wire I1;
  wire [0:0]I10;
  wire [0:0]I11;
  wire [1:0]I12;
  wire [0:0]I13;
  wire [0:0]I14;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire [3:0]I7;
  wire [31:0]I8;
  wire O1;
  wire O10;
  wire O2;
  wire O3;
  wire O4;
  wire [0:0]O5;
  wire O6;
  wire O7;
  wire O8;
  wire [0:0]O9;
  wire [31:0]Q;
  wire S0;
  wire [0:0]SR;
  wire dre2skid_wready;
  wire lsig_cmd_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire \n_0_FSM_onehot_sig_cmdcntl_sm_state[0]_i_1 ;
  wire \n_0_FSM_onehot_sig_cmdcntl_sm_state[2]_i_3 ;
  wire \n_0_FSM_onehot_sig_cmdcntl_sm_state[3]_i_3 ;
  wire \n_0_FSM_onehot_sig_cmdcntl_sm_state[3]_i_4 ;
  wire \n_0_FSM_onehot_sig_cmdcntl_sm_state[4]_i_1 ;
  wire \n_0_FSM_onehot_sig_cmdcntl_sm_state[4]_i_3 ;
  wire \n_0_FSM_onehot_sig_cmdcntl_sm_state[5]_i_2 ;
  wire \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[0] ;
  wire \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[1] ;
  wire \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[2] ;
  wire \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[3] ;
  wire \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[4] ;
  wire \n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[5] ;
  wire \n_0_GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1 ;
  wire n_0_sig_sm_ld_dre_cmd_i_2;
  wire \n_21_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER ;
  wire \n_22_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER ;
  wire n_24_I_DRE_CNTL_FIFO;
  wire n_25_I_DRE_CNTL_FIFO;
  wire n_26_I_DRE_CNTL_FIFO;
  wire n_27_I_DRE_CNTL_FIFO;
  wire n_28_I_DRE_CNTL_FIFO;
  wire n_2_I_DRE_CNTL_FIFO;
  wire n_3_I_DRE_CNTL_FIFO;
  wire \n_7_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER ;
  wire p_0_in2_in;
  wire p_1_in;
  wire p_2_in;
  wire p_7_out;
  wire p_9_out;
  wire [13:1]sig_btt_cntr_prv;
  wire [13:1]sig_btt_cntr_prv0;
  wire sig_clr_dbc_reg;
  wire sig_cmd_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [6:0]sig_curr_btt_reg;
  wire sig_curr_eof_reg;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg2;
  wire sig_ld_cmd;
  wire sig_mvalid_stop;
  wire sig_need_cmd_flush;
  wire sig_reset_reg;
  wire sig_slast_with_stop;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_strm_tvalid;
  wire skid2dre_wvalid;

LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE9)) 
     \FSM_onehot_sig_cmdcntl_sm_state[0]_i_1 
       (.I0(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[0] ),
        .I1(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[2] ),
        .I2(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[5] ),
        .I3(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[3] ),
        .I4(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[4] ),
        .I5(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[1] ),
        .O(\n_0_FSM_onehot_sig_cmdcntl_sm_state[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair147" *) 
   LUT5 #(
    .INIT(32'hFFFFFFF9)) 
     \FSM_onehot_sig_cmdcntl_sm_state[2]_i_3 
       (.I0(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[3] ),
        .I1(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[1] ),
        .I2(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[2] ),
        .I3(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[5] ),
        .I4(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[0] ),
        .O(\n_0_FSM_onehot_sig_cmdcntl_sm_state[2]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair146" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_sig_cmdcntl_sm_state[3]_i_3 
       (.I0(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[4] ),
        .I1(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[3] ),
        .I2(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[5] ),
        .O(\n_0_FSM_onehot_sig_cmdcntl_sm_state[3]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair148" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_sig_cmdcntl_sm_state[3]_i_4 
       (.I0(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[4] ),
        .I1(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[5] ),
        .I2(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[2] ),
        .O(\n_0_FSM_onehot_sig_cmdcntl_sm_state[3]_i_4 ));
LUT6 #(
    .INIT(64'h000000000000022C)) 
     \FSM_onehot_sig_cmdcntl_sm_state[4]_i_1 
       (.I0(n_28_I_DRE_CNTL_FIFO),
        .I1(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[4] ),
        .I2(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[3] ),
        .I3(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[1] ),
        .I4(\n_0_FSM_onehot_sig_cmdcntl_sm_state[4]_i_3 ),
        .I5(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[5] ),
        .O(\n_0_FSM_onehot_sig_cmdcntl_sm_state[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair147" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_sig_cmdcntl_sm_state[4]_i_3 
       (.I0(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[2] ),
        .I1(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[0] ),
        .O(\n_0_FSM_onehot_sig_cmdcntl_sm_state[4]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair146" *) 
   LUT5 #(
    .INIT(32'h00000010)) 
     \FSM_onehot_sig_cmdcntl_sm_state[5]_i_2 
       (.I0(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[5] ),
        .I1(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[4] ),
        .I2(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[3] ),
        .I3(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[2] ),
        .I4(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[0] ),
        .O(\n_0_FSM_onehot_sig_cmdcntl_sm_state[5]_i_2 ));
FDSE #(
    .INIT(1'b1)) 
     \FSM_onehot_sig_cmdcntl_sm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_cmdcntl_sm_state[0]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[0] ),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_cmdcntl_sm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_27_I_DRE_CNTL_FIFO),
        .Q(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[1] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_cmdcntl_sm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_26_I_DRE_CNTL_FIFO),
        .Q(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[2] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_cmdcntl_sm_state_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_25_I_DRE_CNTL_FIFO),
        .Q(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[3] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_cmdcntl_sm_state_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_cmdcntl_sm_state[4]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[4] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_cmdcntl_sm_state_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_24_I_DRE_CNTL_FIFO),
        .Q(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[5] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_2_I_DRE_CNTL_FIFO),
        .Q(lsig_cmd_fetch_pause),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h00F08080)) 
     \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1 
       (.I0(\n_22_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER ),
        .I1(lsig_cmd_fetch_pause),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_sm_pop_cmd_fifo),
        .I4(sig_need_cmd_flush),
        .O(\n_0_GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1 ),
        .Q(sig_need_cmd_flush),
        .R(\<const0> ));
axi_dma_0axi_datamover_s2mm_scatter \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER 
       (.D(sig_btt_cntr_prv),
        .DI(DI),
        .DIBDI({DIBDI[5],DIBDI[3:0]}),
        .Dout({sig_curr_eof_reg,sig_curr_btt_reg[6],sig_curr_btt_reg[3],sig_curr_btt_reg[1:0]}),
        .E(E),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I2(n_3_I_DRE_CNTL_FIFO),
        .I3(I2),
        .I4(I3),
        .I5(I4),
        .I6(I5),
        .I7(I6),
        .I8(I7),
        .I9(I8),
        .O1(sig_strm_tvalid),
        .O10(O4),
        .O11(O5),
        .O12(O6),
        .O13(O7),
        .O14(O8),
        .O15(O10),
        .O2(DIBDI[4]),
        .O3(\n_7_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER ),
        .O4(\n_21_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER ),
        .O5(\n_22_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER ),
        .O6(S0),
        .O7(O2),
        .O8(O3),
        .O9(O9),
        .Q(Q),
        .SR(SR),
        .dre2skid_wready(dre2skid_wready),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in2_in(p_0_in2_in),
        .p_1_in(p_1_in),
        .p_2_in(p_2_in),
        .p_7_out(p_7_out),
        .sig_btt_cntr_prv0(sig_btt_cntr_prv0),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_cmd_full(sig_cmd_full),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_ld_cmd(sig_ld_cmd),
        .sig_mvalid_stop(sig_mvalid_stop),
        .sig_reset_reg(sig_reset_reg),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .skid2dre_wvalid(skid2dre_wvalid));
GND GND
       (.G(\<const0> ));
axi_dma_0axi_datamover_fifo__parameterized5 I_DRE_CNTL_FIFO
       (.D(sig_btt_cntr_prv),
        .DIBDI(DIBDI[4]),
        .Din(Din),
        .Dout({sig_curr_eof_reg,sig_curr_btt_reg[6],sig_curr_btt_reg[3],sig_curr_btt_reg[1:0]}),
        .I1(\n_7_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER ),
        .I2(I2),
        .I3(\n_21_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER ),
        .I4(n_0_sig_sm_ld_dre_cmd_i_2),
        .I5(\n_0_FSM_onehot_sig_cmdcntl_sm_state[2]_i_3 ),
        .I6(\n_0_FSM_onehot_sig_cmdcntl_sm_state[5]_i_2 ),
        .I7(\n_0_FSM_onehot_sig_cmdcntl_sm_state[3]_i_3 ),
        .I8(\n_0_FSM_onehot_sig_cmdcntl_sm_state[3]_i_4 ),
        .O1(O1),
        .O2(n_2_I_DRE_CNTL_FIFO),
        .O3(n_3_I_DRE_CNTL_FIFO),
        .O4({n_24_I_DRE_CNTL_FIFO,n_25_I_DRE_CNTL_FIFO,n_26_I_DRE_CNTL_FIFO,n_27_I_DRE_CNTL_FIFO}),
        .O5(n_28_I_DRE_CNTL_FIFO),
        .Q({\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[5] ,\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[4] ,\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[3] ,\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[2] ,\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[1] ,\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[0] }),
        .SR(SR),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_7_out(p_7_out),
        .p_9_out(p_9_out),
        .sig_btt_cntr_prv0(sig_btt_cntr_prv0),
        .sig_cmd_full(sig_cmd_full),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_init_reg2(sig_init_reg2),
        .sig_ld_cmd(sig_ld_cmd),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_reset_reg(sig_reset_reg),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair148" *) 
   LUT2 #(
    .INIT(4'h1)) 
     sig_sm_ld_dre_cmd_i_2
       (.I0(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[4] ),
        .I1(\n_0_FSM_onehot_sig_cmdcntl_sm_state_reg[5] ),
        .O(n_0_sig_sm_ld_dre_cmd_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_ld_dre_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_sm_ld_dre_cmd_ns),
        .Q(sig_sm_ld_dre_cmd),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_pop_cmd_fifo_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_sm_pop_cmd_fifo_ns),
        .Q(sig_sm_pop_cmd_fifo),
        .R(SR));
endmodule

module axi_dma_0axi_datamover_s2mm_scatter
   (dre2skid_wready,
    O1,
    sig_mvalid_stop,
    sig_cmd_full,
    p_7_out,
    sig_ld_cmd,
    O2,
    O3,
    sig_btt_cntr_prv0,
    O4,
    O5,
    I13,
    I10,
    O6,
    E,
    O7,
    DIBDI,
    I12,
    O8,
    O10,
    I11,
    I14,
    O11,
    O12,
    O13,
    O14,
    O15,
    Q,
    m_axi_s2mm_aclk,
    I1,
    SR,
    sig_slast_with_stop,
    I2,
    Dout,
    sig_sm_ld_dre_cmd,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I3,
    D,
    skid2dre_wvalid,
    I4,
    I5,
    O9,
    sig_clr_dbc_reg,
    sig_reset_reg,
    p_0_in2_in,
    I6,
    DI,
    I7,
    p_1_in,
    p_2_in,
    I8,
    I9);
  output dre2skid_wready;
  output O1;
  output sig_mvalid_stop;
  output sig_cmd_full;
  output p_7_out;
  output sig_ld_cmd;
  output O2;
  output O3;
  output [12:0]sig_btt_cntr_prv0;
  output O4;
  output O5;
  output [0:0]I13;
  output [0:0]I10;
  output O6;
  output [0:0]E;
  output O7;
  output [4:0]DIBDI;
  output [1:0]I12;
  output O8;
  output O10;
  output [0:0]I11;
  output [0:0]I14;
  output [0:0]O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output [31:0]Q;
  input m_axi_s2mm_aclk;
  input I1;
  input [0:0]SR;
  input sig_slast_with_stop;
  input I2;
  input [4:0]Dout;
  input sig_sm_ld_dre_cmd;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I3;
  input [12:0]D;
  input skid2dre_wvalid;
  input I4;
  input I5;
  input [0:0]O9;
  input sig_clr_dbc_reg;
  input sig_reset_reg;
  input p_0_in2_in;
  input I6;
  input [1:0]DI;
  input I7;
  input p_1_in;
  input p_2_in;
  input [3:0]I8;
  input [31:0]I9;

  wire \<const0> ;
  wire \<const1> ;
  wire [12:0]D;
  wire [1:0]DI;
  wire [4:0]DIBDI;
  wire [4:0]Dout;
  wire [0:0]E;
  wire I1;
  wire [0:0]I10;
  wire [0:0]I11;
  wire [1:0]I12;
  wire [0:0]I13;
  wire [0:0]I14;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire [3:0]I8;
  wire [31:0]I9;
  wire O1;
  wire O10;
  wire [0:0]O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [0:0]O9;
  wire [31:0]Q;
  wire [0:0]SR;
  wire dre2skid_wready;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg3;
  wire lsig_absorb2tlast;
  wire lsig_set_absorb2tlast;
  wire m_axi_s2mm_aclk;
  wire \n_0_GEN_INDET_BTT.lsig_absorb2tlast_i_1 ;
  wire \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_10 ;
  wire \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_11 ;
  wire \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_2 ;
  wire \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_3 ;
  wire \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_4 ;
  wire \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_5 ;
  wire \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_6 ;
  wire \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_7 ;
  wire \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_8 ;
  wire \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_9 ;
  wire n_0_ld_btt_cntr_reg1_i_1;
  wire \n_0_sig_btt_cntr[11]_i_3__0 ;
  wire \n_0_sig_btt_cntr[11]_i_4__0 ;
  wire \n_0_sig_btt_cntr[11]_i_5__0 ;
  wire \n_0_sig_btt_cntr[11]_i_6__0 ;
  wire \n_0_sig_btt_cntr[13]_i_5__0 ;
  wire \n_0_sig_btt_cntr[13]_i_6 ;
  wire \n_0_sig_btt_cntr[3]_i_3 ;
  wire \n_0_sig_btt_cntr[3]_i_4 ;
  wire \n_0_sig_btt_cntr[3]_i_5 ;
  wire \n_0_sig_btt_cntr[3]_i_6 ;
  wire \n_0_sig_btt_cntr[7]_i_3__0 ;
  wire \n_0_sig_btt_cntr[7]_i_4__0 ;
  wire \n_0_sig_btt_cntr[7]_i_5 ;
  wire \n_0_sig_btt_cntr[7]_i_6 ;
  wire \n_0_sig_btt_cntr_reg[10] ;
  wire \n_0_sig_btt_cntr_reg[11] ;
  wire \n_0_sig_btt_cntr_reg[11]_i_2 ;
  wire \n_0_sig_btt_cntr_reg[12] ;
  wire \n_0_sig_btt_cntr_reg[13] ;
  wire \n_0_sig_btt_cntr_reg[2] ;
  wire \n_0_sig_btt_cntr_reg[3] ;
  wire \n_0_sig_btt_cntr_reg[3]_i_2 ;
  wire \n_0_sig_btt_cntr_reg[4] ;
  wire \n_0_sig_btt_cntr_reg[5] ;
  wire \n_0_sig_btt_cntr_reg[6] ;
  wire \n_0_sig_btt_cntr_reg[7] ;
  wire \n_0_sig_btt_cntr_reg[7]_i_2 ;
  wire \n_0_sig_btt_cntr_reg[8] ;
  wire \n_0_sig_btt_cntr_reg[9] ;
  wire n_0_sig_curr_eof_reg_i_1;
  wire \n_0_sig_curr_strt_offset[0]_i_1 ;
  wire \n_0_sig_curr_strt_offset[1]_i_1 ;
  wire \n_0_sig_fifo_mssai[0]_i_1 ;
  wire \n_0_sig_fifo_mssai[1]_i_1 ;
  wire \n_0_sig_max_first_increment[0]_i_1 ;
  wire \n_0_sig_max_first_increment[1]_i_1 ;
  wire \n_0_sig_next_strt_offset[0]_i_1 ;
  wire \n_0_sig_next_strt_offset[1]_i_1 ;
  wire \n_11_LOWER_DATAWIDTH.I_TSTRB_FIFO ;
  wire n_12_I_MSSAI_SKID_BUF;
  wire n_13_I_MSSAI_SKID_BUF;
  wire \n_17_LOWER_DATAWIDTH.I_TSTRB_FIFO ;
  wire \n_18_LOWER_DATAWIDTH.I_TSTRB_FIFO ;
  wire \n_19_LOWER_DATAWIDTH.I_TSTRB_FIFO ;
  wire \n_1_INFERRED_GEN.data_reg[15][8]_srl16_i_2 ;
  wire \n_1_sig_btt_cntr_reg[11]_i_2 ;
  wire \n_1_sig_btt_cntr_reg[3]_i_2 ;
  wire \n_1_sig_btt_cntr_reg[7]_i_2 ;
  wire \n_20_LOWER_DATAWIDTH.I_TSTRB_FIFO ;
  wire \n_26_LOWER_DATAWIDTH.I_TSTRB_FIFO ;
  wire \n_2_INFERRED_GEN.data_reg[15][8]_srl16_i_1 ;
  wire \n_2_INFERRED_GEN.data_reg[15][8]_srl16_i_2 ;
  wire \n_2_sig_btt_cntr_reg[11]_i_2 ;
  wire \n_2_sig_btt_cntr_reg[3]_i_2 ;
  wire \n_2_sig_btt_cntr_reg[7]_i_2 ;
  wire \n_3_INFERRED_GEN.data_reg[15][8]_srl16_i_1 ;
  wire \n_3_INFERRED_GEN.data_reg[15][8]_srl16_i_2 ;
  wire \n_3_LOWER_DATAWIDTH.I_TSTRB_FIFO ;
  wire \n_3_sig_btt_cntr_reg[11]_i_2 ;
  wire \n_3_sig_btt_cntr_reg[13]_i_4 ;
  wire \n_3_sig_btt_cntr_reg[3]_i_2 ;
  wire \n_3_sig_btt_cntr_reg[7]_i_2 ;
  wire n_4_I_MSSAI_SKID_BUF;
  wire \n_4_LOWER_DATAWIDTH.I_TSTRB_FIFO ;
  wire \n_5_LOWER_DATAWIDTH.I_TSTRB_FIFO ;
  wire n_6_I_MSSAI_SKID_BUF;
  wire \n_6_LOWER_DATAWIDTH.I_TSTRB_FIFO ;
  wire n_7_I_MSSAI_SKID_BUF;
  wire \n_9_LOWER_DATAWIDTH.I_TSTRB_FIFO ;
  wire [3:0]p_0_in;
  wire p_0_in2_in;
  wire p_1_in;
  wire p_2_in;
  wire p_7_out;
  wire [1:0]sig_btt_cntr;
  wire sig_btt_cntr04_out;
  wire [0:0]sig_btt_cntr_prv;
  wire [12:0]sig_btt_cntr_prv0;
  wire sig_btt_eq_0;
  wire sig_clr_dbc_reg;
  wire sig_cmd_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_curr_eof_reg;
  wire [1:0]sig_curr_strt_offset;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg0;
  wire sig_fifo_freeze_out;
  wire [1:0]sig_fifo_mssai;
  wire sig_fifo_tlast_out;
  wire sig_ld_cmd;
  wire [2:0]sig_max_first_increment;
  wire sig_mvalid_stop;
  wire [1:0]sig_next_strt_offset_reg__0;
  wire sig_rd_empty;
  wire sig_reset_reg;
  wire sig_slast_with_stop;
  wire sig_sm_ld_dre_cmd;
  wire sig_strm_tlast;
  wire [8:8]sig_tstrb_fifo_data_in;
  wire [1:0]sig_tstrb_fifo_mssai_out;
  wire sig_wr_fifo;
  wire skid2dre_wvalid;
  wire [3:3]\NLW_INFERRED_GEN.data_reg[15][8]_srl16_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_INFERRED_GEN.data_reg[15][8]_srl16_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_INFERRED_GEN.data_reg[15][8]_srl16_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_sig_btt_cntr_reg[13]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_sig_btt_cntr_reg[13]_i_4_O_UNCONNECTED ;
  wire [0:0]\NLW_sig_btt_cntr_reg[3]_i_2_O_UNCONNECTED ;

LUT5 #(
    .INIT(32'h08C8C8C8)) 
     \GEN_INDET_BTT.lsig_absorb2tlast_i_1 
       (.I0(lsig_set_absorb2tlast),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(lsig_absorb2tlast),
        .I3(sig_strm_tlast),
        .I4(O1),
        .O(\n_0_GEN_INDET_BTT.lsig_absorb2tlast_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INDET_BTT.lsig_absorb2tlast_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_INDET_BTT.lsig_absorb2tlast_i_1 ),
        .Q(lsig_absorb2tlast),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
CARRY4 \INFERRED_GEN.data_reg[15][8]_srl16_i_1 
       (.CI(\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_2 ),
        .CO({\NLW_INFERRED_GEN.data_reg[15][8]_srl16_i_1_CO_UNCONNECTED [3],sig_tstrb_fifo_data_in,\n_2_INFERRED_GEN.data_reg[15][8]_srl16_i_1 ,\n_3_INFERRED_GEN.data_reg[15][8]_srl16_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_INFERRED_GEN.data_reg[15][8]_srl16_i_1_O_UNCONNECTED [3:0]),
        .S({\<const0> ,\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_3 ,\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_4 ,\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_5 }));
LUT3 #(
    .INIT(8'h41)) 
     \INFERRED_GEN.data_reg[15][8]_srl16_i_10 
       (.I0(\n_0_sig_btt_cntr_reg[3] ),
        .I1(\n_0_sig_btt_cntr_reg[2] ),
        .I2(sig_max_first_increment[2]),
        .O(\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_10 ));
LUT4 #(
    .INIT(16'h9009)) 
     \INFERRED_GEN.data_reg[15][8]_srl16_i_11 
       (.I0(sig_btt_cntr[1]),
        .I1(sig_max_first_increment[1]),
        .I2(sig_btt_cntr[0]),
        .I3(sig_max_first_increment[0]),
        .O(\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_11 ));
CARRY4 \INFERRED_GEN.data_reg[15][8]_srl16_i_2 
       (.CI(\<const0> ),
        .CO({\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_2 ,\n_1_INFERRED_GEN.data_reg[15][8]_srl16_i_2 ,\n_2_INFERRED_GEN.data_reg[15][8]_srl16_i_2 ,\n_3_INFERRED_GEN.data_reg[15][8]_srl16_i_2 }),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_6 ,\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_7 }),
        .O(\NLW_INFERRED_GEN.data_reg[15][8]_srl16_i_2_O_UNCONNECTED [3:0]),
        .S({\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_8 ,\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_9 ,\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_10 ,\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_11 }));
LUT2 #(
    .INIT(4'h1)) 
     \INFERRED_GEN.data_reg[15][8]_srl16_i_3 
       (.I0(\n_0_sig_btt_cntr_reg[13] ),
        .I1(\n_0_sig_btt_cntr_reg[12] ),
        .O(\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_3 ));
LUT2 #(
    .INIT(4'h1)) 
     \INFERRED_GEN.data_reg[15][8]_srl16_i_4 
       (.I0(\n_0_sig_btt_cntr_reg[11] ),
        .I1(\n_0_sig_btt_cntr_reg[10] ),
        .O(\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_4 ));
LUT2 #(
    .INIT(4'h1)) 
     \INFERRED_GEN.data_reg[15][8]_srl16_i_5 
       (.I0(\n_0_sig_btt_cntr_reg[9] ),
        .I1(\n_0_sig_btt_cntr_reg[8] ),
        .O(\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_5 ));
LUT3 #(
    .INIT(8'h04)) 
     \INFERRED_GEN.data_reg[15][8]_srl16_i_6 
       (.I0(\n_0_sig_btt_cntr_reg[2] ),
        .I1(sig_max_first_increment[2]),
        .I2(\n_0_sig_btt_cntr_reg[3] ),
        .O(\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_6 ));
LUT4 #(
    .INIT(16'h22B2)) 
     \INFERRED_GEN.data_reg[15][8]_srl16_i_7 
       (.I0(sig_max_first_increment[1]),
        .I1(sig_btt_cntr[1]),
        .I2(sig_max_first_increment[0]),
        .I3(sig_btt_cntr[0]),
        .O(\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_7 ));
LUT2 #(
    .INIT(4'h1)) 
     \INFERRED_GEN.data_reg[15][8]_srl16_i_8 
       (.I0(\n_0_sig_btt_cntr_reg[7] ),
        .I1(\n_0_sig_btt_cntr_reg[6] ),
        .O(\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_8 ));
LUT2 #(
    .INIT(4'h1)) 
     \INFERRED_GEN.data_reg[15][8]_srl16_i_9 
       (.I0(\n_0_sig_btt_cntr_reg[5] ),
        .I1(\n_0_sig_btt_cntr_reg[4] ),
        .O(\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_9 ));
axi_dma_0axi_datamover_mssai_skid_buf I_MSSAI_SKID_BUF
       (.DI(DI),
        .DIBDI(DIBDI),
        .E(E),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12[1]),
        .I13(I13),
        .I14(I14),
        .I15(I9),
        .I2(sig_cmd_full),
        .I3(I3),
        .I4(I4),
        .I5(\n_26_LOWER_DATAWIDTH.I_TSTRB_FIFO ),
        .I6(I5),
        .I7(O8),
        .I8(I7),
        .I9(I8),
        .O1(O1),
        .O10(n_13_I_MSSAI_SKID_BUF),
        .O11(O7),
        .O12(O11),
        .O13(Q),
        .O14(O14),
        .O2(n_4_I_MSSAI_SKID_BUF),
        .O3(O2),
        .O4(n_6_I_MSSAI_SKID_BUF),
        .O5(n_7_I_MSSAI_SKID_BUF),
        .O6(O5),
        .O7(O6),
        .O8(n_12_I_MSSAI_SKID_BUF),
        .O9(O9),
        .Q(p_0_in),
        .SR(SR),
        .dre2skid_wready(dre2skid_wready),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .lsig_set_absorb2tlast(lsig_set_absorb2tlast),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_fifo_tlast_out,sig_fifo_freeze_out,sig_tstrb_fifo_mssai_out,\n_17_LOWER_DATAWIDTH.I_TSTRB_FIFO ,\n_18_LOWER_DATAWIDTH.I_TSTRB_FIFO ,\n_19_LOWER_DATAWIDTH.I_TSTRB_FIFO ,\n_20_LOWER_DATAWIDTH.I_TSTRB_FIFO }),
        .p_0_in2_in(p_0_in2_in),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_mvalid_stop(sig_mvalid_stop),
        .sig_rd_empty(sig_rd_empty),
        .sig_reset_reg(sig_reset_reg),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_strm_tlast(sig_strm_tlast),
        .skid2dre_wvalid(skid2dre_wvalid));
axi_dma_0axi_datamover_fifo__parameterized6 \LOWER_DATAWIDTH.I_TSTRB_FIFO 
       (.CO(sig_tstrb_fifo_data_in),
        .D({D[1],sig_btt_cntr_prv}),
        .DI(DI[0]),
        .DIBDI(DIBDI[1]),
        .Dout(Dout[3:1]),
        .E(sig_btt_cntr04_out),
        .I1(sig_ld_cmd),
        .I10(I6),
        .I11(p_0_in),
        .I12(I12[0]),
        .I13(I7),
        .I14(O6),
        .I2(n_13_I_MSSAI_SKID_BUF),
        .I3(n_7_I_MSSAI_SKID_BUF),
        .I4(O5),
        .I5(O2),
        .I6(I3),
        .I7(n_6_I_MSSAI_SKID_BUF),
        .I8(n_12_I_MSSAI_SKID_BUF),
        .I9(O1),
        .O1(\n_3_LOWER_DATAWIDTH.I_TSTRB_FIFO ),
        .O10(O10),
        .O11(\n_26_LOWER_DATAWIDTH.I_TSTRB_FIFO ),
        .O12(O12),
        .O13(O13),
        .O15(O15),
        .O2(\n_4_LOWER_DATAWIDTH.I_TSTRB_FIFO ),
        .O3(\n_5_LOWER_DATAWIDTH.I_TSTRB_FIFO ),
        .O4(\n_6_LOWER_DATAWIDTH.I_TSTRB_FIFO ),
        .O5(O3),
        .O6(\n_9_LOWER_DATAWIDTH.I_TSTRB_FIFO ),
        .O7(O4),
        .O8(\n_11_LOWER_DATAWIDTH.I_TSTRB_FIFO ),
        .O9(O8),
        .Q({\n_0_sig_btt_cntr_reg[13] ,\n_0_sig_btt_cntr_reg[12] ,\n_0_sig_btt_cntr_reg[11] ,\n_0_sig_btt_cntr_reg[10] ,\n_0_sig_btt_cntr_reg[9] ,\n_0_sig_btt_cntr_reg[8] ,\n_0_sig_btt_cntr_reg[7] ,\n_0_sig_btt_cntr_reg[6] ,\n_0_sig_btt_cntr_reg[5] ,\n_0_sig_btt_cntr_reg[4] ,\n_0_sig_btt_cntr_reg[3] ,\n_0_sig_btt_cntr_reg[2] ,sig_btt_cntr}),
        .ld_btt_cntr_reg1(ld_btt_cntr_reg1),
        .ld_btt_cntr_reg2(ld_btt_cntr_reg2),
        .ld_btt_cntr_reg3(ld_btt_cntr_reg3),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .lsig_set_absorb2tlast(lsig_set_absorb2tlast),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_fifo_tlast_out,sig_fifo_freeze_out,sig_tstrb_fifo_mssai_out,\n_17_LOWER_DATAWIDTH.I_TSTRB_FIFO ,\n_18_LOWER_DATAWIDTH.I_TSTRB_FIFO ,\n_19_LOWER_DATAWIDTH.I_TSTRB_FIFO ,\n_20_LOWER_DATAWIDTH.I_TSTRB_FIFO }),
        .p_1_in(p_1_in),
        .p_2_in(p_2_in),
        .p_7_out(p_7_out),
        .sig_btt_cntr_prv0({sig_btt_cntr_prv0[5],sig_btt_cntr_prv0[2],sig_btt_cntr_prv0[0]}),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_curr_eof_reg(sig_curr_eof_reg),
        .sig_curr_strt_offset(sig_curr_strt_offset),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent(sig_eop_sent),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_eop_sent_reg0(sig_eop_sent_reg0),
        .sig_fifo_mssai(sig_fifo_mssai),
        .sig_max_first_increment(sig_max_first_increment[2]),
        .sig_next_strt_offset_reg__0(sig_next_strt_offset_reg__0),
        .sig_rd_empty(sig_rd_empty),
        .sig_strm_tlast(sig_strm_tlast),
        .sig_wr_fifo(sig_wr_fifo));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h0000000000BABABA)) 
     ld_btt_cntr_reg1_i_1
       (.I0(ld_btt_cntr_reg1),
        .I1(sig_cmd_full),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_tstrb_fifo_data_in),
        .I4(sig_wr_fifo),
        .I5(\n_4_LOWER_DATAWIDTH.I_TSTRB_FIFO ),
        .O(n_0_ld_btt_cntr_reg1_i_1));
FDRE #(
    .INIT(1'b0)) 
     ld_btt_cntr_reg1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_ld_btt_cntr_reg1_i_1),
        .Q(ld_btt_cntr_reg1),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     ld_btt_cntr_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_5_LOWER_DATAWIDTH.I_TSTRB_FIFO ),
        .Q(ld_btt_cntr_reg2),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     ld_btt_cntr_reg3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_3_LOWER_DATAWIDTH.I_TSTRB_FIFO ),
        .Q(ld_btt_cntr_reg3),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h080808FB0808FB08)) 
     \sig_btt_cntr[0]_i_1 
       (.I0(Dout[0]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_max_first_increment[0]),
        .I4(sig_tstrb_fifo_data_in),
        .I5(sig_btt_cntr[0]),
        .O(sig_btt_cntr_prv));
LUT2 #(
    .INIT(4'hB)) 
     \sig_btt_cntr[11]_i_3__0 
       (.I0(sig_tstrb_fifo_data_in),
        .I1(\n_0_sig_btt_cntr_reg[11] ),
        .O(\n_0_sig_btt_cntr[11]_i_3__0 ));
LUT2 #(
    .INIT(4'hB)) 
     \sig_btt_cntr[11]_i_4__0 
       (.I0(sig_tstrb_fifo_data_in),
        .I1(\n_0_sig_btt_cntr_reg[10] ),
        .O(\n_0_sig_btt_cntr[11]_i_4__0 ));
LUT2 #(
    .INIT(4'hB)) 
     \sig_btt_cntr[11]_i_5__0 
       (.I0(sig_tstrb_fifo_data_in),
        .I1(\n_0_sig_btt_cntr_reg[9] ),
        .O(\n_0_sig_btt_cntr[11]_i_5__0 ));
LUT2 #(
    .INIT(4'hB)) 
     \sig_btt_cntr[11]_i_6__0 
       (.I0(sig_tstrb_fifo_data_in),
        .I1(\n_0_sig_btt_cntr_reg[8] ),
        .O(\n_0_sig_btt_cntr[11]_i_6__0 ));
LUT2 #(
    .INIT(4'hB)) 
     \sig_btt_cntr[13]_i_5__0 
       (.I0(sig_tstrb_fifo_data_in),
        .I1(\n_0_sig_btt_cntr_reg[13] ),
        .O(\n_0_sig_btt_cntr[13]_i_5__0 ));
LUT2 #(
    .INIT(4'hB)) 
     \sig_btt_cntr[13]_i_6 
       (.I0(sig_tstrb_fifo_data_in),
        .I1(\n_0_sig_btt_cntr_reg[12] ),
        .O(\n_0_sig_btt_cntr[13]_i_6 ));
LUT2 #(
    .INIT(4'hB)) 
     \sig_btt_cntr[3]_i_3 
       (.I0(sig_tstrb_fifo_data_in),
        .I1(\n_0_sig_btt_cntr_reg[3] ),
        .O(\n_0_sig_btt_cntr[3]_i_3 ));
LUT3 #(
    .INIT(8'hED)) 
     \sig_btt_cntr[3]_i_4 
       (.I0(sig_max_first_increment[2]),
        .I1(sig_tstrb_fifo_data_in),
        .I2(\n_0_sig_btt_cntr_reg[2] ),
        .O(\n_0_sig_btt_cntr[3]_i_4 ));
LUT3 #(
    .INIT(8'hED)) 
     \sig_btt_cntr[3]_i_5 
       (.I0(sig_max_first_increment[1]),
        .I1(sig_tstrb_fifo_data_in),
        .I2(sig_btt_cntr[1]),
        .O(\n_0_sig_btt_cntr[3]_i_5 ));
LUT3 #(
    .INIT(8'hED)) 
     \sig_btt_cntr[3]_i_6 
       (.I0(sig_max_first_increment[0]),
        .I1(sig_tstrb_fifo_data_in),
        .I2(sig_btt_cntr[0]),
        .O(\n_0_sig_btt_cntr[3]_i_6 ));
LUT2 #(
    .INIT(4'hB)) 
     \sig_btt_cntr[7]_i_3__0 
       (.I0(sig_tstrb_fifo_data_in),
        .I1(\n_0_sig_btt_cntr_reg[7] ),
        .O(\n_0_sig_btt_cntr[7]_i_3__0 ));
LUT2 #(
    .INIT(4'hB)) 
     \sig_btt_cntr[7]_i_4__0 
       (.I0(sig_tstrb_fifo_data_in),
        .I1(\n_0_sig_btt_cntr_reg[6] ),
        .O(\n_0_sig_btt_cntr[7]_i_4__0 ));
LUT2 #(
    .INIT(4'hB)) 
     \sig_btt_cntr[7]_i_5 
       (.I0(sig_tstrb_fifo_data_in),
        .I1(\n_0_sig_btt_cntr_reg[5] ),
        .O(\n_0_sig_btt_cntr[7]_i_5 ));
LUT2 #(
    .INIT(4'hB)) 
     \sig_btt_cntr[7]_i_6 
       (.I0(sig_tstrb_fifo_data_in),
        .I1(\n_0_sig_btt_cntr_reg[4] ),
        .O(\n_0_sig_btt_cntr[7]_i_6 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr04_out),
        .D(sig_btt_cntr_prv),
        .Q(sig_btt_cntr[0]),
        .R(\n_4_LOWER_DATAWIDTH.I_TSTRB_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr04_out),
        .D(D[9]),
        .Q(\n_0_sig_btt_cntr_reg[10] ),
        .R(\n_4_LOWER_DATAWIDTH.I_TSTRB_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr04_out),
        .D(D[10]),
        .Q(\n_0_sig_btt_cntr_reg[11] ),
        .R(\n_4_LOWER_DATAWIDTH.I_TSTRB_FIFO ));
CARRY4 \sig_btt_cntr_reg[11]_i_2 
       (.CI(\n_0_sig_btt_cntr_reg[7]_i_2 ),
        .CO({\n_0_sig_btt_cntr_reg[11]_i_2 ,\n_1_sig_btt_cntr_reg[11]_i_2 ,\n_2_sig_btt_cntr_reg[11]_i_2 ,\n_3_sig_btt_cntr_reg[11]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_sig_btt_cntr_reg[11] ,\n_0_sig_btt_cntr_reg[10] ,\n_0_sig_btt_cntr_reg[9] ,\n_0_sig_btt_cntr_reg[8] }),
        .O(sig_btt_cntr_prv0[10:7]),
        .S({\n_0_sig_btt_cntr[11]_i_3__0 ,\n_0_sig_btt_cntr[11]_i_4__0 ,\n_0_sig_btt_cntr[11]_i_5__0 ,\n_0_sig_btt_cntr[11]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr04_out),
        .D(D[11]),
        .Q(\n_0_sig_btt_cntr_reg[12] ),
        .R(\n_4_LOWER_DATAWIDTH.I_TSTRB_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr04_out),
        .D(D[12]),
        .Q(\n_0_sig_btt_cntr_reg[13] ),
        .R(\n_4_LOWER_DATAWIDTH.I_TSTRB_FIFO ));
CARRY4 \sig_btt_cntr_reg[13]_i_4 
       (.CI(\n_0_sig_btt_cntr_reg[11]_i_2 ),
        .CO({\NLW_sig_btt_cntr_reg[13]_i_4_CO_UNCONNECTED [3:1],\n_3_sig_btt_cntr_reg[13]_i_4 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\n_0_sig_btt_cntr_reg[12] }),
        .O({\NLW_sig_btt_cntr_reg[13]_i_4_O_UNCONNECTED [3:2],sig_btt_cntr_prv0[12:11]}),
        .S({\<const0> ,\<const0> ,\n_0_sig_btt_cntr[13]_i_5__0 ,\n_0_sig_btt_cntr[13]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr04_out),
        .D(D[0]),
        .Q(sig_btt_cntr[1]),
        .R(\n_4_LOWER_DATAWIDTH.I_TSTRB_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr04_out),
        .D(D[1]),
        .Q(\n_0_sig_btt_cntr_reg[2] ),
        .R(\n_4_LOWER_DATAWIDTH.I_TSTRB_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr04_out),
        .D(D[2]),
        .Q(\n_0_sig_btt_cntr_reg[3] ),
        .R(\n_4_LOWER_DATAWIDTH.I_TSTRB_FIFO ));
CARRY4 \sig_btt_cntr_reg[3]_i_2 
       (.CI(\<const0> ),
        .CO({\n_0_sig_btt_cntr_reg[3]_i_2 ,\n_1_sig_btt_cntr_reg[3]_i_2 ,\n_2_sig_btt_cntr_reg[3]_i_2 ,\n_3_sig_btt_cntr_reg[3]_i_2 }),
        .CYINIT(\<const1> ),
        .DI({\n_0_sig_btt_cntr_reg[3] ,\n_0_sig_btt_cntr_reg[2] ,sig_btt_cntr}),
        .O({sig_btt_cntr_prv0[2:0],\NLW_sig_btt_cntr_reg[3]_i_2_O_UNCONNECTED [0]}),
        .S({\n_0_sig_btt_cntr[3]_i_3 ,\n_0_sig_btt_cntr[3]_i_4 ,\n_0_sig_btt_cntr[3]_i_5 ,\n_0_sig_btt_cntr[3]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr04_out),
        .D(D[3]),
        .Q(\n_0_sig_btt_cntr_reg[4] ),
        .R(\n_4_LOWER_DATAWIDTH.I_TSTRB_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr04_out),
        .D(D[4]),
        .Q(\n_0_sig_btt_cntr_reg[5] ),
        .R(\n_4_LOWER_DATAWIDTH.I_TSTRB_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr04_out),
        .D(D[5]),
        .Q(\n_0_sig_btt_cntr_reg[6] ),
        .R(\n_4_LOWER_DATAWIDTH.I_TSTRB_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr04_out),
        .D(D[6]),
        .Q(\n_0_sig_btt_cntr_reg[7] ),
        .R(\n_4_LOWER_DATAWIDTH.I_TSTRB_FIFO ));
CARRY4 \sig_btt_cntr_reg[7]_i_2 
       (.CI(\n_0_sig_btt_cntr_reg[3]_i_2 ),
        .CO({\n_0_sig_btt_cntr_reg[7]_i_2 ,\n_1_sig_btt_cntr_reg[7]_i_2 ,\n_2_sig_btt_cntr_reg[7]_i_2 ,\n_3_sig_btt_cntr_reg[7]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_sig_btt_cntr_reg[7] ,\n_0_sig_btt_cntr_reg[6] ,\n_0_sig_btt_cntr_reg[5] ,\n_0_sig_btt_cntr_reg[4] }),
        .O(sig_btt_cntr_prv0[6:3]),
        .S({\n_0_sig_btt_cntr[7]_i_3__0 ,\n_0_sig_btt_cntr[7]_i_4__0 ,\n_0_sig_btt_cntr[7]_i_5 ,\n_0_sig_btt_cntr[7]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr04_out),
        .D(D[7]),
        .Q(\n_0_sig_btt_cntr_reg[8] ),
        .R(\n_4_LOWER_DATAWIDTH.I_TSTRB_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr04_out),
        .D(D[8]),
        .Q(\n_0_sig_btt_cntr_reg[9] ),
        .R(\n_4_LOWER_DATAWIDTH.I_TSTRB_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     sig_btt_eq_0_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I2),
        .Q(sig_btt_eq_0),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_11_LOWER_DATAWIDTH.I_TSTRB_FIFO ),
        .Q(p_7_out),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_4_I_MSSAI_SKID_BUF),
        .Q(sig_cmd_full),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair143" *) 
   LUT4 #(
    .INIT(16'hFB08)) 
     sig_curr_eof_reg_i_1
       (.I0(Dout[4]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_curr_eof_reg),
        .O(n_0_sig_curr_eof_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_curr_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_curr_eof_reg_i_1),
        .Q(sig_curr_eof_reg),
        .R(sig_eop_sent_reg0));
LUT6 #(
    .INIT(64'h0000000000E20000)) 
     \sig_curr_strt_offset[0]_i_1 
       (.I0(sig_curr_strt_offset[0]),
        .I1(sig_ld_cmd),
        .I2(sig_next_strt_offset_reg__0[0]),
        .I3(sig_eop_sent_reg),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(sig_wr_fifo),
        .O(\n_0_sig_curr_strt_offset[0]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000E20000)) 
     \sig_curr_strt_offset[1]_i_1 
       (.I0(sig_curr_strt_offset[1]),
        .I1(sig_ld_cmd),
        .I2(sig_next_strt_offset_reg__0[1]),
        .I3(sig_eop_sent_reg),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(sig_wr_fifo),
        .O(\n_0_sig_curr_strt_offset[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair143" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \sig_curr_strt_offset[1]_i_2 
       (.I0(sig_sm_ld_dre_cmd),
        .I1(sig_cmd_full),
        .O(sig_ld_cmd));
FDRE #(
    .INIT(1'b0)) 
     \sig_curr_strt_offset_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_curr_strt_offset[0]_i_1 ),
        .Q(sig_curr_strt_offset[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_curr_strt_offset_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_curr_strt_offset[1]_i_1 ),
        .Q(sig_curr_strt_offset[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_eop_halt_xfer_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_9_LOWER_DATAWIDTH.I_TSTRB_FIFO ),
        .Q(sig_eop_halt_xfer),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_eop_sent_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_eop_sent),
        .Q(sig_eop_sent_reg),
        .R(sig_eop_sent_reg0));
LUT4 #(
    .INIT(16'hF704)) 
     \sig_fifo_mssai[0]_i_1 
       (.I0(sig_next_strt_offset_reg__0[0]),
        .I1(ld_btt_cntr_reg1),
        .I2(ld_btt_cntr_reg2),
        .I3(sig_fifo_mssai[0]),
        .O(\n_0_sig_fifo_mssai[0]_i_1 ));
LUT5 #(
    .INIT(32'hFF9F0090)) 
     \sig_fifo_mssai[1]_i_1 
       (.I0(sig_next_strt_offset_reg__0[1]),
        .I1(sig_next_strt_offset_reg__0[0]),
        .I2(ld_btt_cntr_reg1),
        .I3(ld_btt_cntr_reg2),
        .I4(sig_fifo_mssai[1]),
        .O(\n_0_sig_fifo_mssai[1]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_fifo_mssai_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_fifo_mssai[0]_i_1 ),
        .Q(sig_fifo_mssai[0]),
        .R(sig_eop_sent_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_fifo_mssai_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_fifo_mssai[1]_i_1 ),
        .Q(sig_fifo_mssai[1]),
        .R(sig_eop_sent_reg0));
LUT6 #(
    .INIT(64'h00A0C0C000A000A0)) 
     \sig_max_first_increment[0]_i_1 
       (.I0(sig_max_first_increment[0]),
        .I1(sig_next_strt_offset_reg__0[0]),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_wr_fifo),
        .I4(sig_cmd_full),
        .I5(sig_sm_ld_dre_cmd),
        .O(\n_0_sig_max_first_increment[0]_i_1 ));
LUT6 #(
    .INIT(64'h3C003C000000AA00)) 
     \sig_max_first_increment[1]_i_1 
       (.I0(sig_max_first_increment[1]),
        .I1(sig_next_strt_offset_reg__0[1]),
        .I2(sig_next_strt_offset_reg__0[0]),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_wr_fifo),
        .I5(sig_ld_cmd),
        .O(\n_0_sig_max_first_increment[1]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_max_first_increment_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_max_first_increment[0]_i_1 ),
        .Q(sig_max_first_increment[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_max_first_increment_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_max_first_increment[1]_i_1 ),
        .Q(sig_max_first_increment[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_max_first_increment_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_6_LOWER_DATAWIDTH.I_TSTRB_FIFO ),
        .Q(sig_max_first_increment[2]),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hF708)) 
     \sig_next_strt_offset[0]_i_1 
       (.I0(Dout[0]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_next_strt_offset_reg__0[0]),
        .O(\n_0_sig_next_strt_offset[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF87FF00007800)) 
     \sig_next_strt_offset[1]_i_1 
       (.I0(sig_next_strt_offset_reg__0[0]),
        .I1(Dout[0]),
        .I2(Dout[1]),
        .I3(sig_sm_ld_dre_cmd),
        .I4(sig_cmd_full),
        .I5(sig_next_strt_offset_reg__0[1]),
        .O(\n_0_sig_next_strt_offset[1]_i_1 ));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_offset_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_next_strt_offset[0]_i_1 ),
        .Q(sig_next_strt_offset_reg__0[0]),
        .R(sig_eop_sent_reg0));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_offset_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_next_strt_offset[1]_i_1 ),
        .Q(sig_next_strt_offset_reg__0[1]),
        .R(sig_eop_sent_reg0));
endmodule

module axi_dma_0axi_datamover_sfifo_autord
   (D,
    DOBDO,
    sig_data_fifo_wr_cnt,
    O1,
    O2,
    O3,
    O5,
    O6,
    sig_slast_with_stop,
    O7,
    O4,
    m_axi_mm2s_aclk,
    SR,
    E,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_skid2dre_wready,
    I1,
    sig_rd_empty,
    I2,
    I3,
    Q,
    p_0_in5_in,
    p_0_in2_in,
    m_axis_mm2s_tready,
    sig_stop_request,
    I4);
  output [31:0]D;
  output [4:0]DOBDO;
  output [0:0]sig_data_fifo_wr_cnt;
  output [0:0]O1;
  output O2;
  output O3;
  output O5;
  output O6;
  output sig_slast_with_stop;
  output O7;
  output O4;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_skid2dre_wready;
  input I1;
  input sig_rd_empty;
  input I2;
  input I3;
  input [2:0]Q;
  input p_0_in5_in;
  input p_0_in2_in;
  input m_axis_mm2s_tready;
  input sig_stop_request;
  input [0:0]I4;

  wire \<const0> ;
  wire \<const1> ;
  wire [31:0]D;
  wire [5:0]DIBDI;
  wire [4:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire [0:0]I4;
  wire [0:0]O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [2:0]Q;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axis_mm2s_tready;
  wire \n_39_BLK_MEM.I_SYNC_FIFOGEN_FIFO ;
  wire p_0_in2_in;
  wire p_0_in5_in;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_data_fifo_wr_cnt;
  wire sig_rd_empty;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire sig_stop_request;

axi_dma_0sync_fifo_fg__parameterized0 \BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .O1(O1),
        .O2(\n_39_BLK_MEM.I_SYNC_FIFOGEN_FIFO ),
        .O3(O2),
        .O4(O3),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O4),
        .Q(Q),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in5_in(p_0_in5_in),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data_fifo_wr_cnt(sig_data_fifo_wr_cnt),
        .sig_rd_empty(sig_rd_empty),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_stop_request(sig_stop_request));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     hold_ff_q_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_39_BLK_MEM.I_SYNC_FIFOGEN_FIFO ),
        .Q(hold_ff_q),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module axi_dma_0axi_datamover_sfifo_autord__parameterized0
   (O1,
    O2,
    D,
    O,
    CO,
    O4,
    O6,
    O7,
    O8,
    O10,
    O11,
    O12,
    E,
    O14,
    O15,
    O17,
    SR,
    m_axi_s2mm_aclk,
    Q,
    I1,
    I2,
    I3,
    I4,
    I5,
    DIBDI,
    sig_strm_tvalid,
    I6,
    I7,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_32_out,
    S,
    I8,
    sig_child_qual_first_of_2,
    sig_csm_pop_child_cmd,
    sig_xfer_address,
    p_0_out);
  output O1;
  output O2;
  output [4:0]D;
  output [3:0]O;
  output [0:0]CO;
  output [3:0]O4;
  output O6;
  output [8:0]O7;
  output O8;
  output O10;
  output O11;
  output O12;
  output [0:0]E;
  output [2:0]O14;
  output [2:0]O15;
  output [4:0]O17;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input [6:0]Q;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input [1:0]DIBDI;
  input sig_strm_tvalid;
  input I6;
  input I7;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_32_out;
  input [3:0]S;
  input [3:0]I8;
  input sig_child_qual_first_of_2;
  input sig_csm_pop_child_cmd;
  input [1:0]sig_xfer_address;
  input [8:0]p_0_out;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]CO;
  wire [4:0]D;
  wire [1:0]DIBDI;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire [3:0]I8;
  wire [3:0]O;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire [2:0]O14;
  wire [2:0]O15;
  wire [4:0]O17;
  wire O2;
  wire [3:0]O4;
  wire O6;
  wire [8:0]O7;
  wire O8;
  wire [6:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire \n_7_NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO ;
  wire [8:0]p_0_out;
  wire p_32_out;
  wire sig_child_qual_first_of_2;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_strm_tvalid;
  wire [1:0]sig_xfer_address;

GND GND
       (.G(\<const0> ));
axi_dma_0sync_fifo_fg__parameterized1 \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.CO(CO),
        .D(D),
        .DIBDI(DIBDI),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .O(O),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O14(O14),
        .O15(O15),
        .O17(O17),
        .O2(O2),
        .O3(\n_7_NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO ),
        .O4(O4),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .Q(Q),
        .S(S),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_out(p_0_out),
        .p_32_out(p_32_out),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_strm_tvalid(sig_strm_tvalid),
        .sig_xfer_address(sig_xfer_address));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     hold_ff_q_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_7_NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO ),
        .Q(hold_ff_q),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module axi_dma_0axi_datamover_sfifo_autord__parameterized1
   (D,
    DOBDO,
    p_1_in,
    O1,
    O2,
    m_axi_s2mm_aclk,
    SR,
    E,
    Q,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_4_out,
    S0,
    p_0_in5_in,
    I1);
  output [34:0]D;
  output [5:0]DOBDO;
  output p_1_in;
  output O1;
  output [2:0]O2;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]Q;
  input [5:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_4_out;
  input S0;
  input p_0_in5_in;
  input [2:0]I1;

  wire \<const0> ;
  wire \<const1> ;
  wire [34:0]D;
  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire [2:0]I1;
  wire O1;
  wire [2:0]O2;
  wire [31:0]Q;
  wire S0;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire \n_42_BLK_MEM.I_SYNC_FIFOGEN_FIFO ;
  wire p_0_in5_in;
  wire p_1_in;
  wire p_4_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

axi_dma_0sync_fifo_fg__parameterized2 \BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1(I1),
        .O1(\n_42_BLK_MEM.I_SYNC_FIFOGEN_FIFO ),
        .O2(O1),
        .O3(O2),
        .Q(Q),
        .S0(S0),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in5_in(p_0_in5_in),
        .p_1_in(p_1_in),
        .p_4_out(p_4_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     hold_ff_q_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_42_BLK_MEM.I_SYNC_FIFOGEN_FIFO ),
        .Q(hold_ff_q),
        .R(\<const0> ));
endmodule

module axi_dma_0axi_datamover_skid2mm_buf
   (p_0_in3_in,
    sig_skid2data_wready,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wdata,
    Q,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_aclk,
    SR,
    sig_data2skid_wlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_reset_reg,
    m_axi_s2mm_wready,
    I1,
    D,
    I2,
    I3);
  output p_0_in3_in;
  output sig_skid2data_wready;
  output m_axi_s2mm_wvalid;
  output m_axi_s2mm_wlast;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]Q;
  output [3:0]m_axi_s2mm_wstrb;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input sig_data2skid_wlast;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_reset_reg;
  input m_axi_s2mm_wready;
  input I1;
  input [31:0]D;
  input [3:0]I2;
  input [3:0]I3;

  wire \<const0> ;
  wire \<const1> ;
  wire [31:0]D;
  wire I1;
  wire [3:0]I2;
  wire [3:0]I3;
  wire [3:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire n_0_sig_m_valid_dup_i_1__0;
  wire n_0_sig_s_ready_dup_i_1__0;
  wire p_0_in3_in;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2skid_wlast;
  wire sig_data_reg_out_en;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
(* RTL_KEEP = "true" *)   wire sig_m_valid_dup;
(* RTL_KEEP = "true" *)   wire sig_m_valid_out;
  wire sig_reset_reg;
(* RTL_KEEP = "true" *)   wire sig_s_ready_dup;
(* RTL_KEEP = "true" *)   wire sig_s_ready_out;
  wire sig_skid2data_wready;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(sig_s_ready_dup),
        .O(p_0_in3_in));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(sig_s_ready_out),
        .O(sig_skid2data_wready));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(sig_m_valid_out),
        .O(m_axi_s2mm_wvalid));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[0]_i_1__0 
       (.I0(D[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[10]_i_1__0 
       (.I0(D[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[11]_i_1__0 
       (.I0(D[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[12]_i_1__0 
       (.I0(D[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[13]_i_1__0 
       (.I0(D[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[14]_i_1__0 
       (.I0(D[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[15]_i_1__0 
       (.I0(D[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[16]_i_1__0 
       (.I0(D[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[17]_i_1__0 
       (.I0(D[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[18]_i_1__0 
       (.I0(D[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[19]_i_1__0 
       (.I0(D[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[1]_i_1__0 
       (.I0(D[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[20]_i_1__0 
       (.I0(D[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[21]_i_1__0 
       (.I0(D[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[22]_i_1__0 
       (.I0(D[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[23]_i_1__0 
       (.I0(D[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[24]_i_1__0 
       (.I0(D[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[25]_i_1__0 
       (.I0(D[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[26]_i_1__0 
       (.I0(D[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[27]_i_1__0 
       (.I0(D[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[28]_i_1__0 
       (.I0(D[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[29]_i_1__0 
       (.I0(D[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[2]_i_1__0 
       (.I0(D[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[30]_i_1__0 
       (.I0(D[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
LUT2 #(
    .INIT(4'hB)) 
     \sig_data_reg_out[31]_i_1__0 
       (.I0(m_axi_s2mm_wready),
        .I1(sig_m_valid_dup),
        .O(sig_data_reg_out_en));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[31]_i_2__0 
       (.I0(D[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[3]_i_1__0 
       (.I0(D[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[4]_i_1__0 
       (.I0(D[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[5]_i_1__0 
       (.I0(D[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[6]_i_1__0 
       (.I0(D[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[7]_i_1__0 
       (.I0(D[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[8]_i_1__0 
       (.I0(D[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[9]_i_1__0 
       (.I0(D[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[0]),
        .Q(m_axi_s2mm_wdata[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[10]),
        .Q(m_axi_s2mm_wdata[10]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[11]),
        .Q(m_axi_s2mm_wdata[11]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[12]),
        .Q(m_axi_s2mm_wdata[12]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[13]),
        .Q(m_axi_s2mm_wdata[13]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[14]),
        .Q(m_axi_s2mm_wdata[14]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[15]),
        .Q(m_axi_s2mm_wdata[15]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[16]),
        .Q(m_axi_s2mm_wdata[16]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[17]),
        .Q(m_axi_s2mm_wdata[17]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[18]),
        .Q(m_axi_s2mm_wdata[18]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[19]),
        .Q(m_axi_s2mm_wdata[19]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[1]),
        .Q(m_axi_s2mm_wdata[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[20]),
        .Q(m_axi_s2mm_wdata[20]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[21]),
        .Q(m_axi_s2mm_wdata[21]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[22]),
        .Q(m_axi_s2mm_wdata[22]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[23]),
        .Q(m_axi_s2mm_wdata[23]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[24]),
        .Q(m_axi_s2mm_wdata[24]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[25]),
        .Q(m_axi_s2mm_wdata[25]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[26]),
        .Q(m_axi_s2mm_wdata[26]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[27]),
        .Q(m_axi_s2mm_wdata[27]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[28]),
        .Q(m_axi_s2mm_wdata[28]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[29]),
        .Q(m_axi_s2mm_wdata[29]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[2]),
        .Q(m_axi_s2mm_wdata[2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[30]),
        .Q(m_axi_s2mm_wdata[30]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[31]),
        .Q(m_axi_s2mm_wdata[31]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[3]),
        .Q(m_axi_s2mm_wdata[3]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[4]),
        .Q(m_axi_s2mm_wdata[4]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[5]),
        .Q(m_axi_s2mm_wdata[5]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[6]),
        .Q(m_axi_s2mm_wdata[6]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[7]),
        .Q(m_axi_s2mm_wdata[7]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[8]),
        .Q(m_axi_s2mm_wdata[8]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[9]),
        .Q(m_axi_s2mm_wdata[9]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(sig_data_skid_reg[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[10]),
        .Q(sig_data_skid_reg[10]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[11]),
        .Q(sig_data_skid_reg[11]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[12]),
        .Q(sig_data_skid_reg[12]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[13]),
        .Q(sig_data_skid_reg[13]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[14]),
        .Q(sig_data_skid_reg[14]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[15]),
        .Q(sig_data_skid_reg[15]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[16]),
        .Q(sig_data_skid_reg[16]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[17]),
        .Q(sig_data_skid_reg[17]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[18]),
        .Q(sig_data_skid_reg[18]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[19]),
        .Q(sig_data_skid_reg[19]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(sig_data_skid_reg[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[20]),
        .Q(sig_data_skid_reg[20]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[21]),
        .Q(sig_data_skid_reg[21]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[22]),
        .Q(sig_data_skid_reg[22]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[23]),
        .Q(sig_data_skid_reg[23]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[24]),
        .Q(sig_data_skid_reg[24]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[25]),
        .Q(sig_data_skid_reg[25]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[26]),
        .Q(sig_data_skid_reg[26]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[27]),
        .Q(sig_data_skid_reg[27]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[28]),
        .Q(sig_data_skid_reg[28]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[29]),
        .Q(sig_data_skid_reg[29]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(sig_data_skid_reg[2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[30]),
        .Q(sig_data_skid_reg[30]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[31]),
        .Q(sig_data_skid_reg[31]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(sig_data_skid_reg[3]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[4]),
        .Q(sig_data_skid_reg[4]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[5]),
        .Q(sig_data_skid_reg[5]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[6]),
        .Q(sig_data_skid_reg[6]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[7]),
        .Q(sig_data_skid_reg[7]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[8]),
        .Q(sig_data_skid_reg[8]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[9]),
        .Q(sig_data_skid_reg[9]),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hB8)) 
     sig_last_reg_out_i_1__0
       (.I0(sig_data2skid_wlast),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
FDRE #(
    .INIT(1'b0)) 
     sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(m_axi_s2mm_wlast),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data2skid_wlast),
        .Q(sig_last_skid_reg),
        .R(SR));
LUT6 #(
    .INIT(64'h000000005DDD0000)) 
     sig_m_valid_dup_i_1__0
       (.I0(I1),
        .I1(sig_m_valid_dup),
        .I2(sig_s_ready_dup),
        .I3(m_axi_s2mm_wready),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(sig_reset_reg),
        .O(n_0_sig_m_valid_dup_i_1__0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_m_valid_dup_i_1__0),
        .Q(sig_m_valid_dup),
        .R(\<const0> ));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_m_valid_dup_i_1__0),
        .Q(sig_m_valid_out),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hAAA8AAAAA8A8A8A8)) 
     sig_s_ready_dup_i_1__0
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_reset_reg),
        .I2(m_axi_s2mm_wready),
        .I3(I1),
        .I4(sig_m_valid_dup),
        .I5(sig_s_ready_dup),
        .O(n_0_sig_s_ready_dup_i_1__0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_s_ready_dup_i_1__0),
        .Q(sig_s_ready_dup),
        .R(\<const0> ));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_s_ready_dup_i_1__0),
        .Q(sig_s_ready_out),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(I3[0]),
        .Q(m_axi_s2mm_wstrb[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(I3[1]),
        .Q(m_axi_s2mm_wstrb[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(I3[2]),
        .Q(m_axi_s2mm_wstrb[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(I3[3]),
        .Q(m_axi_s2mm_wstrb[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[0]),
        .Q(Q[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[1]),
        .Q(Q[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[2]),
        .Q(Q[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[3]),
        .Q(Q[3]),
        .R(SR));
endmodule

module axi_dma_0axi_datamover_skid_buf
   (p_0_in2_in,
    s_axis_s2mm_tready,
    skid2dre_wvalid,
    sig_stop_request,
    sig_slast_with_stop,
    sig_sstrb_stop_mask,
    Q,
    O1,
    I1,
    m_axi_s2mm_aclk,
    SR,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_data2skid_halt,
    dre2skid_wready,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    I2,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tlast,
    sig_reset_reg,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tdata,
    I3,
    I4,
    I5,
    I6);
  output p_0_in2_in;
  output s_axis_s2mm_tready;
  output skid2dre_wvalid;
  output sig_stop_request;
  output sig_slast_with_stop;
  output [3:0]sig_sstrb_stop_mask;
  output [3:0]Q;
  output [31:0]O1;
  input I1;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input [0:0]E;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_data2skid_halt;
  input dre2skid_wready;
  input sig_halt_reg_dly2;
  input sig_halt_reg_dly3;
  input I2;
  input s_axis_s2mm_tvalid;
  input s_axis_s2mm_tlast;
  input sig_reset_reg;
  input [3:0]s_axis_s2mm_tkeep;
  input [31:0]s_axis_s2mm_tdata;
  input I3;
  input I4;
  input I5;
  input I6;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire [31:0]O1;
  wire [3:0]Q;
  wire [0:0]SR;
  wire dre2skid_wready;
  wire m_axi_s2mm_aclk;
  wire \n_0_sig_data_reg_out[0]_i_1__2 ;
  wire \n_0_sig_data_reg_out[10]_i_1__2 ;
  wire \n_0_sig_data_reg_out[11]_i_1__2 ;
  wire \n_0_sig_data_reg_out[12]_i_1__2 ;
  wire \n_0_sig_data_reg_out[13]_i_1__2 ;
  wire \n_0_sig_data_reg_out[14]_i_1__2 ;
  wire \n_0_sig_data_reg_out[15]_i_1__2 ;
  wire \n_0_sig_data_reg_out[16]_i_1__2 ;
  wire \n_0_sig_data_reg_out[17]_i_1__2 ;
  wire \n_0_sig_data_reg_out[18]_i_1__2 ;
  wire \n_0_sig_data_reg_out[19]_i_1__2 ;
  wire \n_0_sig_data_reg_out[1]_i_1__2 ;
  wire \n_0_sig_data_reg_out[20]_i_1__2 ;
  wire \n_0_sig_data_reg_out[21]_i_1__2 ;
  wire \n_0_sig_data_reg_out[22]_i_1__2 ;
  wire \n_0_sig_data_reg_out[23]_i_1__2 ;
  wire \n_0_sig_data_reg_out[24]_i_1__2 ;
  wire \n_0_sig_data_reg_out[25]_i_1__2 ;
  wire \n_0_sig_data_reg_out[26]_i_1__2 ;
  wire \n_0_sig_data_reg_out[27]_i_1__2 ;
  wire \n_0_sig_data_reg_out[28]_i_1__2 ;
  wire \n_0_sig_data_reg_out[29]_i_1__2 ;
  wire \n_0_sig_data_reg_out[2]_i_1__2 ;
  wire \n_0_sig_data_reg_out[30]_i_1__2 ;
  wire \n_0_sig_data_reg_out[31]_i_1__2 ;
  wire \n_0_sig_data_reg_out[3]_i_1__2 ;
  wire \n_0_sig_data_reg_out[4]_i_1__2 ;
  wire \n_0_sig_data_reg_out[5]_i_1__2 ;
  wire \n_0_sig_data_reg_out[6]_i_1__2 ;
  wire \n_0_sig_data_reg_out[7]_i_1__2 ;
  wire \n_0_sig_data_reg_out[8]_i_1__2 ;
  wire \n_0_sig_data_reg_out[9]_i_1__2 ;
  wire \n_0_sig_data_skid_reg_reg[0] ;
  wire \n_0_sig_data_skid_reg_reg[10] ;
  wire \n_0_sig_data_skid_reg_reg[11] ;
  wire \n_0_sig_data_skid_reg_reg[12] ;
  wire \n_0_sig_data_skid_reg_reg[13] ;
  wire \n_0_sig_data_skid_reg_reg[14] ;
  wire \n_0_sig_data_skid_reg_reg[15] ;
  wire \n_0_sig_data_skid_reg_reg[16] ;
  wire \n_0_sig_data_skid_reg_reg[17] ;
  wire \n_0_sig_data_skid_reg_reg[18] ;
  wire \n_0_sig_data_skid_reg_reg[19] ;
  wire \n_0_sig_data_skid_reg_reg[1] ;
  wire \n_0_sig_data_skid_reg_reg[20] ;
  wire \n_0_sig_data_skid_reg_reg[21] ;
  wire \n_0_sig_data_skid_reg_reg[22] ;
  wire \n_0_sig_data_skid_reg_reg[23] ;
  wire \n_0_sig_data_skid_reg_reg[24] ;
  wire \n_0_sig_data_skid_reg_reg[25] ;
  wire \n_0_sig_data_skid_reg_reg[26] ;
  wire \n_0_sig_data_skid_reg_reg[27] ;
  wire \n_0_sig_data_skid_reg_reg[28] ;
  wire \n_0_sig_data_skid_reg_reg[29] ;
  wire \n_0_sig_data_skid_reg_reg[2] ;
  wire \n_0_sig_data_skid_reg_reg[30] ;
  wire \n_0_sig_data_skid_reg_reg[31] ;
  wire \n_0_sig_data_skid_reg_reg[3] ;
  wire \n_0_sig_data_skid_reg_reg[4] ;
  wire \n_0_sig_data_skid_reg_reg[5] ;
  wire \n_0_sig_data_skid_reg_reg[6] ;
  wire \n_0_sig_data_skid_reg_reg[7] ;
  wire \n_0_sig_data_skid_reg_reg[8] ;
  wire \n_0_sig_data_skid_reg_reg[9] ;
  wire n_0_sig_m_valid_dup_i_1__1;
  wire n_0_sig_m_valid_dup_i_2__0;
  wire n_0_sig_mvalid_stop_reg_i_1__0;
  wire n_0_sig_s_ready_dup_i_1__2;
  wire n_0_sig_s_ready_dup_i_2__1;
  wire p_0_in2_in;
  wire [31:0]s_axis_s2mm_tdata;
  wire [3:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2skid_halt;
  wire sig_data_reg_out0;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
(* RTL_KEEP = "true" *)   wire sig_m_valid_dup;
(* RTL_KEEP = "true" *)   wire sig_m_valid_out;
  wire sig_mvalid_stop;
  wire sig_reset_reg;
(* RTL_KEEP = "true" *)   wire sig_s_ready_dup;
(* RTL_KEEP = "true" *)   wire sig_s_ready_out;
  wire sig_slast_with_stop;
  wire sig_slast_with_stop_0;
  wire [3:0]sig_sstrb_stop_mask;
  wire [3:0]sig_sstrb_with_stop;
  wire sig_stop_request;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;
  wire skid2dre_wvalid;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(sig_m_valid_dup),
        .O(p_0_in2_in));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(sig_s_ready_out),
        .O(s_axis_s2mm_tready));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(sig_m_valid_out),
        .O(skid2dre_wvalid));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[0]_i_1__2 
       (.I0(s_axis_s2mm_tdata[0]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[0] ),
        .O(\n_0_sig_data_reg_out[0]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[10]_i_1__2 
       (.I0(s_axis_s2mm_tdata[10]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[10] ),
        .O(\n_0_sig_data_reg_out[10]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[11]_i_1__2 
       (.I0(s_axis_s2mm_tdata[11]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[11] ),
        .O(\n_0_sig_data_reg_out[11]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[12]_i_1__2 
       (.I0(s_axis_s2mm_tdata[12]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[12] ),
        .O(\n_0_sig_data_reg_out[12]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[13]_i_1__2 
       (.I0(s_axis_s2mm_tdata[13]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[13] ),
        .O(\n_0_sig_data_reg_out[13]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[14]_i_1__2 
       (.I0(s_axis_s2mm_tdata[14]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[14] ),
        .O(\n_0_sig_data_reg_out[14]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[15]_i_1__2 
       (.I0(s_axis_s2mm_tdata[15]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[15] ),
        .O(\n_0_sig_data_reg_out[15]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[16]_i_1__2 
       (.I0(s_axis_s2mm_tdata[16]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[16] ),
        .O(\n_0_sig_data_reg_out[16]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[17]_i_1__2 
       (.I0(s_axis_s2mm_tdata[17]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[17] ),
        .O(\n_0_sig_data_reg_out[17]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[18]_i_1__2 
       (.I0(s_axis_s2mm_tdata[18]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[18] ),
        .O(\n_0_sig_data_reg_out[18]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[19]_i_1__2 
       (.I0(s_axis_s2mm_tdata[19]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[19] ),
        .O(\n_0_sig_data_reg_out[19]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[1]_i_1__2 
       (.I0(s_axis_s2mm_tdata[1]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[1] ),
        .O(\n_0_sig_data_reg_out[1]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[20]_i_1__2 
       (.I0(s_axis_s2mm_tdata[20]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[20] ),
        .O(\n_0_sig_data_reg_out[20]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[21]_i_1__2 
       (.I0(s_axis_s2mm_tdata[21]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[21] ),
        .O(\n_0_sig_data_reg_out[21]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[22]_i_1__2 
       (.I0(s_axis_s2mm_tdata[22]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[22] ),
        .O(\n_0_sig_data_reg_out[22]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[23]_i_1__2 
       (.I0(s_axis_s2mm_tdata[23]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[23] ),
        .O(\n_0_sig_data_reg_out[23]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[24]_i_1__2 
       (.I0(s_axis_s2mm_tdata[24]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[24] ),
        .O(\n_0_sig_data_reg_out[24]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[25]_i_1__2 
       (.I0(s_axis_s2mm_tdata[25]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[25] ),
        .O(\n_0_sig_data_reg_out[25]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[26]_i_1__2 
       (.I0(s_axis_s2mm_tdata[26]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[26] ),
        .O(\n_0_sig_data_reg_out[26]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[27]_i_1__2 
       (.I0(s_axis_s2mm_tdata[27]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[27] ),
        .O(\n_0_sig_data_reg_out[27]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[28]_i_1__2 
       (.I0(s_axis_s2mm_tdata[28]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[28] ),
        .O(\n_0_sig_data_reg_out[28]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[29]_i_1__2 
       (.I0(s_axis_s2mm_tdata[29]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[29] ),
        .O(\n_0_sig_data_reg_out[29]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[2]_i_1__2 
       (.I0(s_axis_s2mm_tdata[2]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[2] ),
        .O(\n_0_sig_data_reg_out[2]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[30]_i_1__2 
       (.I0(s_axis_s2mm_tdata[30]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[30] ),
        .O(\n_0_sig_data_reg_out[30]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[31]_i_1__2 
       (.I0(s_axis_s2mm_tdata[31]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[31] ),
        .O(\n_0_sig_data_reg_out[31]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[3]_i_1__2 
       (.I0(s_axis_s2mm_tdata[3]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[3] ),
        .O(\n_0_sig_data_reg_out[3]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[4]_i_1__2 
       (.I0(s_axis_s2mm_tdata[4]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[4] ),
        .O(\n_0_sig_data_reg_out[4]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[5]_i_1__2 
       (.I0(s_axis_s2mm_tdata[5]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[5] ),
        .O(\n_0_sig_data_reg_out[5]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[6]_i_1__2 
       (.I0(s_axis_s2mm_tdata[6]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[6] ),
        .O(\n_0_sig_data_reg_out[6]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[7]_i_1__2 
       (.I0(s_axis_s2mm_tdata[7]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[7] ),
        .O(\n_0_sig_data_reg_out[7]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[8]_i_1__2 
       (.I0(s_axis_s2mm_tdata[8]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[8] ),
        .O(\n_0_sig_data_reg_out[8]_i_1__2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[9]_i_1__2 
       (.I0(s_axis_s2mm_tdata[9]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[9] ),
        .O(\n_0_sig_data_reg_out[9]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[0]_i_1__2 ),
        .Q(O1[0]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[10]_i_1__2 ),
        .Q(O1[10]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[11]_i_1__2 ),
        .Q(O1[11]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[12]_i_1__2 ),
        .Q(O1[12]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[13]_i_1__2 ),
        .Q(O1[13]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[14]_i_1__2 ),
        .Q(O1[14]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[15]_i_1__2 ),
        .Q(O1[15]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[16]_i_1__2 ),
        .Q(O1[16]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[17]_i_1__2 ),
        .Q(O1[17]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[18]_i_1__2 ),
        .Q(O1[18]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[19]_i_1__2 ),
        .Q(O1[19]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[1]_i_1__2 ),
        .Q(O1[1]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[20]_i_1__2 ),
        .Q(O1[20]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[21]_i_1__2 ),
        .Q(O1[21]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[22]_i_1__2 ),
        .Q(O1[22]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[23]_i_1__2 ),
        .Q(O1[23]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[24]_i_1__2 ),
        .Q(O1[24]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[25]_i_1__2 ),
        .Q(O1[25]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[26]_i_1__2 ),
        .Q(O1[26]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[27]_i_1__2 ),
        .Q(O1[27]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[28]_i_1__2 ),
        .Q(O1[28]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[29]_i_1__2 ),
        .Q(O1[29]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[2]_i_1__2 ),
        .Q(O1[2]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[30]_i_1__2 ),
        .Q(O1[30]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[31]_i_1__2 ),
        .Q(O1[31]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[3]_i_1__2 ),
        .Q(O1[3]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[4]_i_1__2 ),
        .Q(O1[4]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[5]_i_1__2 ),
        .Q(O1[5]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[6]_i_1__2 ),
        .Q(O1[6]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[7]_i_1__2 ),
        .Q(O1[7]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[8]_i_1__2 ),
        .Q(O1[8]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_sig_data_reg_out[9]_i_1__2 ),
        .Q(O1[9]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[0]),
        .Q(\n_0_sig_data_skid_reg_reg[0] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[10]),
        .Q(\n_0_sig_data_skid_reg_reg[10] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[11]),
        .Q(\n_0_sig_data_skid_reg_reg[11] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[12]),
        .Q(\n_0_sig_data_skid_reg_reg[12] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[13]),
        .Q(\n_0_sig_data_skid_reg_reg[13] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[14]),
        .Q(\n_0_sig_data_skid_reg_reg[14] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[15]),
        .Q(\n_0_sig_data_skid_reg_reg[15] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[16]),
        .Q(\n_0_sig_data_skid_reg_reg[16] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[17]),
        .Q(\n_0_sig_data_skid_reg_reg[17] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[18]),
        .Q(\n_0_sig_data_skid_reg_reg[18] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[19]),
        .Q(\n_0_sig_data_skid_reg_reg[19] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[1]),
        .Q(\n_0_sig_data_skid_reg_reg[1] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[20]),
        .Q(\n_0_sig_data_skid_reg_reg[20] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[21]),
        .Q(\n_0_sig_data_skid_reg_reg[21] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[22]),
        .Q(\n_0_sig_data_skid_reg_reg[22] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[23]),
        .Q(\n_0_sig_data_skid_reg_reg[23] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[24]),
        .Q(\n_0_sig_data_skid_reg_reg[24] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[25]),
        .Q(\n_0_sig_data_skid_reg_reg[25] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[26]),
        .Q(\n_0_sig_data_skid_reg_reg[26] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[27]),
        .Q(\n_0_sig_data_skid_reg_reg[27] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[28]),
        .Q(\n_0_sig_data_skid_reg_reg[28] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[29]),
        .Q(\n_0_sig_data_skid_reg_reg[29] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[2]),
        .Q(\n_0_sig_data_skid_reg_reg[2] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[30]),
        .Q(\n_0_sig_data_skid_reg_reg[30] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[31]),
        .Q(\n_0_sig_data_skid_reg_reg[31] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[3]),
        .Q(\n_0_sig_data_skid_reg_reg[3] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[4]),
        .Q(\n_0_sig_data_skid_reg_reg[4] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[5]),
        .Q(\n_0_sig_data_skid_reg_reg[5] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[6]),
        .Q(\n_0_sig_data_skid_reg_reg[6] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[7]),
        .Q(\n_0_sig_data_skid_reg_reg[7] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[8]),
        .Q(\n_0_sig_data_skid_reg_reg[8] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[9]),
        .Q(\n_0_sig_data_skid_reg_reg[9] ),
        .R(SR));
LUT4 #(
    .INIT(16'hEFE0)) 
     sig_last_reg_out_i_1__1
       (.I0(sig_stop_request),
        .I1(s_axis_s2mm_tlast),
        .I2(sig_s_ready_dup),
        .I3(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
FDRE #(
    .INIT(1'b0)) 
     sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_last_skid_mux_out),
        .Q(sig_slast_with_stop),
        .R(sig_data_reg_out0));
LUT2 #(
    .INIT(4'hE)) 
     sig_last_skid_reg_i_1__1
       (.I0(sig_stop_request),
        .I1(s_axis_s2mm_tlast),
        .O(sig_slast_with_stop_0));
FDRE #(
    .INIT(1'b0)) 
     sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_slast_with_stop_0),
        .Q(sig_last_skid_reg),
        .R(SR));
LUT6 #(
    .INIT(64'h0000A2AAAA00AAAA)) 
     sig_m_valid_dup_i_1__1
       (.I0(n_0_sig_m_valid_dup_i_2__0),
        .I1(sig_halt_reg_dly2),
        .I2(sig_halt_reg_dly3),
        .I3(sig_m_valid_dup),
        .I4(sig_stop_request),
        .I5(dre2skid_wready),
        .O(n_0_sig_m_valid_dup_i_1__1));
LUT6 #(
    .INIT(64'h1011101011111010)) 
     sig_m_valid_dup_i_2__0
       (.I0(I2),
        .I1(sig_mvalid_stop),
        .I2(s_axis_s2mm_tvalid),
        .I3(sig_s_ready_dup),
        .I4(sig_m_valid_dup),
        .I5(dre2skid_wready),
        .O(n_0_sig_m_valid_dup_i_2__0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_m_valid_dup_i_1__1),
        .Q(sig_m_valid_dup),
        .R(\<const0> ));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_m_valid_dup_i_1__1),
        .Q(sig_m_valid_out),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hAAAAA88888AA8888)) 
     sig_mvalid_stop_reg_i_1__0
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_mvalid_stop),
        .I2(sig_data2skid_halt),
        .I3(sig_m_valid_dup),
        .I4(sig_stop_request),
        .I5(dre2skid_wready),
        .O(n_0_sig_mvalid_stop_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_mvalid_stop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_mvalid_stop_reg_i_1__0),
        .Q(sig_mvalid_stop),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h20200020)) 
     sig_s_ready_dup_i_1__2
       (.I0(n_0_sig_s_ready_dup_i_2__1),
        .I1(sig_stop_request),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_halt_reg_dly2),
        .I4(sig_halt_reg_dly3),
        .O(n_0_sig_s_ready_dup_i_1__2));
LUT5 #(
    .INIT(32'hFFFFFF70)) 
     sig_s_ready_dup_i_2__1
       (.I0(sig_m_valid_dup),
        .I1(s_axis_s2mm_tvalid),
        .I2(sig_s_ready_dup),
        .I3(dre2skid_wready),
        .I4(sig_reset_reg),
        .O(n_0_sig_s_ready_dup_i_2__1));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_s_ready_dup_i_1__2),
        .Q(sig_s_ready_dup),
        .R(\<const0> ));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_s_ready_dup_i_1__2),
        .Q(sig_s_ready_out),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_sready_stop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I1),
        .Q(sig_stop_request),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I6),
        .Q(sig_sstrb_stop_mask[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I5),
        .Q(sig_sstrb_stop_mask[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I4),
        .Q(sig_sstrb_stop_mask[2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I3),
        .Q(sig_sstrb_stop_mask[3]),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[0]_i_1__1 
       (.I0(sig_sstrb_stop_mask[0]),
        .I1(s_axis_s2mm_tkeep[0]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[1]_i_1__1 
       (.I0(sig_sstrb_stop_mask[1]),
        .I1(s_axis_s2mm_tkeep[1]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[2]_i_1__1 
       (.I0(sig_sstrb_stop_mask[2]),
        .I1(s_axis_s2mm_tkeep[2]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
LUT2 #(
    .INIT(4'hB)) 
     \sig_strb_reg_out[3]_i_1__1 
       (.I0(sig_mvalid_stop),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_data_reg_out0));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[3]_i_3__0 
       (.I0(sig_sstrb_stop_mask[3]),
        .I1(s_axis_s2mm_tkeep[3]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[0]),
        .Q(Q[0]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[1]),
        .Q(Q[1]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[2]),
        .Q(Q[2]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[3]),
        .Q(Q[3]),
        .R(sig_data_reg_out0));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[0]_i_1__1 
       (.I0(sig_sstrb_stop_mask[0]),
        .I1(s_axis_s2mm_tkeep[0]),
        .O(sig_sstrb_with_stop[0]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[1]_i_1__1 
       (.I0(sig_sstrb_stop_mask[1]),
        .I1(s_axis_s2mm_tkeep[1]),
        .O(sig_sstrb_with_stop[1]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[2]_i_1__1 
       (.I0(sig_sstrb_stop_mask[2]),
        .I1(s_axis_s2mm_tkeep[2]),
        .O(sig_sstrb_with_stop[2]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[3]_i_1__1 
       (.I0(sig_sstrb_stop_mask[3]),
        .I1(s_axis_s2mm_tkeep[3]),
        .O(sig_sstrb_with_stop[3]));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[0]),
        .Q(sig_strb_skid_reg[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[1]),
        .Q(sig_strb_skid_reg[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[2]),
        .Q(sig_strb_skid_reg[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[3]),
        .Q(sig_strb_skid_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid_buf" *) 
module axi_dma_0axi_datamover_skid_buf_19
   (p_0_in5_in,
    p_0_in2_in,
    sig_skid2dre_wready,
    m_axis_mm2s_tvalid,
    sig_stop_request,
    m_axis_mm2s_tlast,
    sig_sstrb_stop_mask,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    I1,
    m_axi_mm2s_aclk,
    I2,
    SR,
    sig_slast_with_stop,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_data2skid_halt,
    m_axis_mm2s_tready,
    sig_reset_reg,
    I3,
    I4,
    DOBDO,
    sig_halt_reg_dly3,
    sig_halt_reg_dly2,
    D,
    I5,
    I6,
    I7,
    I8);
  output p_0_in5_in;
  output p_0_in2_in;
  output sig_skid2dre_wready;
  output m_axis_mm2s_tvalid;
  output sig_stop_request;
  output m_axis_mm2s_tlast;
  output [3:0]sig_sstrb_stop_mask;
  output [31:0]m_axis_mm2s_tdata;
  output [3:0]m_axis_mm2s_tkeep;
  input I1;
  input m_axi_mm2s_aclk;
  input I2;
  input [0:0]SR;
  input sig_slast_with_stop;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_data2skid_halt;
  input m_axis_mm2s_tready;
  input sig_reset_reg;
  input I3;
  input I4;
  input [4:0]DOBDO;
  input sig_halt_reg_dly3;
  input sig_halt_reg_dly2;
  input [31:0]D;
  input I5;
  input I6;
  input I7;
  input I8;

  wire \<const0> ;
  wire \<const1> ;
  wire [31:0]D;
  wire [4:0]DOBDO;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axis_mm2s_tdata;
  wire [3:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire n_0_sig_m_valid_dup_i_1;
  wire n_0_sig_mvalid_stop_reg_i_1;
  wire p_0_in2_in;
  wire p_0_in5_in;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2skid_halt;
  wire sig_data_reg_out0;
  wire sig_data_reg_out_en;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
(* RTL_KEEP = "true" *)   wire sig_m_valid_dup;
(* RTL_KEEP = "true" *)   wire sig_m_valid_out;
  wire sig_mvalid_stop;
  wire sig_mvalid_stop_set;
  wire sig_reset_reg;
(* RTL_KEEP = "true" *)   wire sig_s_ready_dup;
(* RTL_KEEP = "true" *)   wire sig_s_ready_out;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire [3:0]sig_sstrb_stop_mask;
  wire [3:0]sig_sstrb_with_stop;
  wire sig_stop_request;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(sig_s_ready_dup),
        .O(p_0_in5_in));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(sig_m_valid_dup),
        .O(p_0_in2_in));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(sig_s_ready_out),
        .O(sig_skid2dre_wready));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(sig_m_valid_out),
        .O(m_axis_mm2s_tvalid));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[0]_i_1 
       (.I0(D[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[10]_i_1 
       (.I0(D[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[11]_i_1 
       (.I0(D[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[12]_i_1 
       (.I0(D[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[13]_i_1 
       (.I0(D[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[14]_i_1 
       (.I0(D[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[15]_i_1 
       (.I0(D[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[16]_i_1 
       (.I0(D[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[17]_i_1 
       (.I0(D[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[18]_i_1 
       (.I0(D[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[19]_i_1 
       (.I0(D[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[1]_i_1 
       (.I0(D[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[20]_i_1 
       (.I0(D[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[21]_i_1 
       (.I0(D[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[22]_i_1 
       (.I0(D[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[23]_i_1 
       (.I0(D[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[24]_i_1 
       (.I0(D[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[25]_i_1 
       (.I0(D[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[26]_i_1 
       (.I0(D[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[27]_i_1 
       (.I0(D[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[28]_i_1 
       (.I0(D[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[29]_i_1 
       (.I0(D[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[2]_i_1 
       (.I0(D[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[30]_i_1 
       (.I0(D[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
LUT2 #(
    .INIT(4'hB)) 
     \sig_data_reg_out[31]_i_1 
       (.I0(sig_mvalid_stop),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_data_reg_out0));
LUT2 #(
    .INIT(4'hB)) 
     \sig_data_reg_out[31]_i_2 
       (.I0(m_axis_mm2s_tready),
        .I1(sig_m_valid_dup),
        .O(sig_data_reg_out_en));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[31]_i_3 
       (.I0(D[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[3]_i_1 
       (.I0(D[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[4]_i_1 
       (.I0(D[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[5]_i_1 
       (.I0(D[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[6]_i_1 
       (.I0(D[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[7]_i_1 
       (.I0(D[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[8]_i_1 
       (.I0(D[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[9]_i_1 
       (.I0(D[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[0]),
        .Q(m_axis_mm2s_tdata[0]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[10]),
        .Q(m_axis_mm2s_tdata[10]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[11]),
        .Q(m_axis_mm2s_tdata[11]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[12]),
        .Q(m_axis_mm2s_tdata[12]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[13]),
        .Q(m_axis_mm2s_tdata[13]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[14]),
        .Q(m_axis_mm2s_tdata[14]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[15]),
        .Q(m_axis_mm2s_tdata[15]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[16]),
        .Q(m_axis_mm2s_tdata[16]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[17]),
        .Q(m_axis_mm2s_tdata[17]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[18]),
        .Q(m_axis_mm2s_tdata[18]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[19]),
        .Q(m_axis_mm2s_tdata[19]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[1]),
        .Q(m_axis_mm2s_tdata[1]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[20]),
        .Q(m_axis_mm2s_tdata[20]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[21]),
        .Q(m_axis_mm2s_tdata[21]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[22]),
        .Q(m_axis_mm2s_tdata[22]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[23]),
        .Q(m_axis_mm2s_tdata[23]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[24]),
        .Q(m_axis_mm2s_tdata[24]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[25]),
        .Q(m_axis_mm2s_tdata[25]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[26]),
        .Q(m_axis_mm2s_tdata[26]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[27]),
        .Q(m_axis_mm2s_tdata[27]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[28]),
        .Q(m_axis_mm2s_tdata[28]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[29]),
        .Q(m_axis_mm2s_tdata[29]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[2]),
        .Q(m_axis_mm2s_tdata[2]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[30]),
        .Q(m_axis_mm2s_tdata[30]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[31]),
        .Q(m_axis_mm2s_tdata[31]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[3]),
        .Q(m_axis_mm2s_tdata[3]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[4]),
        .Q(m_axis_mm2s_tdata[4]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[5]),
        .Q(m_axis_mm2s_tdata[5]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[6]),
        .Q(m_axis_mm2s_tdata[6]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[7]),
        .Q(m_axis_mm2s_tdata[7]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[8]),
        .Q(m_axis_mm2s_tdata[8]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[9]),
        .Q(m_axis_mm2s_tdata[9]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(sig_data_skid_reg[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[10]),
        .Q(sig_data_skid_reg[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[11]),
        .Q(sig_data_skid_reg[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[12]),
        .Q(sig_data_skid_reg[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[13]),
        .Q(sig_data_skid_reg[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[14]),
        .Q(sig_data_skid_reg[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[15]),
        .Q(sig_data_skid_reg[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[16]),
        .Q(sig_data_skid_reg[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[17]),
        .Q(sig_data_skid_reg[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[18]),
        .Q(sig_data_skid_reg[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[19]),
        .Q(sig_data_skid_reg[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(sig_data_skid_reg[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[20]),
        .Q(sig_data_skid_reg[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[21]),
        .Q(sig_data_skid_reg[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[22]),
        .Q(sig_data_skid_reg[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[23]),
        .Q(sig_data_skid_reg[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[24]),
        .Q(sig_data_skid_reg[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[25]),
        .Q(sig_data_skid_reg[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[26]),
        .Q(sig_data_skid_reg[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[27]),
        .Q(sig_data_skid_reg[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[28]),
        .Q(sig_data_skid_reg[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[29]),
        .Q(sig_data_skid_reg[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(sig_data_skid_reg[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[30]),
        .Q(sig_data_skid_reg[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[31]),
        .Q(sig_data_skid_reg[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(sig_data_skid_reg[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[4]),
        .Q(sig_data_skid_reg[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[5]),
        .Q(sig_data_skid_reg[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[6]),
        .Q(sig_data_skid_reg[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[7]),
        .Q(sig_data_skid_reg[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[8]),
        .Q(sig_data_skid_reg[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[9]),
        .Q(sig_data_skid_reg[9]),
        .R(SR));
LUT5 #(
    .INIT(32'hBAFFBA00)) 
     sig_last_reg_out_i_1
       (.I0(sig_stop_request),
        .I1(I4),
        .I2(DOBDO[4]),
        .I3(sig_s_ready_dup),
        .I4(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
FDRE #(
    .INIT(1'b0)) 
     sig_last_reg_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(m_axis_mm2s_tlast),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     sig_last_skid_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_slast_with_stop),
        .Q(sig_last_skid_reg),
        .R(SR));
LUT5 #(
    .INIT(32'h00000004)) 
     sig_m_valid_dup_i_1
       (.I0(sig_reset_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_mvalid_stop),
        .I3(I3),
        .I4(sig_mvalid_stop_set),
        .O(n_0_sig_m_valid_dup_i_1));
LUT5 #(
    .INIT(32'h8CAC8C8C)) 
     sig_m_valid_dup_i_3
       (.I0(m_axis_mm2s_tready),
        .I1(sig_stop_request),
        .I2(sig_m_valid_dup),
        .I3(sig_halt_reg_dly3),
        .I4(sig_halt_reg_dly2),
        .O(sig_mvalid_stop_set));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_m_valid_dup_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_m_valid_dup_i_1),
        .Q(sig_m_valid_dup),
        .R(\<const0> ));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_m_valid_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_m_valid_dup_i_1),
        .Q(sig_m_valid_out),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hAAAAA88888AA8888)) 
     sig_mvalid_stop_reg_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_mvalid_stop),
        .I2(sig_data2skid_halt),
        .I3(sig_m_valid_dup),
        .I4(sig_stop_request),
        .I5(m_axis_mm2s_tready),
        .O(n_0_sig_mvalid_stop_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_mvalid_stop_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_mvalid_stop_reg_i_1),
        .Q(sig_mvalid_stop),
        .R(\<const0> ));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_dup_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(I2),
        .Q(sig_s_ready_dup),
        .R(\<const0> ));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(I2),
        .Q(sig_s_ready_out),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_sready_stop_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(I1),
        .Q(sig_stop_request),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(I8),
        .Q(sig_sstrb_stop_mask[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(I7),
        .Q(sig_sstrb_stop_mask[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(I6),
        .Q(sig_sstrb_stop_mask[2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(I5),
        .Q(sig_sstrb_stop_mask[3]),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[0]_i_1 
       (.I0(sig_sstrb_stop_mask[0]),
        .I1(DOBDO[0]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[1]_i_1 
       (.I0(sig_sstrb_stop_mask[1]),
        .I1(DOBDO[1]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[2]_i_1 
       (.I0(sig_sstrb_stop_mask[2]),
        .I1(DOBDO[2]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[3]_i_1 
       (.I0(sig_sstrb_stop_mask[3]),
        .I1(DOBDO[3]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[0]),
        .Q(m_axis_mm2s_tkeep[0]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[1]),
        .Q(m_axis_mm2s_tkeep[1]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[2]),
        .Q(m_axis_mm2s_tkeep[2]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[3]),
        .Q(m_axis_mm2s_tkeep[3]),
        .R(sig_data_reg_out0));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[0]_i_1 
       (.I0(sig_sstrb_stop_mask[0]),
        .I1(DOBDO[0]),
        .O(sig_sstrb_with_stop[0]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[1]_i_1 
       (.I0(sig_sstrb_stop_mask[1]),
        .I1(DOBDO[1]),
        .O(sig_sstrb_with_stop[1]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[2]_i_1 
       (.I0(sig_sstrb_stop_mask[2]),
        .I1(DOBDO[2]),
        .O(sig_sstrb_with_stop[2]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[3]_i_1 
       (.I0(sig_sstrb_stop_mask[3]),
        .I1(DOBDO[3]),
        .O(sig_sstrb_with_stop[3]));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[0]),
        .Q(sig_strb_skid_reg[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[1]),
        .Q(sig_strb_skid_reg[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[2]),
        .Q(sig_strb_skid_reg[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[3]),
        .Q(sig_strb_skid_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid_buf" *) 
module axi_dma_0axi_datamover_skid_buf__parameterized0
   (p_0_in5_in,
    p_4_out,
    O1,
    sig_ibtt2wdc_tlast,
    D,
    O2,
    O3,
    O5,
    O18,
    Q,
    m_axi_s2mm_aclk,
    SR,
    DOBDO,
    I7,
    lsig_end_of_cmd_reg,
    p_0_in,
    lsig_eop_reg,
    I1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_reset_reg,
    I2,
    I3);
  output p_0_in5_in;
  output p_4_out;
  output O1;
  output sig_ibtt2wdc_tlast;
  output [2:0]D;
  output [34:0]O2;
  output O3;
  output [0:0]O5;
  output [3:0]O18;
  output [2:0]Q;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input [5:0]DOBDO;
  input I7;
  input lsig_end_of_cmd_reg;
  input [2:0]p_0_in;
  input lsig_eop_reg;
  input I1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_reset_reg;
  input [34:0]I2;
  input [2:0]I3;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]D;
  wire [5:0]DOBDO;
  wire I1;
  wire [34:0]I2;
  wire [2:0]I3;
  wire I7;
  wire O1;
  wire [3:0]O18;
  wire [34:0]O2;
  wire O3;
  wire [0:0]O5;
  wire [2:0]Q;
  wire [0:0]SR;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire m_axi_s2mm_aclk;
  wire \n_0_sig_data_reg_out[0]_i_1__1 ;
  wire \n_0_sig_data_reg_out[10]_i_1__1 ;
  wire \n_0_sig_data_reg_out[11]_i_1__1 ;
  wire \n_0_sig_data_reg_out[12]_i_1__1 ;
  wire \n_0_sig_data_reg_out[13]_i_1__1 ;
  wire \n_0_sig_data_reg_out[14]_i_1__1 ;
  wire \n_0_sig_data_reg_out[15]_i_1__1 ;
  wire \n_0_sig_data_reg_out[16]_i_1__1 ;
  wire \n_0_sig_data_reg_out[17]_i_1__1 ;
  wire \n_0_sig_data_reg_out[18]_i_1__1 ;
  wire \n_0_sig_data_reg_out[19]_i_1__1 ;
  wire \n_0_sig_data_reg_out[1]_i_1__1 ;
  wire \n_0_sig_data_reg_out[20]_i_1__1 ;
  wire \n_0_sig_data_reg_out[21]_i_1__1 ;
  wire \n_0_sig_data_reg_out[22]_i_1__1 ;
  wire \n_0_sig_data_reg_out[23]_i_1__1 ;
  wire \n_0_sig_data_reg_out[24]_i_1__1 ;
  wire \n_0_sig_data_reg_out[25]_i_1__1 ;
  wire \n_0_sig_data_reg_out[26]_i_1__1 ;
  wire \n_0_sig_data_reg_out[27]_i_1__1 ;
  wire \n_0_sig_data_reg_out[28]_i_1__1 ;
  wire \n_0_sig_data_reg_out[29]_i_1__1 ;
  wire \n_0_sig_data_reg_out[2]_i_1__1 ;
  wire \n_0_sig_data_reg_out[30]_i_1__1 ;
  wire \n_0_sig_data_reg_out[31]_i_1__1 ;
  wire \n_0_sig_data_reg_out[3]_i_1__1 ;
  wire \n_0_sig_data_reg_out[4]_i_1__1 ;
  wire \n_0_sig_data_reg_out[5]_i_1__1 ;
  wire \n_0_sig_data_reg_out[6]_i_1__1 ;
  wire \n_0_sig_data_reg_out[7]_i_1__1 ;
  wire \n_0_sig_data_reg_out[8]_i_1__1 ;
  wire \n_0_sig_data_reg_out[9]_i_1__1 ;
  wire \n_0_sig_data_skid_reg_reg[0] ;
  wire \n_0_sig_data_skid_reg_reg[10] ;
  wire \n_0_sig_data_skid_reg_reg[11] ;
  wire \n_0_sig_data_skid_reg_reg[12] ;
  wire \n_0_sig_data_skid_reg_reg[13] ;
  wire \n_0_sig_data_skid_reg_reg[14] ;
  wire \n_0_sig_data_skid_reg_reg[15] ;
  wire \n_0_sig_data_skid_reg_reg[16] ;
  wire \n_0_sig_data_skid_reg_reg[17] ;
  wire \n_0_sig_data_skid_reg_reg[18] ;
  wire \n_0_sig_data_skid_reg_reg[19] ;
  wire \n_0_sig_data_skid_reg_reg[1] ;
  wire \n_0_sig_data_skid_reg_reg[20] ;
  wire \n_0_sig_data_skid_reg_reg[21] ;
  wire \n_0_sig_data_skid_reg_reg[22] ;
  wire \n_0_sig_data_skid_reg_reg[23] ;
  wire \n_0_sig_data_skid_reg_reg[24] ;
  wire \n_0_sig_data_skid_reg_reg[25] ;
  wire \n_0_sig_data_skid_reg_reg[26] ;
  wire \n_0_sig_data_skid_reg_reg[27] ;
  wire \n_0_sig_data_skid_reg_reg[28] ;
  wire \n_0_sig_data_skid_reg_reg[29] ;
  wire \n_0_sig_data_skid_reg_reg[2] ;
  wire \n_0_sig_data_skid_reg_reg[30] ;
  wire \n_0_sig_data_skid_reg_reg[31] ;
  wire \n_0_sig_data_skid_reg_reg[3] ;
  wire \n_0_sig_data_skid_reg_reg[4] ;
  wire \n_0_sig_data_skid_reg_reg[5] ;
  wire \n_0_sig_data_skid_reg_reg[6] ;
  wire \n_0_sig_data_skid_reg_reg[7] ;
  wire \n_0_sig_data_skid_reg_reg[8] ;
  wire \n_0_sig_data_skid_reg_reg[9] ;
  wire n_0_sig_m_valid_dup_i_1__3;
  wire n_0_sig_s_ready_dup_i_1__1;
  wire [2:0]p_0_in;
  wire p_0_in5_in;
  wire p_4_out;
  wire s2mm_strm_eop;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data_reg_out_en;
  wire sig_ibtt2wdc_tlast;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
(* RTL_KEEP = "true" *)   wire sig_m_valid_dup;
(* RTL_KEEP = "true" *)   wire sig_m_valid_out;
  wire sig_reset_reg;
(* RTL_KEEP = "true" *)   wire sig_s_ready_dup;
(* RTL_KEEP = "true" *)   wire sig_s_ready_out;
  wire [4:0]sig_strb_skid_mux_out;
  wire [4:0]sig_strb_skid_reg;

LUT5 #(
    .INIT(32'hFFDF2000)) 
     \GEN_INDET_BTT.lsig_byte_cntr[0]_i_1 
       (.I0(sig_m_valid_out),
        .I1(I7),
        .I2(lsig_end_of_cmd_reg),
        .I3(O2[32]),
        .I4(p_0_in[0]),
        .O(D[0]));
LUT5 #(
    .INIT(32'hFFDF2000)) 
     \GEN_INDET_BTT.lsig_byte_cntr[1]_i_1 
       (.I0(sig_m_valid_out),
        .I1(I7),
        .I2(lsig_end_of_cmd_reg),
        .I3(O2[33]),
        .I4(p_0_in[1]),
        .O(D[1]));
LUT5 #(
    .INIT(32'hFFDF2000)) 
     \GEN_INDET_BTT.lsig_byte_cntr[2]_i_1 
       (.I0(sig_m_valid_out),
        .I1(I7),
        .I2(lsig_end_of_cmd_reg),
        .I3(O2[34]),
        .I4(p_0_in[2]),
        .O(D[2]));
LUT2 #(
    .INIT(4'h2)) 
     \GEN_INDET_BTT.lsig_byte_cntr[7]_i_2 
       (.I0(sig_m_valid_out),
        .I1(I7),
        .O(O5));
LUT4 #(
    .INIT(16'hFD20)) 
     \GEN_INDET_BTT.lsig_eop_reg_i_1 
       (.I0(sig_m_valid_out),
        .I1(I7),
        .I2(s2mm_strm_eop),
        .I3(lsig_eop_reg),
        .O(O3));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(sig_s_ready_dup),
        .O(p_0_in5_in));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(sig_s_ready_out),
        .O(p_4_out));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(sig_m_valid_out),
        .O(O1));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[0]_i_1__1 
       (.I0(I2[0]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[0] ),
        .O(\n_0_sig_data_reg_out[0]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[10]_i_1__1 
       (.I0(I2[10]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[10] ),
        .O(\n_0_sig_data_reg_out[10]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[11]_i_1__1 
       (.I0(I2[11]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[11] ),
        .O(\n_0_sig_data_reg_out[11]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[12]_i_1__1 
       (.I0(I2[12]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[12] ),
        .O(\n_0_sig_data_reg_out[12]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[13]_i_1__1 
       (.I0(I2[13]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[13] ),
        .O(\n_0_sig_data_reg_out[13]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[14]_i_1__1 
       (.I0(I2[14]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[14] ),
        .O(\n_0_sig_data_reg_out[14]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[15]_i_1__1 
       (.I0(I2[15]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[15] ),
        .O(\n_0_sig_data_reg_out[15]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[16]_i_1__1 
       (.I0(I2[16]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[16] ),
        .O(\n_0_sig_data_reg_out[16]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[17]_i_1__1 
       (.I0(I2[17]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[17] ),
        .O(\n_0_sig_data_reg_out[17]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[18]_i_1__1 
       (.I0(I2[18]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[18] ),
        .O(\n_0_sig_data_reg_out[18]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[19]_i_1__1 
       (.I0(I2[19]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[19] ),
        .O(\n_0_sig_data_reg_out[19]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[1]_i_1__1 
       (.I0(I2[1]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[1] ),
        .O(\n_0_sig_data_reg_out[1]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[20]_i_1__1 
       (.I0(I2[20]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[20] ),
        .O(\n_0_sig_data_reg_out[20]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[21]_i_1__1 
       (.I0(I2[21]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[21] ),
        .O(\n_0_sig_data_reg_out[21]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[22]_i_1__1 
       (.I0(I2[22]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[22] ),
        .O(\n_0_sig_data_reg_out[22]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[23]_i_1__1 
       (.I0(I2[23]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[23] ),
        .O(\n_0_sig_data_reg_out[23]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[24]_i_1__1 
       (.I0(I2[24]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[24] ),
        .O(\n_0_sig_data_reg_out[24]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[25]_i_1__1 
       (.I0(I2[25]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[25] ),
        .O(\n_0_sig_data_reg_out[25]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[26]_i_1__1 
       (.I0(I2[26]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[26] ),
        .O(\n_0_sig_data_reg_out[26]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[27]_i_1__1 
       (.I0(I2[27]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[27] ),
        .O(\n_0_sig_data_reg_out[27]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[28]_i_1__1 
       (.I0(I2[28]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[28] ),
        .O(\n_0_sig_data_reg_out[28]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[29]_i_1__1 
       (.I0(I2[29]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[29] ),
        .O(\n_0_sig_data_reg_out[29]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[2]_i_1__1 
       (.I0(I2[2]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[2] ),
        .O(\n_0_sig_data_reg_out[2]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[30]_i_1__1 
       (.I0(I2[30]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[30] ),
        .O(\n_0_sig_data_reg_out[30]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[31]_i_1__1 
       (.I0(I2[31]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[31] ),
        .O(\n_0_sig_data_reg_out[31]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[3]_i_1__1 
       (.I0(I2[3]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[3] ),
        .O(\n_0_sig_data_reg_out[3]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[4]_i_1__1 
       (.I0(I2[4]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[4] ),
        .O(\n_0_sig_data_reg_out[4]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[5]_i_1__1 
       (.I0(I2[5]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[5] ),
        .O(\n_0_sig_data_reg_out[5]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[6]_i_1__1 
       (.I0(I2[6]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[6] ),
        .O(\n_0_sig_data_reg_out[6]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[7]_i_1__1 
       (.I0(I2[7]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[7] ),
        .O(\n_0_sig_data_reg_out[7]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[8]_i_1__1 
       (.I0(I2[8]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[8] ),
        .O(\n_0_sig_data_reg_out[8]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[9]_i_1__1 
       (.I0(I2[9]),
        .I1(sig_s_ready_dup),
        .I2(\n_0_sig_data_skid_reg_reg[9] ),
        .O(\n_0_sig_data_reg_out[9]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[0]_i_1__1 ),
        .Q(O2[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[10]_i_1__1 ),
        .Q(O2[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[11]_i_1__1 ),
        .Q(O2[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[12]_i_1__1 ),
        .Q(O2[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[13]_i_1__1 ),
        .Q(O2[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[14]_i_1__1 ),
        .Q(O2[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[15]_i_1__1 ),
        .Q(O2[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[16]_i_1__1 ),
        .Q(O2[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[17]_i_1__1 ),
        .Q(O2[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[18]_i_1__1 ),
        .Q(O2[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[19]_i_1__1 ),
        .Q(O2[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[1]_i_1__1 ),
        .Q(O2[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[20]_i_1__1 ),
        .Q(O2[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[21]_i_1__1 ),
        .Q(O2[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[22]_i_1__1 ),
        .Q(O2[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[23]_i_1__1 ),
        .Q(O2[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[24]_i_1__1 ),
        .Q(O2[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[25]_i_1__1 ),
        .Q(O2[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[26]_i_1__1 ),
        .Q(O2[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[27]_i_1__1 ),
        .Q(O2[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[28]_i_1__1 ),
        .Q(O2[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[29]_i_1__1 ),
        .Q(O2[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[2]_i_1__1 ),
        .Q(O2[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[30]_i_1__1 ),
        .Q(O2[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[31]_i_1__1 ),
        .Q(O2[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(I3[0]),
        .Q(O2[32]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(I3[1]),
        .Q(O2[33]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(I3[2]),
        .Q(O2[34]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[3]_i_1__1 ),
        .Q(O2[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[4]_i_1__1 ),
        .Q(O2[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[5]_i_1__1 ),
        .Q(O2[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[6]_i_1__1 ),
        .Q(O2[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[7]_i_1__1 ),
        .Q(O2[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[8]_i_1__1 ),
        .Q(O2[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\n_0_sig_data_reg_out[9]_i_1__1 ),
        .Q(O2[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[0]),
        .Q(\n_0_sig_data_skid_reg_reg[0] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[10]),
        .Q(\n_0_sig_data_skid_reg_reg[10] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[11]),
        .Q(\n_0_sig_data_skid_reg_reg[11] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[12]),
        .Q(\n_0_sig_data_skid_reg_reg[12] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[13]),
        .Q(\n_0_sig_data_skid_reg_reg[13] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[14]),
        .Q(\n_0_sig_data_skid_reg_reg[14] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[15]),
        .Q(\n_0_sig_data_skid_reg_reg[15] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[16]),
        .Q(\n_0_sig_data_skid_reg_reg[16] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[17]),
        .Q(\n_0_sig_data_skid_reg_reg[17] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[18]),
        .Q(\n_0_sig_data_skid_reg_reg[18] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[19]),
        .Q(\n_0_sig_data_skid_reg_reg[19] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[1]),
        .Q(\n_0_sig_data_skid_reg_reg[1] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[20]),
        .Q(\n_0_sig_data_skid_reg_reg[20] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[21]),
        .Q(\n_0_sig_data_skid_reg_reg[21] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[22]),
        .Q(\n_0_sig_data_skid_reg_reg[22] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[23]),
        .Q(\n_0_sig_data_skid_reg_reg[23] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[24]),
        .Q(\n_0_sig_data_skid_reg_reg[24] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[25]),
        .Q(\n_0_sig_data_skid_reg_reg[25] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[26]),
        .Q(\n_0_sig_data_skid_reg_reg[26] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[27]),
        .Q(\n_0_sig_data_skid_reg_reg[27] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[28]),
        .Q(\n_0_sig_data_skid_reg_reg[28] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[29]),
        .Q(\n_0_sig_data_skid_reg_reg[29] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[2]),
        .Q(\n_0_sig_data_skid_reg_reg[2] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[30]),
        .Q(\n_0_sig_data_skid_reg_reg[30] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[31]),
        .Q(\n_0_sig_data_skid_reg_reg[31] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[32]),
        .Q(Q[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[33]),
        .Q(Q[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[34]),
        .Q(Q[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[3]),
        .Q(\n_0_sig_data_skid_reg_reg[3] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[4]),
        .Q(\n_0_sig_data_skid_reg_reg[4] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[5]),
        .Q(\n_0_sig_data_skid_reg_reg[5] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[6]),
        .Q(\n_0_sig_data_skid_reg_reg[6] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[7]),
        .Q(\n_0_sig_data_skid_reg_reg[7] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[8]),
        .Q(\n_0_sig_data_skid_reg_reg[8] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I2[9]),
        .Q(\n_0_sig_data_skid_reg_reg[9] ),
        .R(SR));
LUT3 #(
    .INIT(8'hB8)) 
     sig_last_reg_out_i_1__3
       (.I0(DOBDO[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
FDRE #(
    .INIT(1'b0)) 
     sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(sig_ibtt2wdc_tlast),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[4]),
        .Q(sig_last_skid_reg),
        .R(SR));
LUT6 #(
    .INIT(64'h000000008FAF0000)) 
     sig_m_valid_dup_i_1__3
       (.I0(sig_m_valid_dup),
        .I1(I7),
        .I2(I1),
        .I3(sig_s_ready_dup),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(sig_reset_reg),
        .O(n_0_sig_m_valid_dup_i_1__3));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_m_valid_dup_i_1__3),
        .Q(sig_m_valid_dup),
        .R(\<const0> ));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_m_valid_dup_i_1__3),
        .Q(sig_m_valid_out),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hFBAAFFFF00000000)) 
     sig_s_ready_dup_i_1__1
       (.I0(sig_reset_reg),
        .I1(sig_m_valid_dup),
        .I2(I1),
        .I3(sig_s_ready_dup),
        .I4(I7),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(n_0_sig_s_ready_dup_i_1__1));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_s_ready_dup_i_1__1),
        .Q(sig_s_ready_dup),
        .R(\<const0> ));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_s_ready_dup_i_1__1),
        .Q(sig_s_ready_out),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_strb_reg_out[0]_i_1__2 
       (.I0(DOBDO[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_strb_reg_out[1]_i_1__2 
       (.I0(DOBDO[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_strb_reg_out[2]_i_1__2 
       (.I0(DOBDO[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_strb_reg_out[3]_i_1__3 
       (.I0(DOBDO[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
LUT2 #(
    .INIT(4'h7)) 
     \sig_strb_reg_out[4]_i_1 
       (.I0(sig_m_valid_dup),
        .I1(I7),
        .O(sig_data_reg_out_en));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_strb_reg_out[4]_i_2 
       (.I0(DOBDO[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[4]),
        .O(sig_strb_skid_mux_out[4]));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[0]),
        .Q(O18[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[1]),
        .Q(O18[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[2]),
        .Q(O18[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[3]),
        .Q(O18[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[4]),
        .Q(s2mm_strm_eop),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[0]),
        .Q(sig_strb_skid_reg[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[1]),
        .Q(sig_strb_skid_reg[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[2]),
        .Q(sig_strb_skid_reg[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[3]),
        .Q(sig_strb_skid_reg[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[5]),
        .Q(sig_strb_skid_reg[4]),
        .R(SR));
endmodule

module axi_dma_0axi_datamover_wr_status_cntl
   (sig_wr_fifo,
    D,
    O1,
    sig_inhibit_rdy_n,
    sig_data2addr_stop_req,
    sig_wsc2stat_status_valid,
    sig_halt_reg_dly1,
    O2,
    O3,
    m_axi_s2mm_bready,
    O4,
    SR,
    m_axi_s2mm_aclk,
    I1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_stat2wsc_status_ready,
    sig_addr2wsc_cmd_fifo_empty,
    p_22_out,
    I2,
    sig_addr2wsc_calc_error,
    m_axi_s2mm_bvalid,
    sig_data2wsc_valid,
    I3,
    p_11_out,
    sig_next_calc_error_reg,
    m_axi_s2mm_bresp,
    Din,
    sig_reset_reg,
    sig_init_reg2,
    sig_addr2data_addr_posted);
  output sig_wr_fifo;
  output [17:0]D;
  output O1;
  output sig_inhibit_rdy_n;
  output sig_data2addr_stop_req;
  output sig_wsc2stat_status_valid;
  output sig_halt_reg_dly1;
  output O2;
  output O3;
  output m_axi_s2mm_bready;
  output O4;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input I1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_stat2wsc_status_ready;
  input sig_addr2wsc_cmd_fifo_empty;
  input p_22_out;
  input I2;
  input sig_addr2wsc_calc_error;
  input m_axi_s2mm_bvalid;
  input sig_data2wsc_valid;
  input I3;
  input p_11_out;
  input sig_next_calc_error_reg;
  input [1:0]m_axi_s2mm_bresp;
  input [16:0]Din;
  input sig_reset_reg;
  input sig_init_reg2;
  input sig_addr2data_addr_posted;

  wire \<const0> ;
  wire \<const1> ;
  wire [17:0]D;
  wire [16:0]Din;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [0:0]SR;
  wire \USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S ;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire \n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ;
  wire \n_0_sig_addr_posted_cntr[0]_i_1 ;
  wire \n_0_sig_addr_posted_cntr[1]_i_1 ;
  wire \n_0_sig_addr_posted_cntr[2]_i_1 ;
  wire \n_0_sig_wdc_statcnt[0]_i_1 ;
  wire \n_0_sig_wdc_statcnt[1]_i_1 ;
  wire \n_0_sig_wdc_statcnt[2]_i_1 ;
  wire \n_24_GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO ;
  wire n_2_I_WRESP_STATUS_FIFO;
  wire n_3_I_WRESP_STATUS_FIFO;
  wire p_11_out;
  wire p_22_out;
  wire p_4_out;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_calc_error;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_data2addr_stop_req;
  wire sig_data2wsc_valid;
  wire [20:4]sig_dcntl_sfifo_out;
  wire sig_halt_reg_dly1;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg2;
  wire sig_next_calc_error_reg;
  wire sig_push_coelsc_reg;
  wire sig_rd_empty;
  wire sig_rd_empty_1;
  wire sig_reset_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_statcnt_gt_eq_thres;
  wire [2:0]sig_wdc_statcnt;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wr_fifo_0;
  wire sig_wsc2stat_status_valid;

axi_dma_0axi_datamover_fifo__parameterized4 \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO 
       (.Clken(sig_wr_fifo),
        .D(D[0]),
        .Din(Din),
        .Dout(sig_dcntl_sfifo_out),
        .O1(O1),
        .O2(\n_24_GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO ),
        .S(\USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S ),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_4_out(p_4_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_init_reg2(sig_init_reg2),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_rd_empty(sig_rd_empty_1),
        .sig_rd_empty_0(sig_rd_empty),
        .sig_reset_reg(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[6]),
        .Q(D[3]),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[16]),
        .Q(D[13]),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[17]),
        .Q(D[14]),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[18]),
        .Q(D[15]),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[19]),
        .Q(D[16]),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[7]),
        .Q(D[4]),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[8]),
        .Q(D[5]),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[9]),
        .Q(D[6]),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[10]),
        .Q(D[7]),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[11]),
        .Q(D[8]),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[12]),
        .Q(D[9]),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[13]),
        .Q(D[10]),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[14]),
        .Q(D[11]),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[15]),
        .Q(D[12]),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(n_2_I_WRESP_STATUS_FIFO),
        .Q(D[1]),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[20]),
        .Q(D[17]),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
LUT3 #(
    .INIT(8'h8F)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 
       (.I0(sig_wsc2stat_status_valid),
        .I1(sig_stat2wsc_status_ready),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_4_out),
        .Q(D[0]),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDSE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\n_24_GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO ),
        .Q(sig_coelsc_reg_empty),
        .S(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[5]),
        .Q(sig_wsc2stat_status_valid),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(n_3_I_WRESP_STATUS_FIFO),
        .Q(D[2]),
        .R(\n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
GND GND
       (.G(\<const0> ));
axi_dma_0axi_datamover_fifo__parameterized3 I_WRESP_STATUS_FIFO
       (.D(D[2:1]),
        .Dout(sig_dcntl_sfifo_out[4]),
        .I1(sig_data2addr_stop_req),
        .O1(n_2_I_WRESP_STATUS_FIFO),
        .O2(n_3_I_WRESP_STATUS_FIFO),
        .S(\USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S ),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_init_reg2(sig_init_reg2),
        .sig_rd_empty(sig_rd_empty),
        .sig_rd_empty_0(sig_rd_empty_1),
        .sig_reset_reg(sig_reset_reg),
        .sig_wr_fifo(sig_wr_fifo_0));
VCC VCC
       (.P(\<const1> ));
LUT5 #(
    .INIT(32'hB6969692)) 
     \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_addr2data_addr_posted),
        .I1(sig_wr_fifo_0),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[2]),
        .O(\n_0_sig_addr_posted_cntr[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT5 #(
    .INIT(32'hFB24DB20)) 
     \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr2data_addr_posted),
        .I1(sig_wr_fifo_0),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[2]),
        .O(\n_0_sig_addr_posted_cntr[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT5 #(
    .INIT(32'hFFFB2000)) 
     \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr2data_addr_posted),
        .I1(sig_wr_fifo_0),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[2]),
        .O(\n_0_sig_addr_posted_cntr[2]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_addr_posted_cntr[0]_i_1 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_addr_posted_cntr[1]_i_1 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_addr_posted_cntr[2]_i_1 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(SR));
LUT6 #(
    .INIT(64'h0000003000000002)) 
     sig_halt_cmplt_i_2
       (.I0(sig_addr2wsc_cmd_fifo_empty),
        .I1(I2),
        .I2(sig_addr2wsc_calc_error),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[1]),
        .I5(sig_addr_posted_cntr[0]),
        .O(O3));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_dly1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_data2addr_stop_req),
        .Q(sig_halt_reg_dly1),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I1),
        .Q(sig_data2addr_stop_req),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h40)) 
     \sig_next_addr_reg[31]_i_2__2 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_addr2wsc_cmd_fifo_empty),
        .I2(p_22_out),
        .O(O2));
LUT6 #(
    .INIT(64'hFFEFFFEFFFFFFFEF)) 
     sig_next_calc_error_reg_i_4
       (.I0(I3),
        .I1(sig_wdc_status_going_full),
        .I2(p_11_out),
        .I3(sig_next_calc_error_reg),
        .I4(sig_wsc2stat_status_valid),
        .I5(sig_stat2wsc_status_ready),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT5 #(
    .INIT(32'h9B996662)) 
     \sig_wdc_statcnt[0]_i_1 
       (.I0(sig_wr_fifo),
        .I1(sig_push_coelsc_reg),
        .I2(sig_wdc_statcnt[2]),
        .I3(sig_wdc_statcnt[1]),
        .I4(sig_wdc_statcnt[0]),
        .O(\n_0_sig_wdc_statcnt[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT5 #(
    .INIT(32'hDF22BB40)) 
     \sig_wdc_statcnt[1]_i_1 
       (.I0(sig_wr_fifo),
        .I1(sig_push_coelsc_reg),
        .I2(sig_wdc_statcnt[2]),
        .I3(sig_wdc_statcnt[1]),
        .I4(sig_wdc_statcnt[0]),
        .O(\n_0_sig_wdc_statcnt[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT5 #(
    .INIT(32'hD0F0F0B0)) 
     \sig_wdc_statcnt[2]_i_1 
       (.I0(sig_wr_fifo),
        .I1(sig_push_coelsc_reg),
        .I2(sig_wdc_statcnt[2]),
        .I3(sig_wdc_statcnt[1]),
        .I4(sig_wdc_statcnt[0]),
        .O(\n_0_sig_wdc_statcnt[2]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_wdc_statcnt_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_wdc_statcnt[0]_i_1 ),
        .Q(sig_wdc_statcnt[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_wdc_statcnt_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_wdc_statcnt[1]_i_1 ),
        .Q(sig_wdc_statcnt[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_wdc_statcnt_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_wdc_statcnt[2]_i_1 ),
        .Q(sig_wdc_statcnt[2]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     sig_wdc_status_going_full_i_1
       (.I0(sig_wdc_statcnt[2]),
        .I1(sig_wdc_statcnt[1]),
        .I2(sig_wdc_statcnt[0]),
        .O(sig_statcnt_gt_eq_thres));
FDRE #(
    .INIT(1'b0)) 
     sig_wdc_status_going_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(SR));
endmodule

module axi_dma_0axi_datamover_wrdata_cntl
   (sig_halt_reg_dly3,
    sig_halt_reg_dly2,
    sig_next_calc_error_reg,
    sig_data2mstr_cmd_ready,
    sig_data2wsc_valid,
    Din,
    lsig_eop_reg,
    lsig_end_of_cmd_reg,
    O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O10,
    sig_data2skid_wlast,
    O11,
    O12,
    sig_data2skid_halt,
    O13,
    SR,
    m_axi_s2mm_aclk,
    sig_xfer_calc_err_reg,
    sig_xfer_is_seq_reg,
    sig_halt_reg_dly1,
    sig_xfer_cmd_cmplt_reg,
    I1,
    I2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_stop_request,
    sig_sstrb_stop_mask,
    sig_ibtt2wdc_tvalid,
    sig_data2addr_stop_req,
    sig_skid2data_wready,
    sig_addr2data_addr_posted,
    sig_wr_fifo,
    I3,
    sig_inhibit_rdy_n,
    sig_ibtt2wdc_tlast,
    O9,
    I4,
    O18,
    p_0_in3_in,
    Q,
    D,
    E,
    I5,
    I6);
  output sig_halt_reg_dly3;
  output sig_halt_reg_dly2;
  output sig_next_calc_error_reg;
  output sig_data2mstr_cmd_ready;
  output sig_data2wsc_valid;
  output [16:0]Din;
  output lsig_eop_reg;
  output lsig_end_of_cmd_reg;
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O10;
  output sig_data2skid_wlast;
  output [3:0]O11;
  output [3:0]O12;
  output sig_data2skid_halt;
  output [2:0]O13;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input sig_xfer_calc_err_reg;
  input sig_xfer_is_seq_reg;
  input sig_halt_reg_dly1;
  input sig_xfer_cmd_cmplt_reg;
  input I1;
  input I2;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_stop_request;
  input [3:0]sig_sstrb_stop_mask;
  input sig_ibtt2wdc_tvalid;
  input sig_data2addr_stop_req;
  input sig_skid2data_wready;
  input sig_addr2data_addr_posted;
  input sig_wr_fifo;
  input I3;
  input sig_inhibit_rdy_n;
  input sig_ibtt2wdc_tlast;
  input [4:0]O9;
  input I4;
  input [3:0]O18;
  input p_0_in3_in;
  input [3:0]Q;
  input [2:0]D;
  input [0:0]E;
  input [2:0]I5;
  input [2:0]I6;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]D;
  wire [16:0]Din;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire [2:0]I5;
  wire [2:0]I6;
  wire O1;
  wire O10;
  wire [3:0]O11;
  wire [3:0]O12;
  wire [2:0]O13;
  wire [3:0]O18;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [4:0]O9;
  wire [3:0]Q;
  wire [0:0]SR;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire m_axi_s2mm_aclk;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[10]_i_1 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_1 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_3 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_4 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_5 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_6 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[12]_i_1 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[13]_i_1 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[13]_i_3 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[13]_i_4 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_1 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_3 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_4 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_5 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_6 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[4]_i_1 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[5]_i_1 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[6]_i_1 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_3 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_6 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_7 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_8 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_9 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[8]_i_1 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr[9]_i_1 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2 ;
  wire \n_0_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5 ;
  wire \n_0_GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1 ;
  wire \n_0_sig_addr_posted_cntr[0]_i_1 ;
  wire \n_0_sig_addr_posted_cntr[1]_i_1 ;
  wire \n_0_sig_addr_posted_cntr[2]_i_1 ;
  wire n_0_sig_data2wsc_calc_err_i_1__0;
  wire n_0_sig_data2wsc_cmd_cmplt_i_1__0;
  wire \n_0_sig_dbeat_cntr[4]_i_2 ;
  wire \n_0_sig_dbeat_cntr[7]_i_1__0 ;
  wire n_0_sig_dqual_reg_empty_i_1__1;
  wire n_0_sig_dqual_reg_full_i_1__1;
  wire n_0_sig_first_dbeat_i_1__0;
  wire n_0_sig_first_dbeat_reg;
  wire n_0_sig_last_dbeat_i_1__0;
  wire n_0_sig_last_dbeat_i_3__0;
  wire n_0_sig_last_dbeat_i_4;
  wire n_0_sig_last_dbeat_i_5;
  wire n_0_sig_last_dbeat_reg;
  wire n_0_sig_last_mmap_dbeat_reg_i_2;
  wire n_0_sig_ld_new_cmd_reg_i_1;
  wire n_0_sig_next_calc_error_reg_i_1;
  wire n_0_sig_next_calc_error_reg_i_3__0;
  wire n_0_sig_next_calc_error_reg_i_5__0;
  wire n_0_sig_next_calc_error_reg_i_6__0;
  wire n_0_sig_push_err2wsc_i_1;
  wire n_0_sig_push_to_wsc_i_1;
  wire n_0_sig_single_dbeat_i_1;
  wire n_0_sig_single_dbeat_reg;
  wire \n_0_sig_strb_reg_out[3]_i_3 ;
  wire \n_1_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ;
  wire \n_1_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2 ;
  wire \n_1_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5 ;
  wire \n_2_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ;
  wire \n_2_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2 ;
  wire \n_2_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5 ;
  wire \n_3_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ;
  wire \n_3_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2 ;
  wire \n_3_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2 ;
  wire \n_3_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5 ;
  wire \n_4_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ;
  wire \n_4_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2 ;
  wire \n_4_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5 ;
  wire \n_5_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ;
  wire \n_5_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5 ;
  wire \n_6_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ;
  wire \n_6_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2 ;
  wire \n_6_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5 ;
  wire \n_7_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ;
  wire \n_7_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2 ;
  wire \n_7_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5 ;
  wire [7:0]p_0_in;
  wire p_0_in3_in;
  wire sig_addr2data_addr_posted;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2mstr_cmd_ready;
  wire sig_data2skid_halt;
  wire sig_data2skid_wlast;
  wire sig_data2wsc_valid;
  wire [7:0]sig_dbeat_cntr_reg__0;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_ibtt2wdc_tlast;
  wire sig_ibtt2wdc_tvalid;
  wire sig_inhibit_rdy_n;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_sequential_reg;
  wire [3:0]sig_next_strt_strb_reg;
  wire sig_push_err2wsc;
  wire sig_skid2data_wready;
  wire [3:0]sig_sstrb_stop_mask;
  wire sig_stop_request;
  wire sig_wr_fifo;
  wire sig_xfer_calc_err_reg;
  wire sig_xfer_cmd_cmplt_reg;
  wire sig_xfer_is_seq_reg;
  wire [3:1]\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_O_UNCONNECTED ;

LUT6 #(
    .INIT(64'h0F020D0000000000)) 
     \GEN_INDET_BTT.lsig_byte_cntr[10]_i_1 
       (.I0(sig_ibtt2wdc_tvalid),
        .I1(O7),
        .I2(lsig_end_of_cmd_reg),
        .I3(Din[12]),
        .I4(\n_5_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[10]_i_1 ));
LUT6 #(
    .INIT(64'h0F020D0000000000)) 
     \GEN_INDET_BTT.lsig_byte_cntr[11]_i_1 
       (.I0(sig_ibtt2wdc_tvalid),
        .I1(O7),
        .I2(lsig_end_of_cmd_reg),
        .I3(Din[13]),
        .I4(\n_4_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_1 ));
LUT1 #(
    .INIT(2'h2)) 
     \GEN_INDET_BTT.lsig_byte_cntr[11]_i_3 
       (.I0(Din[13]),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \GEN_INDET_BTT.lsig_byte_cntr[11]_i_4 
       (.I0(Din[12]),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \GEN_INDET_BTT.lsig_byte_cntr[11]_i_5 
       (.I0(Din[11]),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \GEN_INDET_BTT.lsig_byte_cntr[11]_i_6 
       (.I0(Din[10]),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_6 ));
LUT6 #(
    .INIT(64'h0F020D0000000000)) 
     \GEN_INDET_BTT.lsig_byte_cntr[12]_i_1 
       (.I0(sig_ibtt2wdc_tvalid),
        .I1(O7),
        .I2(lsig_end_of_cmd_reg),
        .I3(Din[14]),
        .I4(\n_7_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2 ),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[12]_i_1 ));
LUT6 #(
    .INIT(64'h0F020D0000000000)) 
     \GEN_INDET_BTT.lsig_byte_cntr[13]_i_1 
       (.I0(sig_ibtt2wdc_tvalid),
        .I1(O7),
        .I2(lsig_end_of_cmd_reg),
        .I3(Din[15]),
        .I4(\n_6_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2 ),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[13]_i_1 ));
LUT1 #(
    .INIT(2'h2)) 
     \GEN_INDET_BTT.lsig_byte_cntr[13]_i_3 
       (.I0(Din[15]),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[13]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \GEN_INDET_BTT.lsig_byte_cntr[13]_i_4 
       (.I0(Din[14]),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[13]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair169" *) 
   LUT4 #(
    .INIT(16'hDF00)) 
     \GEN_INDET_BTT.lsig_byte_cntr[3]_i_1 
       (.I0(sig_ibtt2wdc_tvalid),
        .I1(O7),
        .I2(lsig_end_of_cmd_reg),
        .I3(\n_4_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2 ),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_1 ));
LUT1 #(
    .INIT(2'h2)) 
     \GEN_INDET_BTT.lsig_byte_cntr[3]_i_3 
       (.I0(Din[5]),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \GEN_INDET_BTT.lsig_byte_cntr[3]_i_4 
       (.I0(Din[4]),
        .I1(I6[2]),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \GEN_INDET_BTT.lsig_byte_cntr[3]_i_5 
       (.I0(Din[3]),
        .I1(I6[1]),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \GEN_INDET_BTT.lsig_byte_cntr[3]_i_6 
       (.I0(Din[2]),
        .I1(I6[0]),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair169" *) 
   LUT4 #(
    .INIT(16'hDF00)) 
     \GEN_INDET_BTT.lsig_byte_cntr[4]_i_1 
       (.I0(sig_ibtt2wdc_tvalid),
        .I1(O7),
        .I2(lsig_end_of_cmd_reg),
        .I3(\n_7_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5 ),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair174" *) 
   LUT4 #(
    .INIT(16'hDF00)) 
     \GEN_INDET_BTT.lsig_byte_cntr[5]_i_1 
       (.I0(sig_ibtt2wdc_tvalid),
        .I1(O7),
        .I2(lsig_end_of_cmd_reg),
        .I3(\n_6_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5 ),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair174" *) 
   LUT4 #(
    .INIT(16'hDF00)) 
     \GEN_INDET_BTT.lsig_byte_cntr[6]_i_1 
       (.I0(sig_ibtt2wdc_tvalid),
        .I1(O7),
        .I2(lsig_end_of_cmd_reg),
        .I3(\n_5_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5 ),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[6]_i_1 ));
LUT4 #(
    .INIT(16'hD0FF)) 
     \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1 
       (.I0(sig_ibtt2wdc_tvalid),
        .I1(O7),
        .I2(lsig_end_of_cmd_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1 ));
LUT4 #(
    .INIT(16'hDF00)) 
     \GEN_INDET_BTT.lsig_byte_cntr[7]_i_3 
       (.I0(sig_ibtt2wdc_tvalid),
        .I1(O7),
        .I2(lsig_end_of_cmd_reg),
        .I3(\n_4_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5 ),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_3 ));
LUT5 #(
    .INIT(32'h55105555)) 
     \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4 
       (.I0(sig_data2addr_stop_req),
        .I1(n_0_sig_next_calc_error_reg_i_5__0),
        .I2(sig_last_mmap_dbeat_reg),
        .I3(n_0_sig_next_calc_error_reg_i_6__0),
        .I4(sig_skid2data_wready),
        .O(O7));
LUT1 #(
    .INIT(2'h2)) 
     \GEN_INDET_BTT.lsig_byte_cntr[7]_i_6 
       (.I0(Din[9]),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_6 ));
LUT1 #(
    .INIT(2'h2)) 
     \GEN_INDET_BTT.lsig_byte_cntr[7]_i_7 
       (.I0(Din[8]),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_7 ));
LUT1 #(
    .INIT(2'h2)) 
     \GEN_INDET_BTT.lsig_byte_cntr[7]_i_8 
       (.I0(Din[7]),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_8 ));
LUT1 #(
    .INIT(2'h2)) 
     \GEN_INDET_BTT.lsig_byte_cntr[7]_i_9 
       (.I0(Din[6]),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_9 ));
LUT6 #(
    .INIT(64'h0F020D0000000000)) 
     \GEN_INDET_BTT.lsig_byte_cntr[8]_i_1 
       (.I0(sig_ibtt2wdc_tvalid),
        .I1(O7),
        .I2(lsig_end_of_cmd_reg),
        .I3(Din[10]),
        .I4(\n_7_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[8]_i_1 ));
LUT6 #(
    .INIT(64'h0F020D0000000000)) 
     \GEN_INDET_BTT.lsig_byte_cntr[9]_i_1 
       (.I0(sig_ibtt2wdc_tvalid),
        .I1(O7),
        .I2(lsig_end_of_cmd_reg),
        .I3(Din[11]),
        .I4(\n_6_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\n_0_GEN_INDET_BTT.lsig_byte_cntr[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INDET_BTT.lsig_byte_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(I5[0]),
        .Q(Din[2]),
        .R(\n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INDET_BTT.lsig_byte_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_INDET_BTT.lsig_byte_cntr[10]_i_1 ),
        .Q(Din[12]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INDET_BTT.lsig_byte_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_1 ),
        .Q(Din[13]),
        .R(\<const0> ));
CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 
       (.CI(\n_0_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5 ),
        .CO({\n_0_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ,\n_1_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ,\n_2_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ,\n_3_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ,\n_5_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ,\n_6_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ,\n_7_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 }),
        .S({\n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_3 ,\n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_4 ,\n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_5 ,\n_0_GEN_INDET_BTT.lsig_byte_cntr[11]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INDET_BTT.lsig_byte_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_INDET_BTT.lsig_byte_cntr[12]_i_1 ),
        .Q(Din[14]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INDET_BTT.lsig_byte_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_INDET_BTT.lsig_byte_cntr[13]_i_1 ),
        .Q(Din[15]),
        .R(\<const0> ));
CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2 
       (.CI(\n_0_GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_2 ),
        .CO({\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_CO_UNCONNECTED [3:1],\n_3_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_O_UNCONNECTED [3:2],\n_6_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2 ,\n_7_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2 }),
        .S({\<const0> ,\<const0> ,\n_0_GEN_INDET_BTT.lsig_byte_cntr[13]_i_3 ,\n_0_GEN_INDET_BTT.lsig_byte_cntr[13]_i_4 }));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INDET_BTT.lsig_byte_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(I5[1]),
        .Q(Din[3]),
        .R(\n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INDET_BTT.lsig_byte_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(I5[2]),
        .Q(Din[4]),
        .R(\n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INDET_BTT.lsig_byte_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_1 ),
        .Q(Din[5]),
        .R(\n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1 ));
CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2 
       (.CI(\<const0> ),
        .CO({\n_0_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2 ,\n_1_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2 ,\n_2_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2 ,\n_3_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2 }),
        .CYINIT(\<const0> ),
        .DI(Din[5:2]),
        .O({\n_4_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2 ,O13}),
        .S({\n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_3 ,\n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_4 ,\n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_5 ,\n_0_GEN_INDET_BTT.lsig_byte_cntr[3]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INDET_BTT.lsig_byte_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_GEN_INDET_BTT.lsig_byte_cntr[4]_i_1 ),
        .Q(Din[6]),
        .R(\n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INDET_BTT.lsig_byte_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_GEN_INDET_BTT.lsig_byte_cntr[5]_i_1 ),
        .Q(Din[7]),
        .R(\n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INDET_BTT.lsig_byte_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_GEN_INDET_BTT.lsig_byte_cntr[6]_i_1 ),
        .Q(Din[8]),
        .R(\n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INDET_BTT.lsig_byte_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_3 ),
        .Q(Din[9]),
        .R(\n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1 ));
CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5 
       (.CI(\n_0_GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_2 ),
        .CO({\n_0_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5 ,\n_1_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5 ,\n_2_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5 ,\n_3_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5 }),
        .CYINIT(\<const0> ),
        .DI(Din[9:6]),
        .O({\n_4_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5 ,\n_5_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5 ,\n_6_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5 ,\n_7_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_5 }),
        .S({\n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_6 ,\n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_7 ,\n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_8 ,\n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_9 }));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INDET_BTT.lsig_byte_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_INDET_BTT.lsig_byte_cntr[8]_i_1 ),
        .Q(Din[10]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INDET_BTT.lsig_byte_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_INDET_BTT.lsig_byte_cntr[9]_i_1 ),
        .Q(Din[11]),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'hFDDD2000)) 
     \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1 
       (.I0(sig_ibtt2wdc_tvalid),
        .I1(O7),
        .I2(sig_next_cmd_cmplt_reg),
        .I3(sig_ibtt2wdc_tlast),
        .I4(lsig_end_of_cmd_reg),
        .O(\n_0_GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1 ),
        .Q(lsig_end_of_cmd_reg),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INDET_BTT.lsig_eop_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I1),
        .Q(lsig_eop_reg),
        .R(SR));
GND GND
       (.G(\<const0> ));
LUT2 #(
    .INIT(4'h2)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(lsig_eop_reg),
        .I1(sig_next_calc_error_reg),
        .O(Din[16]));
VCC VCC
       (.P(\<const1> ));
LUT5 #(
    .INIT(32'hF08F0EF0)) 
     \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_last_mmap_dbeat_reg),
        .I4(sig_addr2data_addr_posted),
        .O(\n_0_sig_addr_posted_cntr[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair167" *) 
   LUT5 #(
    .INIT(32'hAADAA4AA)) 
     \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_last_mmap_dbeat_reg),
        .I4(sig_addr2data_addr_posted),
        .O(\n_0_sig_addr_posted_cntr[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair167" *) 
   LUT5 #(
    .INIT(32'hCCECC8CC)) 
     \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_last_mmap_dbeat_reg),
        .I4(sig_addr2data_addr_posted),
        .O(\n_0_sig_addr_posted_cntr[2]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_addr_posted_cntr[0]_i_1 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_addr_posted_cntr[1]_i_1 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_addr_posted_cntr[2]_i_1 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(SR));
LUT6 #(
    .INIT(64'hEE000000FE100000)) 
     sig_data2wsc_calc_err_i_1__0
       (.I0(sig_push_err2wsc),
        .I1(sig_last_mmap_dbeat),
        .I2(Din[0]),
        .I3(sig_next_calc_error_reg),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(sig_wr_fifo),
        .O(n_0_sig_data2wsc_calc_err_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_data2wsc_calc_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_data2wsc_calc_err_i_1__0),
        .Q(Din[0]),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hEE000000FE100000)) 
     sig_data2wsc_cmd_cmplt_i_1__0
       (.I0(sig_push_err2wsc),
        .I1(sig_last_mmap_dbeat),
        .I2(Din[1]),
        .I3(sig_next_cmd_cmplt_reg),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(sig_wr_fifo),
        .O(n_0_sig_data2wsc_cmd_cmplt_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_data2wsc_cmd_cmplt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_data2wsc_cmd_cmplt_i_1__0),
        .Q(Din[1]),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair170" *) 
   LUT3 #(
    .INIT(8'h8B)) 
     \sig_dbeat_cntr[0]_i_1__0 
       (.I0(O9[0]),
        .I1(sig_data2mstr_cmd_ready),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .O(p_0_in[0]));
(* SOFT_HLUTNM = "soft_lutpair170" *) 
   LUT4 #(
    .INIT(16'hB88B)) 
     \sig_dbeat_cntr[1]_i_1__0 
       (.I0(O9[1]),
        .I1(sig_data2mstr_cmd_ready),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .O(p_0_in[1]));
LUT5 #(
    .INIT(32'hB8B8B88B)) 
     \sig_dbeat_cntr[2]_i_1__0 
       (.I0(O9[2]),
        .I1(sig_data2mstr_cmd_ready),
        .I2(sig_dbeat_cntr_reg__0[2]),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .I4(sig_dbeat_cntr_reg__0[0]),
        .O(p_0_in[2]));
LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
     \sig_dbeat_cntr[3]_i_1__0 
       (.I0(O9[3]),
        .I1(sig_data2mstr_cmd_ready),
        .I2(sig_dbeat_cntr_reg__0[3]),
        .I3(sig_dbeat_cntr_reg__0[2]),
        .I4(sig_dbeat_cntr_reg__0[0]),
        .I5(sig_dbeat_cntr_reg__0[1]),
        .O(p_0_in[3]));
LUT6 #(
    .INIT(64'hB8B8B88BB8B8B8B8)) 
     \sig_dbeat_cntr[4]_i_1__0 
       (.I0(O9[4]),
        .I1(sig_data2mstr_cmd_ready),
        .I2(sig_dbeat_cntr_reg__0[4]),
        .I3(sig_dbeat_cntr_reg__0[2]),
        .I4(sig_dbeat_cntr_reg__0[3]),
        .I5(\n_0_sig_dbeat_cntr[4]_i_2 ),
        .O(p_0_in[4]));
(* SOFT_HLUTNM = "soft_lutpair166" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \sig_dbeat_cntr[4]_i_2 
       (.I0(sig_dbeat_cntr_reg__0[0]),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .O(\n_0_sig_dbeat_cntr[4]_i_2 ));
LUT3 #(
    .INIT(8'h06)) 
     \sig_dbeat_cntr[5]_i_1__1 
       (.I0(n_0_sig_last_mmap_dbeat_reg_i_2),
        .I1(sig_dbeat_cntr_reg__0[5]),
        .I2(sig_data2mstr_cmd_ready),
        .O(p_0_in[5]));
(* SOFT_HLUTNM = "soft_lutpair164" *) 
   LUT4 #(
    .INIT(16'h00D2)) 
     \sig_dbeat_cntr[6]_i_1__1 
       (.I0(n_0_sig_last_mmap_dbeat_reg_i_2),
        .I1(sig_dbeat_cntr_reg__0[5]),
        .I2(sig_dbeat_cntr_reg__0[6]),
        .I3(sig_data2mstr_cmd_ready),
        .O(p_0_in[6]));
LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
     \sig_dbeat_cntr[7]_i_1__0 
       (.I0(sig_dbeat_cntr_reg__0[7]),
        .I1(sig_dbeat_cntr_reg__0[5]),
        .I2(sig_dbeat_cntr_reg__0[6]),
        .I3(n_0_sig_last_mmap_dbeat_reg_i_2),
        .I4(n_0_sig_next_calc_error_reg_i_3__0),
        .I5(sig_data2mstr_cmd_ready),
        .O(\n_0_sig_dbeat_cntr[7]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair164" *) 
   LUT5 #(
    .INIT(32'h0000FD02)) 
     \sig_dbeat_cntr[7]_i_2__1 
       (.I0(n_0_sig_last_mmap_dbeat_reg_i_2),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(sig_dbeat_cntr_reg__0[5]),
        .I3(sig_dbeat_cntr_reg__0[7]),
        .I4(sig_data2mstr_cmd_ready),
        .O(p_0_in[7]));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__0 ),
        .D(p_0_in[0]),
        .Q(sig_dbeat_cntr_reg__0[0]),
        .R(SR));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__0 ),
        .D(p_0_in[1]),
        .Q(sig_dbeat_cntr_reg__0[1]),
        .R(SR));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__0 ),
        .D(p_0_in[2]),
        .Q(sig_dbeat_cntr_reg__0[2]),
        .R(SR));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__0 ),
        .D(p_0_in[3]),
        .Q(sig_dbeat_cntr_reg__0[3]),
        .R(SR));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__0 ),
        .D(p_0_in[4]),
        .Q(sig_dbeat_cntr_reg__0[4]),
        .R(SR));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__0 ),
        .D(p_0_in[5]),
        .Q(sig_dbeat_cntr_reg__0[5]),
        .R(SR));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__0 ),
        .D(p_0_in[6]),
        .Q(sig_dbeat_cntr_reg__0[6]),
        .R(SR));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__0 ),
        .D(p_0_in[7]),
        .Q(sig_dbeat_cntr_reg__0[7]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair173" *) 
   LUT4 #(
    .INIT(16'h5F4F)) 
     sig_dqual_reg_empty_i_1__1
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_last_mmap_dbeat),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_dqual_reg_empty),
        .O(n_0_sig_dqual_reg_empty_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     sig_dqual_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_dqual_reg_empty_i_1__1),
        .Q(sig_dqual_reg_empty),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair173" *) 
   LUT4 #(
    .INIT(16'hB0A0)) 
     sig_dqual_reg_full_i_1__1
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_last_mmap_dbeat),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_dqual_reg_full),
        .O(n_0_sig_dqual_reg_full_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     sig_dqual_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_dqual_reg_full_i_1__1),
        .Q(sig_dqual_reg_full),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h3330A0A0)) 
     sig_first_dbeat_i_1__0
       (.I0(n_0_sig_first_dbeat_reg),
        .I1(I2),
        .I2(n_0_sig_last_dbeat_i_4),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_data2mstr_cmd_ready),
        .O(n_0_sig_first_dbeat_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_first_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_first_dbeat_i_1__0),
        .Q(n_0_sig_first_dbeat_reg),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h5555FFFDFFFFFFFF)) 
     sig_halt_cmplt_i_3
       (.I0(sig_halt_reg_dly3),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_next_calc_error_reg),
        .I5(sig_data2addr_stop_req),
        .O(O8));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_dly2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_dly3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(SR));
LUT6 #(
    .INIT(64'h88FF88F0880088F0)) 
     sig_last_dbeat_i_1__0
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(I2),
        .I2(n_0_sig_last_dbeat_i_3__0),
        .I3(sig_data2mstr_cmd_ready),
        .I4(n_0_sig_last_dbeat_i_4),
        .I5(n_0_sig_last_dbeat_reg),
        .O(n_0_sig_last_dbeat_i_1__0));
LUT6 #(
    .INIT(64'h0000000000000200)) 
     sig_last_dbeat_i_3__0
       (.I0(n_0_sig_next_calc_error_reg_i_3__0),
        .I1(sig_dbeat_cntr_reg__0[2]),
        .I2(sig_dbeat_cntr_reg__0[3]),
        .I3(n_0_sig_last_dbeat_i_5),
        .I4(sig_dbeat_cntr_reg__0[6]),
        .I5(sig_dbeat_cntr_reg__0[5]),
        .O(n_0_sig_last_dbeat_i_3__0));
LUT6 #(
    .INIT(64'h00020000AAAAAAAA)) 
     sig_last_dbeat_i_4
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_dbeat_cntr_reg__0[7]),
        .I2(sig_dbeat_cntr_reg__0[5]),
        .I3(sig_dbeat_cntr_reg__0[6]),
        .I4(n_0_sig_last_mmap_dbeat_reg_i_2),
        .I5(n_0_sig_next_calc_error_reg_i_3__0),
        .O(n_0_sig_last_dbeat_i_4));
(* SOFT_HLUTNM = "soft_lutpair166" *) 
   LUT5 #(
    .INIT(32'h00000020)) 
     sig_last_dbeat_i_5
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_dbeat_cntr_reg__0[4]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[7]),
        .I4(sig_dbeat_cntr_reg__0[1]),
        .O(n_0_sig_last_dbeat_i_5));
FDRE #(
    .INIT(1'b0)) 
     sig_last_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_last_dbeat_i_1__0),
        .Q(n_0_sig_last_dbeat_reg),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0002000000000000)) 
     sig_last_mmap_dbeat_reg_i_1__0
       (.I0(n_0_sig_next_calc_error_reg_i_3__0),
        .I1(sig_dbeat_cntr_reg__0[7]),
        .I2(sig_dbeat_cntr_reg__0[5]),
        .I3(sig_dbeat_cntr_reg__0[6]),
        .I4(n_0_sig_last_mmap_dbeat_reg_i_2),
        .I5(sig_dqual_reg_full),
        .O(sig_last_mmap_dbeat));
LUT5 #(
    .INIT(32'h00000001)) 
     sig_last_mmap_dbeat_reg_i_2
       (.I0(sig_dbeat_cntr_reg__0[2]),
        .I1(sig_dbeat_cntr_reg__0[3]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .I4(sig_dbeat_cntr_reg__0[4]),
        .O(n_0_sig_last_mmap_dbeat_reg_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(SR));
LUT5 #(
    .INIT(32'h00000008)) 
     sig_last_skid_reg_i_1__0
       (.I0(sig_dqual_reg_full),
        .I1(n_0_sig_last_mmap_dbeat_reg_i_2),
        .I2(sig_dbeat_cntr_reg__0[6]),
        .I3(sig_dbeat_cntr_reg__0[5]),
        .I4(sig_dbeat_cntr_reg__0[7]),
        .O(sig_data2skid_wlast));
(* SOFT_HLUTNM = "soft_lutpair176" *) 
   LUT3 #(
    .INIT(8'h08)) 
     sig_ld_new_cmd_reg_i_1
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(n_0_sig_ld_new_cmd_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_ld_new_cmd_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_ld_new_cmd_reg_i_1),
        .Q(sig_ld_new_cmd_reg),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair175" *) 
   LUT2 #(
    .INIT(4'h2)) 
     sig_mvalid_stop_reg_i_2
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .O(sig_data2skid_halt));
LUT3 #(
    .INIT(8'h4F)) 
     sig_next_calc_error_reg_i_1
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_last_mmap_dbeat),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(n_0_sig_next_calc_error_reg_i_1));
LUT5 #(
    .INIT(32'h0000FF80)) 
     sig_next_calc_error_reg_i_2
       (.I0(n_0_sig_next_calc_error_reg_i_3__0),
        .I1(sig_next_sequential_reg),
        .I2(n_0_sig_last_dbeat_reg),
        .I3(sig_dqual_reg_empty),
        .I4(I4),
        .O(sig_data2mstr_cmd_ready));
LUT6 #(
    .INIT(64'h00000000DDD00000)) 
     sig_next_calc_error_reg_i_3__0
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(n_0_sig_next_calc_error_reg_i_5__0),
        .I2(sig_ibtt2wdc_tvalid),
        .I3(sig_data2addr_stop_req),
        .I4(sig_skid2data_wready),
        .I5(n_0_sig_next_calc_error_reg_i_6__0),
        .O(n_0_sig_next_calc_error_reg_i_3__0));
(* SOFT_HLUTNM = "soft_lutpair165" *) 
   LUT5 #(
    .INIT(32'h55555545)) 
     sig_next_calc_error_reg_i_5__0
       (.I0(sig_data2addr_stop_req),
        .I1(sig_addr2data_addr_posted),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[1]),
        .O(n_0_sig_next_calc_error_reg_i_5__0));
LUT5 #(
    .INIT(32'hFFFF01FF)) 
     sig_next_calc_error_reg_i_6__0
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_dqual_reg_full),
        .I4(sig_next_calc_error_reg),
        .O(n_0_sig_next_calc_error_reg_i_6__0));
(* SOFT_HLUTNM = "soft_lutpair165" *) 
   LUT3 #(
    .INIT(8'h80)) 
     sig_next_calc_error_reg_i_7
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[2]),
        .O(O10));
FDRE #(
    .INIT(1'b0)) 
     sig_next_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(sig_xfer_calc_err_reg),
        .Q(sig_next_calc_error_reg),
        .R(n_0_sig_next_calc_error_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(sig_xfer_cmd_cmplt_reg),
        .Q(sig_next_cmd_cmplt_reg),
        .R(n_0_sig_next_calc_error_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_next_sequential_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(sig_xfer_is_seq_reg),
        .Q(sig_next_sequential_reg),
        .R(n_0_sig_next_calc_error_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(D[0]),
        .Q(sig_next_strt_strb_reg[0]),
        .R(n_0_sig_next_calc_error_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(D[1]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(n_0_sig_next_calc_error_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(D[2]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(n_0_sig_next_calc_error_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(\<const1> ),
        .Q(sig_next_strt_strb_reg[3]),
        .R(n_0_sig_next_calc_error_reg_i_1));
(* SOFT_HLUTNM = "soft_lutpair176" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     sig_push_err2wsc_i_1
       (.I0(sig_next_calc_error_reg),
        .I1(sig_ld_new_cmd_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_push_err2wsc),
        .O(n_0_sig_push_err2wsc_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_push_err2wsc_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_push_err2wsc_i_1),
        .Q(sig_push_err2wsc),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hF0E0E0E0F0F0E0E0)) 
     sig_push_to_wsc_i_1
       (.I0(sig_push_err2wsc),
        .I1(sig_last_mmap_dbeat),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(I3),
        .I4(sig_data2wsc_valid),
        .I5(sig_inhibit_rdy_n),
        .O(n_0_sig_push_to_wsc_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_push_to_wsc_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_push_to_wsc_i_1),
        .Q(sig_data2wsc_valid),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'hFFFF444F)) 
     sig_s_ready_dup_i_2__2
       (.I0(n_0_sig_next_calc_error_reg_i_5__0),
        .I1(sig_last_mmap_dbeat_reg),
        .I2(sig_data2addr_stop_req),
        .I3(sig_ibtt2wdc_tvalid),
        .I4(n_0_sig_next_calc_error_reg_i_6__0),
        .O(O6));
LUT5 #(
    .INIT(32'h8F808080)) 
     sig_single_dbeat_i_1
       (.I0(I2),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_data2mstr_cmd_ready),
        .I3(n_0_sig_last_dbeat_i_4),
        .I4(n_0_sig_single_dbeat_reg),
        .O(n_0_sig_single_dbeat_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_single_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_single_dbeat_i_1),
        .Q(n_0_sig_single_dbeat_reg),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair171" *) 
   LUT4 #(
    .INIT(16'h8A88)) 
     sig_sready_stop_reg_i_1__0
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_stop_request),
        .I2(sig_halt_reg_dly3),
        .I3(sig_halt_reg_dly2),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair171" *) 
   LUT4 #(
    .INIT(16'h8A88)) 
     \sig_sstrb_stop_mask[0]_i_1__0 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_sstrb_stop_mask[0]),
        .I2(sig_halt_reg_dly3),
        .I3(sig_halt_reg_dly2),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair172" *) 
   LUT4 #(
    .INIT(16'h8A88)) 
     \sig_sstrb_stop_mask[1]_i_1__0 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_sstrb_stop_mask[1]),
        .I2(sig_halt_reg_dly3),
        .I3(sig_halt_reg_dly2),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair175" *) 
   LUT4 #(
    .INIT(16'h8A88)) 
     \sig_sstrb_stop_mask[2]_i_1__0 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_sstrb_stop_mask[2]),
        .I2(sig_halt_reg_dly3),
        .I3(sig_halt_reg_dly2),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair172" *) 
   LUT4 #(
    .INIT(16'h8A88)) 
     \sig_sstrb_stop_mask[3]_i_1__0 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_sstrb_stop_mask[3]),
        .I2(sig_halt_reg_dly3),
        .I3(sig_halt_reg_dly2),
        .O(O2));
LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
     \sig_strb_reg_out[0]_i_1__0 
       (.I0(sig_next_strt_strb_reg[0]),
        .I1(\n_0_sig_strb_reg_out[3]_i_3 ),
        .I2(sig_data2addr_stop_req),
        .I3(O18[0]),
        .I4(p_0_in3_in),
        .I5(Q[0]),
        .O(O11[0]));
LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
     \sig_strb_reg_out[1]_i_1__0 
       (.I0(sig_next_strt_strb_reg[1]),
        .I1(\n_0_sig_strb_reg_out[3]_i_3 ),
        .I2(sig_data2addr_stop_req),
        .I3(O18[1]),
        .I4(p_0_in3_in),
        .I5(Q[1]),
        .O(O11[1]));
LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
     \sig_strb_reg_out[2]_i_1__0 
       (.I0(sig_next_strt_strb_reg[2]),
        .I1(\n_0_sig_strb_reg_out[3]_i_3 ),
        .I2(sig_data2addr_stop_req),
        .I3(O18[2]),
        .I4(p_0_in3_in),
        .I5(Q[2]),
        .O(O11[2]));
LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
     \sig_strb_reg_out[3]_i_2__0 
       (.I0(sig_next_strt_strb_reg[3]),
        .I1(\n_0_sig_strb_reg_out[3]_i_3 ),
        .I2(sig_data2addr_stop_req),
        .I3(O18[3]),
        .I4(p_0_in3_in),
        .I5(Q[3]),
        .O(O11[3]));
(* SOFT_HLUTNM = "soft_lutpair168" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \sig_strb_reg_out[3]_i_3 
       (.I0(n_0_sig_single_dbeat_reg),
        .I1(n_0_sig_first_dbeat_reg),
        .O(\n_0_sig_strb_reg_out[3]_i_3 ));
LUT5 #(
    .INIT(32'hABFFAB00)) 
     \sig_strb_skid_reg[0]_i_1__0 
       (.I0(sig_next_strt_strb_reg[0]),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(n_0_sig_single_dbeat_reg),
        .I3(sig_data2addr_stop_req),
        .I4(O18[0]),
        .O(O12[0]));
LUT5 #(
    .INIT(32'hABFFAB00)) 
     \sig_strb_skid_reg[1]_i_1__0 
       (.I0(sig_next_strt_strb_reg[1]),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(n_0_sig_single_dbeat_reg),
        .I3(sig_data2addr_stop_req),
        .I4(O18[1]),
        .O(O12[1]));
(* SOFT_HLUTNM = "soft_lutpair168" *) 
   LUT5 #(
    .INIT(32'hABFFAB00)) 
     \sig_strb_skid_reg[2]_i_1__0 
       (.I0(sig_next_strt_strb_reg[2]),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(n_0_sig_single_dbeat_reg),
        .I3(sig_data2addr_stop_req),
        .I4(O18[2]),
        .O(O12[2]));
LUT5 #(
    .INIT(32'hABFFAB00)) 
     \sig_strb_skid_reg[3]_i_1__0 
       (.I0(sig_next_strt_strb_reg[3]),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(n_0_sig_single_dbeat_reg),
        .I3(sig_data2addr_stop_req),
        .I4(O18[3]),
        .O(O12[3]));
endmodule

(* C_S_AXI_LITE_ADDR_WIDTH = "10" *) (* C_S_AXI_LITE_DATA_WIDTH = "32" *) (* C_DLYTMR_RESOLUTION = "125" *) 
(* C_PRMRY_IS_ACLK_ASYNC = "0" *) (* C_INCLUDE_SG = "1" *) (* C_SG_INCLUDE_STSCNTRL_STRM = "1" *) 
(* C_SG_USE_STSAPP_LENGTH = "0" *) (* C_SG_LENGTH_WIDTH = "14" *) (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
(* C_M_AXI_SG_DATA_WIDTH = "32" *) (* C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH = "32" *) (* C_S_AXIS_S2MM_STS_TDATA_WIDTH = "32" *) 
(* C_INCLUDE_MM2S = "1" *) (* C_INCLUDE_MM2S_SF = "1" *) (* C_INCLUDE_MM2S_DRE = "0" *) 
(* C_MM2S_BURST_SIZE = "16" *) (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) (* C_M_AXI_MM2S_DATA_WIDTH = "32" *) 
(* C_M_AXIS_MM2S_TDATA_WIDTH = "32" *) (* C_INCLUDE_S2MM = "1" *) (* C_INCLUDE_S2MM_SF = "1" *) 
(* C_INCLUDE_S2MM_DRE = "0" *) (* C_S2MM_BURST_SIZE = "16" *) (* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) 
(* C_M_AXI_S2MM_DATA_WIDTH = "32" *) (* C_S_AXIS_S2MM_TDATA_WIDTH = "32" *) (* C_ENABLE_MULTI_CHANNEL = "0" *) 
(* C_NUM_S2MM_CHANNELS = "1" *) (* C_NUM_MM2S_CHANNELS = "1" *) (* C_FAMILY = "virtex7" *) 
(* C_MICRO_DMA = "0" *) (* C_INSTANCE = "axi_dma" *) (* downgradeipidentifiedwarnings = "yes" *) 
module axi_dma_0axi_dma
   (s_axi_lite_aclk,
    m_axi_sg_aclk,
    m_axi_mm2s_aclk,
    m_axi_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    m_axi_sg_awprot,
    m_axi_sg_awcache,
    m_axi_sg_awuser,
    m_axi_sg_awvalid,
    m_axi_sg_awready,
    m_axi_sg_wdata,
    m_axi_sg_wstrb,
    m_axi_sg_wlast,
    m_axi_sg_wvalid,
    m_axi_sg_wready,
    m_axi_sg_bresp,
    m_axi_sg_bvalid,
    m_axi_sg_bready,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_aruser,
    m_axi_sg_arvalid,
    m_axi_sg_arready,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_rready,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_aruser,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    mm2s_prmry_reset_out_n,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tid,
    m_axis_mm2s_tdest,
    mm2s_cntrl_reset_out_n,
    m_axis_mm2s_cntrl_tdata,
    m_axis_mm2s_cntrl_tkeep,
    m_axis_mm2s_cntrl_tvalid,
    m_axis_mm2s_cntrl_tready,
    m_axis_mm2s_cntrl_tlast,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awuser,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s2mm_prmry_reset_out_n,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tuser,
    s_axis_s2mm_tid,
    s_axis_s2mm_tdest,
    s2mm_sts_reset_out_n,
    s_axis_s2mm_sts_tdata,
    s_axis_s2mm_sts_tkeep,
    s_axis_s2mm_sts_tvalid,
    s_axis_s2mm_sts_tready,
    s_axis_s2mm_sts_tlast,
    mm2s_introut,
    s2mm_introut,
    axi_dma_tstvec);
  input s_axi_lite_aclk;
  input m_axi_sg_aclk;
  input m_axi_mm2s_aclk;
  input m_axi_s2mm_aclk;
  input axi_resetn;
  input s_axi_lite_awvalid;
  output s_axi_lite_awready;
  input [9:0]s_axi_lite_awaddr;
  input s_axi_lite_wvalid;
  output s_axi_lite_wready;
  input [31:0]s_axi_lite_wdata;
  output [1:0]s_axi_lite_bresp;
  output s_axi_lite_bvalid;
  input s_axi_lite_bready;
  input s_axi_lite_arvalid;
  output s_axi_lite_arready;
  input [9:0]s_axi_lite_araddr;
  output s_axi_lite_rvalid;
  input s_axi_lite_rready;
  output [31:0]s_axi_lite_rdata;
  output [1:0]s_axi_lite_rresp;
  output [31:0]m_axi_sg_awaddr;
  output [7:0]m_axi_sg_awlen;
  output [2:0]m_axi_sg_awsize;
  output [1:0]m_axi_sg_awburst;
  output [2:0]m_axi_sg_awprot;
  output [3:0]m_axi_sg_awcache;
  output [3:0]m_axi_sg_awuser;
  output m_axi_sg_awvalid;
  input m_axi_sg_awready;
  output [31:0]m_axi_sg_wdata;
  output [3:0]m_axi_sg_wstrb;
  output m_axi_sg_wlast;
  output m_axi_sg_wvalid;
  input m_axi_sg_wready;
  input [1:0]m_axi_sg_bresp;
  input m_axi_sg_bvalid;
  output m_axi_sg_bready;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [2:0]m_axi_sg_arprot;
  output [3:0]m_axi_sg_arcache;
  output [3:0]m_axi_sg_aruser;
  output m_axi_sg_arvalid;
  input m_axi_sg_arready;
  input [31:0]m_axi_sg_rdata;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  output m_axi_sg_rready;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  output [1:0]m_axi_mm2s_arburst;
  output [2:0]m_axi_mm2s_arprot;
  output [3:0]m_axi_mm2s_arcache;
  output [3:0]m_axi_mm2s_aruser;
  output m_axi_mm2s_arvalid;
  input m_axi_mm2s_arready;
  input [31:0]m_axi_mm2s_rdata;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  output m_axi_mm2s_rready;
  output mm2s_prmry_reset_out_n;
  output [31:0]m_axis_mm2s_tdata;
  output [3:0]m_axis_mm2s_tkeep;
  output m_axis_mm2s_tvalid;
  input m_axis_mm2s_tready;
  output m_axis_mm2s_tlast;
  output [3:0]m_axis_mm2s_tuser;
  output [4:0]m_axis_mm2s_tid;
  output [4:0]m_axis_mm2s_tdest;
  output mm2s_cntrl_reset_out_n;
  output [31:0]m_axis_mm2s_cntrl_tdata;
  output [3:0]m_axis_mm2s_cntrl_tkeep;
  output m_axis_mm2s_cntrl_tvalid;
  input m_axis_mm2s_cntrl_tready;
  output m_axis_mm2s_cntrl_tlast;
  output [31:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [2:0]m_axi_s2mm_awsize;
  output [1:0]m_axi_s2mm_awburst;
  output [2:0]m_axi_s2mm_awprot;
  output [3:0]m_axi_s2mm_awcache;
  output [3:0]m_axi_s2mm_awuser;
  output m_axi_s2mm_awvalid;
  input m_axi_s2mm_awready;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_wlast;
  output m_axi_s2mm_wvalid;
  input m_axi_s2mm_wready;
  input [1:0]m_axi_s2mm_bresp;
  input m_axi_s2mm_bvalid;
  output m_axi_s2mm_bready;
  output s2mm_prmry_reset_out_n;
  input [31:0]s_axis_s2mm_tdata;
  input [3:0]s_axis_s2mm_tkeep;
  input s_axis_s2mm_tvalid;
  output s_axis_s2mm_tready;
  input s_axis_s2mm_tlast;
  input [3:0]s_axis_s2mm_tuser;
  input [4:0]s_axis_s2mm_tid;
  input [4:0]s_axis_s2mm_tdest;
  output s2mm_sts_reset_out_n;
  input [31:0]s_axis_s2mm_sts_tdata;
  input [3:0]s_axis_s2mm_sts_tkeep;
  input s_axis_s2mm_sts_tvalid;
  output s_axis_s2mm_sts_tready;
  input s_axis_s2mm_sts_tlast;
  output mm2s_introut;
  output s2mm_introut;
  output [31:0]axi_dma_tstvec;

  wire \<const0> ;
  wire \<const1> ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/FIFO_Full ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/ptr2_queue_full ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/ptr_queue_full ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/sts_queue_full ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_15_out ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_23_out ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_3_out ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_7_out ;
  wire \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/mm2s_pending_ptr_updt ;
  wire \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updtptr_tlast ;
  wire \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/xb_fifo_reset ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i ;
  wire [25:0]\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/p_1_in ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_ftch_error0 ;
  wire \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_re0 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_re0 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts_received_d1 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updtptr_tlast ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/fifo_sinit ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i ;
  wire [8:7]\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/DI ;
  wire [8:0]\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out ;
  wire [2:0]\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out ;
  wire [2:0]\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ;
  wire [6:0]\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_xd_fifo_data_in ;
(* RTL_KEEP = "true" *)   wire [31:0]\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg1 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_ftch_error0 ;
  wire [29:6]\I_SG_FETCH_MNGR/ch1_fetch_address ;
  wire \I_SG_FETCH_MNGR/ch1_sg_idle ;
  wire [29:6]\I_SG_FETCH_MNGR/ch2_fetch_address ;
  wire [31:0]\I_SG_FETCH_QUEUE/DI ;
  wire [5:0]\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ;
  wire [5:0]\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ;
  wire \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/sinit ;
  wire \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden2_new ;
  wire \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new ;
  wire \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit ;
  wire \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit2 ;
  wire [5:0]\^axi_dma_tstvec ;
  wire axi_lite_reset_n;
  wire axi_resetn;
  wire ch1_ftch_queue_empty;
  wire ch1_nxtdesc_wren;
  wire ch2_ftch_queue_empty;
  wire ch2_nxtdesc_wren;
  wire dm_m_axi_sg_aresetn;
  wire dm_mm2s_scndry_resetn;
  wire dm_s2mm_scndry_resetn;
  wire dma_mm2s_error;
  wire dma_s2mm_error;
  wire ftch_error_addr0;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]\^m_axi_mm2s_arburst ;
  wire [3:0]\^m_axi_mm2s_arlen ;
  wire m_axi_mm2s_arready;
  wire [1:1]\^m_axi_mm2s_arsize ;
  wire m_axi_mm2s_arvalid;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]\^m_axi_s2mm_awburst ;
  wire [4:0]\^m_axi_s2mm_awlen ;
  wire m_axi_s2mm_awready;
  wire [1:1]\^m_axi_s2mm_awsize ;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axi_sg_aclk;
  wire [31:6]\^m_axi_sg_araddr ;
  wire [0:0]\^m_axi_sg_arburst ;
  wire m_axi_sg_aresetn;
  wire [3:0]\^m_axi_sg_arlen ;
  wire m_axi_sg_arready;
  wire [1:1]\^m_axi_sg_arsize ;
  wire m_axi_sg_arvalid;
  wire [31:2]\^m_axi_sg_awaddr ;
  wire [0:0]\^m_axi_sg_awburst ;
  wire [2:0]\^m_axi_sg_awlen ;
  wire m_axi_sg_awready;
  wire [1:1]\^m_axi_sg_awsize ;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [31:0]m_axi_sg_wdata;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire [3:3]\^m_axi_sg_wstrb ;
  wire m_axi_sg_wvalid;
  wire [31:0]m_axis_mm2s_cntrl_tdata;
  wire m_axis_mm2s_cntrl_tlast;
  wire m_axis_mm2s_cntrl_tready;
  wire m_axis_mm2s_cntrl_tvalid;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid_int;
  wire [31:0]m_axis_mm2s_tdata;
  wire [3:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid_int;
  wire mm2s_all_idle;
  wire mm2s_cntrl_reset_out_n;
  wire mm2s_cntrl_strm_stop;
  wire [31:6]mm2s_curdesc;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_introut;
  wire mm2s_irqdelay_wren;
  wire mm2s_irqthresh_wren;
  wire mm2s_prmry_reset_out_n;
  wire mm2s_prmry_resetn;
  wire mm2s_scndry_resetn;
  wire mm2s_soft_reset_done;
  wire mm2s_stop;
  wire mm2s_stop_i;
  wire [31:30]mm2s_taildesc;
  wire \n_0_INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN ;
  wire \n_0_INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN ;
  wire \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2 ;
  wire \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_12_14 ;
  wire \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_15_17 ;
  wire \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_18_20 ;
  wire \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_21_23 ;
  wire \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_24_26 ;
  wire \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_27_29 ;
  wire \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_30_32 ;
  wire \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_3_5 ;
  wire \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_6_8 ;
  wire \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_9_11 ;
  wire \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_0_2 ;
  wire \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_12_14 ;
  wire \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_15_17 ;
  wire \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_18_20 ;
  wire \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_21_23 ;
  wire \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_24_26 ;
  wire \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_27_29 ;
  wire \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_30_32 ;
  wire \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_3_5 ;
  wire \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_6_8 ;
  wire \n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_9_11 ;
  wire n_107_I_AXI_DMA_REG_MODULE;
  wire n_109_I_AXI_DMA_REG_MODULE;
  wire n_10_I_AXI_DMA_REG_MODULE;
  wire n_110_I_AXI_DMA_REG_MODULE;
  wire n_111_I_AXI_DMA_REG_MODULE;
  wire n_112_I_AXI_DMA_REG_MODULE;
  wire n_11_I_AXI_DMA_REG_MODULE;
  wire n_12_I_AXI_DMA_REG_MODULE;
  wire n_12_I_RST_MODULE;
  wire n_13_I_AXI_DMA_REG_MODULE;
  wire n_13_I_RST_MODULE;
  wire n_19_I_AXI_DMA_REG_MODULE;
  wire n_19_I_RST_MODULE;
  wire \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2 ;
  wire \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_12_14 ;
  wire \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_15_17 ;
  wire \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_18_20 ;
  wire \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_21_23 ;
  wire \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_24_26 ;
  wire \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_27_29 ;
  wire \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_30_32 ;
  wire \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_3_5 ;
  wire \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_6_8 ;
  wire \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_9_11 ;
  wire \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_0_2 ;
  wire \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_12_14 ;
  wire \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_15_17 ;
  wire \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_18_20 ;
  wire \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_21_23 ;
  wire \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_24_26 ;
  wire \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_27_29 ;
  wire \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_30_32 ;
  wire \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_3_5 ;
  wire \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_6_8 ;
  wire \n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_9_11 ;
  wire n_20_I_AXI_DMA_REG_MODULE;
  wire n_20_I_RST_MODULE;
  wire \n_215_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire n_21_I_AXI_DMA_REG_MODULE;
  wire n_21_I_RST_MODULE;
  wire \n_222_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_223_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_224_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_225_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_226_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_227_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_228_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_229_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire n_22_I_AXI_DMA_REG_MODULE;
  wire n_22_I_RST_MODULE;
  wire \n_230_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_231_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire n_23_I_AXI_DMA_REG_MODULE;
  wire n_23_I_RST_MODULE;
  wire n_24_I_AXI_DMA_REG_MODULE;
  wire n_24_I_RST_MODULE;
  wire n_25_I_AXI_DMA_REG_MODULE;
  wire n_25_I_RST_MODULE;
  wire \n_267_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire n_26_I_AXI_DMA_REG_MODULE;
  wire n_26_I_RST_MODULE;
  wire n_27_I_RST_MODULE;
  wire n_28_I_RST_MODULE;
  wire \n_297_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_298_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_299_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire n_2_I_AXI_DMA_REG_MODULE;
  wire \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2 ;
  wire \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_12_14 ;
  wire \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_15_17 ;
  wire \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_18_20 ;
  wire \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_21_23 ;
  wire \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_24_26 ;
  wire \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_27_29 ;
  wire \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_30_32 ;
  wire \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_3_5 ;
  wire \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_6_8 ;
  wire \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_9_11 ;
  wire \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_0_2 ;
  wire \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_12_14 ;
  wire \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_15_17 ;
  wire \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_18_20 ;
  wire \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_21_23 ;
  wire \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_24_26 ;
  wire \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_27_29 ;
  wire \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_30_32 ;
  wire \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_3_5 ;
  wire \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_6_8 ;
  wire \n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_9_11 ;
  wire \n_300_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_301_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_302_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_303_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_304_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_305_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_306_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_307_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_308_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_309_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_310_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_311_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_312_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_313_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_314_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_315_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_316_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_317_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_318_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_319_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire n_31_I_AXI_DMA_REG_MODULE;
  wire \n_320_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_321_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_322_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_325_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_326_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_327_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_328_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire n_32_I_AXI_DMA_REG_MODULE;
  wire \n_331_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire n_33_I_AXI_DMA_REG_MODULE;
  wire n_34_I_AXI_DMA_REG_MODULE;
  wire n_35_I_AXI_DMA_REG_MODULE;
  wire n_37_I_AXI_DMA_REG_MODULE;
  wire n_39_I_AXI_DMA_REG_MODULE;
  wire n_3_I_AXI_DMA_REG_MODULE;
  wire n_40_I_AXI_DMA_REG_MODULE;
  wire \n_432_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_433_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_435_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_436_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_437_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_438_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_439_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_440_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_441_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_443_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_444_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_445_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_446_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_447_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_448_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_449_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_450_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_451_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_452_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_453_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_454_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_455_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_456_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_457_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_458_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_459_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_460_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_461_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire n_46_I_AXI_DMA_REG_MODULE;
  wire n_47_I_AXI_DMA_REG_MODULE;
  wire n_51_I_AXI_DMA_REG_MODULE;
  wire n_51_I_S2MM_DMA_MNGR;
  wire n_52_I_AXI_DMA_REG_MODULE;
  wire n_53_I_AXI_DMA_REG_MODULE;
  wire n_54_I_AXI_DMA_REG_MODULE;
  wire n_54_I_PRMRY_DATAMOVER;
  wire n_55_I_AXI_DMA_REG_MODULE;
  wire n_55_I_S2MM_DMA_MNGR;
  wire n_56_I_AXI_DMA_REG_MODULE;
  wire n_56_I_MM2S_DMA_MNGR;
  wire n_56_I_S2MM_DMA_MNGR;
  wire n_57_I_AXI_DMA_REG_MODULE;
  wire n_57_I_MM2S_DMA_MNGR;
  wire n_57_I_S2MM_DMA_MNGR;
  wire n_58_I_AXI_DMA_REG_MODULE;
  wire n_58_I_PRMRY_DATAMOVER;
  wire n_59_I_AXI_DMA_REG_MODULE;
  wire n_59_I_PRMRY_DATAMOVER;
  wire n_60_I_AXI_DMA_REG_MODULE;
  wire n_60_I_PRMRY_DATAMOVER;
  wire n_61_I_AXI_DMA_REG_MODULE;
  wire n_61_I_PRMRY_DATAMOVER;
  wire n_62_I_AXI_DMA_REG_MODULE;
  wire n_62_I_PRMRY_DATAMOVER;
  wire n_63_I_AXI_DMA_REG_MODULE;
  wire n_63_I_PRMRY_DATAMOVER;
  wire n_64_I_AXI_DMA_REG_MODULE;
  wire n_64_I_PRMRY_DATAMOVER;
  wire n_65_I_AXI_DMA_REG_MODULE;
  wire n_65_I_PRMRY_DATAMOVER;
  wire n_66_I_AXI_DMA_REG_MODULE;
  wire n_66_I_PRMRY_DATAMOVER;
  wire n_67_I_AXI_DMA_REG_MODULE;
  wire n_67_I_PRMRY_DATAMOVER;
  wire n_68_I_AXI_DMA_REG_MODULE;
  wire n_68_I_PRMRY_DATAMOVER;
  wire n_69_I_AXI_DMA_REG_MODULE;
  wire n_69_I_PRMRY_DATAMOVER;
  wire n_6_I_AXI_DMA_REG_MODULE;
  wire n_70_I_AXI_DMA_REG_MODULE;
  wire n_70_I_PRMRY_DATAMOVER;
  wire n_71_I_AXI_DMA_REG_MODULE;
  wire n_71_I_PRMRY_DATAMOVER;
  wire n_72_I_AXI_DMA_REG_MODULE;
  wire n_73_I_AXI_DMA_REG_MODULE;
  wire n_73_I_PRMRY_DATAMOVER;
  wire n_74_I_AXI_DMA_REG_MODULE;
  wire n_75_I_AXI_DMA_REG_MODULE;
  wire n_76_I_AXI_DMA_REG_MODULE;
  wire n_77_I_AXI_DMA_REG_MODULE;
  wire n_78_I_AXI_DMA_REG_MODULE;
  wire n_79_I_AXI_DMA_REG_MODULE;
  wire n_7_I_AXI_DMA_REG_MODULE;
  wire n_8_I_AXI_DMA_REG_MODULE;
  wire n_93_I_MM2S_DMA_MNGR;
  wire n_94_I_MM2S_DMA_MNGR;
  wire n_95_I_MM2S_DMA_MNGR;
  wire n_95_I_S2MM_DMA_MNGR;
  wire n_96_I_S2MM_DMA_MNGR;
  wire n_97_I_S2MM_DMA_MNGR;
  wire n_9_I_AXI_DMA_REG_MODULE;
  wire p_10_out;
  wire [96:64]p_11_out;
  wire p_13_out;
  wire p_13_out_2;
  wire [7:0]p_15_out;
  wire [7:0]p_16_out;
  wire p_17_out;
  wire [63:0]p_17_out_1;
  wire p_18_out;
  wire p_19_out;
  wire [63:0]p_19_out_0;
  wire p_20_out;
  wire p_21_out;
  wire p_22_out;
  wire p_23_out;
  wire p_24_out;
  wire p_26_out;
  wire p_27_out;
  wire p_32_out;
  wire p_36_out;
  wire [96:46]p_38_out;
  wire [7:0]p_42_out;
  wire [7:0]p_43_out;
  wire p_44_out;
  wire p_45_out;
  wire p_46_out;
  wire p_47_out;
  wire p_48_out;
  wire p_49_out;
  wire p_50_out;
  wire p_51_out;
  wire p_53_out;
  wire p_59_out;
  wire p_70_out;
  wire p_7_out;
  wire p_8_out;
  wire s2mm_all_idle;
  wire [31:6]s2mm_curdesc;
  wire s2mm_desc_flush_del;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_introut;
  wire s2mm_irqdelay_wren;
  wire s2mm_irqthresh_wren;
  wire s2mm_prmry_reset_out_n;
  wire s2mm_prmry_resetn;
  wire s2mm_run_stop_del;
  wire s2mm_scndry_resetn;
  wire s2mm_soft_reset_done;
  wire s2mm_stop;
  wire s2mm_stop_i2_out;
  wire s2mm_sts_reset_out_n;
  wire [31:30]s2mm_taildesc;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [9:0]s_axi_lite_awaddr;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire [2:2]s_axis_ftch_cmd_tdata;
  wire [64:0]s_axis_mm2s_cmd_tdata;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire [31:6]s_axis_mm2s_updtptr_tdata;
  wire [32:0]s_axis_mm2s_updtsts_tdata;
  wire s_axis_mm2s_updtsts_tlast;
  wire s_axis_mm2s_updtsts_tvalid;
  wire [63:0]s_axis_s2mm_cmd_tdata;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire [31:0]s_axis_s2mm_sts_tdata;
  wire [3:0]s_axis_s2mm_sts_tkeep;
  wire s_axis_s2mm_sts_tlast;
  wire s_axis_s2mm_sts_tready;
  wire s_axis_s2mm_sts_tvalid;
  wire [31:0]s_axis_s2mm_tdata;
  wire [3:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire [31:6]s_axis_s2mm_updtptr_tdata;
  wire s_axis_s2mm_updtptr_tvalid;
  wire [32:0]s_axis_s2mm_updtsts_tdata;
  wire s_axis_s2mm_updtsts_tlast;
  wire soft_reset;
  wire soft_reset_d1;
  wire soft_reset_d2;
  wire [1:0]\NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5_DOD_UNCONNECTED ;
  wire [1:1]\NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8_DOB_UNCONNECTED ;
  wire [1:0]\NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8_DOC_UNCONNECTED ;
  wire [1:0]\NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8_DOD_UNCONNECTED ;
  wire \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2_DOD_UNCONNECTED ;
  wire \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_12_14_DOD_UNCONNECTED ;
  wire \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_15_17_DOD_UNCONNECTED ;
  wire \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_18_20_DOD_UNCONNECTED ;
  wire \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_21_23_DOD_UNCONNECTED ;
  wire \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_24_26_DOD_UNCONNECTED ;
  wire \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_27_29_DOD_UNCONNECTED ;
  wire \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_30_32_DOD_UNCONNECTED ;
  wire \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_3_5_DOD_UNCONNECTED ;
  wire \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_6_8_DOD_UNCONNECTED ;
  wire \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_9_11_DOD_UNCONNECTED ;
  wire \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_0_2_DOD_UNCONNECTED ;
  wire \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_12_14_DOD_UNCONNECTED ;
  wire \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_15_17_DOD_UNCONNECTED ;
  wire \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_18_20_DOD_UNCONNECTED ;
  wire \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_21_23_DOD_UNCONNECTED ;
  wire \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_24_26_DOD_UNCONNECTED ;
  wire \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_27_29_DOD_UNCONNECTED ;
  wire \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_30_32_DOD_UNCONNECTED ;
  wire \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_3_5_DOD_UNCONNECTED ;
  wire \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_6_8_DOD_UNCONNECTED ;
  wire \NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_9_11_DOD_UNCONNECTED ;

  assign axi_dma_tstvec[31] = \<const0> ;
  assign axi_dma_tstvec[30] = \<const0> ;
  assign axi_dma_tstvec[29] = \<const0> ;
  assign axi_dma_tstvec[28] = \<const0> ;
  assign axi_dma_tstvec[27] = \<const0> ;
  assign axi_dma_tstvec[26] = \<const0> ;
  assign axi_dma_tstvec[25] = \<const0> ;
  assign axi_dma_tstvec[24] = \<const0> ;
  assign axi_dma_tstvec[23] = \<const0> ;
  assign axi_dma_tstvec[22] = \<const0> ;
  assign axi_dma_tstvec[21] = \<const0> ;
  assign axi_dma_tstvec[20] = \<const0> ;
  assign axi_dma_tstvec[19] = \<const0> ;
  assign axi_dma_tstvec[18] = \<const0> ;
  assign axi_dma_tstvec[17] = \<const0> ;
  assign axi_dma_tstvec[16] = \<const0> ;
  assign axi_dma_tstvec[15] = \<const0> ;
  assign axi_dma_tstvec[14] = \<const0> ;
  assign axi_dma_tstvec[13] = \<const0> ;
  assign axi_dma_tstvec[12] = \<const0> ;
  assign axi_dma_tstvec[11] = \<const0> ;
  assign axi_dma_tstvec[10] = \<const0> ;
  assign axi_dma_tstvec[9] = \<const0> ;
  assign axi_dma_tstvec[8] = \<const0> ;
  assign axi_dma_tstvec[7] = \<const0> ;
  assign axi_dma_tstvec[6] = \<const0> ;
  assign axi_dma_tstvec[5:0] = \^axi_dma_tstvec [5:0];
  assign m_axi_mm2s_arburst[1] = \<const0> ;
  assign m_axi_mm2s_arburst[0] = \^m_axi_mm2s_arburst [0];
  assign m_axi_mm2s_arcache[3] = \<const0> ;
  assign m_axi_mm2s_arcache[2] = \<const0> ;
  assign m_axi_mm2s_arcache[1] = \<const1> ;
  assign m_axi_mm2s_arcache[0] = \<const1> ;
  assign m_axi_mm2s_arlen[7] = \<const0> ;
  assign m_axi_mm2s_arlen[6] = \<const0> ;
  assign m_axi_mm2s_arlen[5] = \<const0> ;
  assign m_axi_mm2s_arlen[4] = \<const0> ;
  assign m_axi_mm2s_arlen[3:0] = \^m_axi_mm2s_arlen [3:0];
  assign m_axi_mm2s_arprot[2] = \<const0> ;
  assign m_axi_mm2s_arprot[1] = \<const0> ;
  assign m_axi_mm2s_arprot[0] = \<const0> ;
  assign m_axi_mm2s_arsize[2] = \<const0> ;
  assign m_axi_mm2s_arsize[1] = \^m_axi_mm2s_arsize [1];
  assign m_axi_mm2s_arsize[0] = \<const0> ;
  assign m_axi_mm2s_aruser[3] = \<const0> ;
  assign m_axi_mm2s_aruser[2] = \<const0> ;
  assign m_axi_mm2s_aruser[1] = \<const0> ;
  assign m_axi_mm2s_aruser[0] = \<const0> ;
  assign m_axi_s2mm_awburst[1] = \<const0> ;
  assign m_axi_s2mm_awburst[0] = \^m_axi_s2mm_awburst [0];
  assign m_axi_s2mm_awcache[3] = \<const0> ;
  assign m_axi_s2mm_awcache[2] = \<const0> ;
  assign m_axi_s2mm_awcache[1] = \<const1> ;
  assign m_axi_s2mm_awcache[0] = \<const1> ;
  assign m_axi_s2mm_awlen[7] = \<const0> ;
  assign m_axi_s2mm_awlen[6] = \<const0> ;
  assign m_axi_s2mm_awlen[5] = \<const0> ;
  assign m_axi_s2mm_awlen[4:0] = \^m_axi_s2mm_awlen [4:0];
  assign m_axi_s2mm_awprot[2] = \<const0> ;
  assign m_axi_s2mm_awprot[1] = \<const0> ;
  assign m_axi_s2mm_awprot[0] = \<const0> ;
  assign m_axi_s2mm_awsize[2] = \<const0> ;
  assign m_axi_s2mm_awsize[1] = \^m_axi_s2mm_awsize [1];
  assign m_axi_s2mm_awsize[0] = \<const0> ;
  assign m_axi_s2mm_awuser[3] = \<const0> ;
  assign m_axi_s2mm_awuser[2] = \<const0> ;
  assign m_axi_s2mm_awuser[1] = \<const0> ;
  assign m_axi_s2mm_awuser[0] = \<const0> ;
  assign m_axi_sg_araddr[31:6] = \^m_axi_sg_araddr [31:6];
  assign m_axi_sg_araddr[5] = \<const0> ;
  assign m_axi_sg_araddr[4] = \<const0> ;
  assign m_axi_sg_araddr[3] = \<const0> ;
  assign m_axi_sg_araddr[2] = \<const0> ;
  assign m_axi_sg_araddr[1] = \<const0> ;
  assign m_axi_sg_araddr[0] = \<const0> ;
  assign m_axi_sg_arburst[1] = \<const0> ;
  assign m_axi_sg_arburst[0] = \^m_axi_sg_arburst [0];
  assign m_axi_sg_arcache[3] = \<const0> ;
  assign m_axi_sg_arcache[2] = \<const0> ;
  assign m_axi_sg_arcache[1] = \<const1> ;
  assign m_axi_sg_arcache[0] = \<const1> ;
  assign m_axi_sg_arlen[7] = \<const0> ;
  assign m_axi_sg_arlen[6] = \<const0> ;
  assign m_axi_sg_arlen[5] = \<const0> ;
  assign m_axi_sg_arlen[4] = \<const0> ;
  assign m_axi_sg_arlen[3:0] = \^m_axi_sg_arlen [3:0];
  assign m_axi_sg_arprot[2] = \<const0> ;
  assign m_axi_sg_arprot[1] = \<const0> ;
  assign m_axi_sg_arprot[0] = \<const0> ;
  assign m_axi_sg_arsize[2] = \<const0> ;
  assign m_axi_sg_arsize[1] = \^m_axi_sg_arsize [1];
  assign m_axi_sg_arsize[0] = \<const0> ;
  assign m_axi_sg_aruser[3] = \<const0> ;
  assign m_axi_sg_aruser[2] = \<const0> ;
  assign m_axi_sg_aruser[1] = \<const0> ;
  assign m_axi_sg_aruser[0] = \<const0> ;
  assign m_axi_sg_awaddr[31:2] = \^m_axi_sg_awaddr [31:2];
  assign m_axi_sg_awaddr[1] = \<const0> ;
  assign m_axi_sg_awaddr[0] = \<const0> ;
  assign m_axi_sg_awburst[1] = \<const0> ;
  assign m_axi_sg_awburst[0] = \^m_axi_sg_awburst [0];
  assign m_axi_sg_awcache[3] = \<const0> ;
  assign m_axi_sg_awcache[2] = \<const0> ;
  assign m_axi_sg_awcache[1] = \<const1> ;
  assign m_axi_sg_awcache[0] = \<const1> ;
  assign m_axi_sg_awlen[7] = \<const0> ;
  assign m_axi_sg_awlen[6] = \<const0> ;
  assign m_axi_sg_awlen[5] = \<const0> ;
  assign m_axi_sg_awlen[4] = \<const0> ;
  assign m_axi_sg_awlen[3] = \<const0> ;
  assign m_axi_sg_awlen[2] = \^m_axi_sg_awlen [2];
  assign m_axi_sg_awlen[1] = \<const0> ;
  assign m_axi_sg_awlen[0] = \^m_axi_sg_awlen [0];
  assign m_axi_sg_awprot[2] = \<const0> ;
  assign m_axi_sg_awprot[1] = \<const0> ;
  assign m_axi_sg_awprot[0] = \<const0> ;
  assign m_axi_sg_awsize[2] = \<const0> ;
  assign m_axi_sg_awsize[1] = \^m_axi_sg_awsize [1];
  assign m_axi_sg_awsize[0] = \<const0> ;
  assign m_axi_sg_awuser[3] = \<const0> ;
  assign m_axi_sg_awuser[2] = \<const0> ;
  assign m_axi_sg_awuser[1] = \<const0> ;
  assign m_axi_sg_awuser[0] = \<const0> ;
  assign m_axi_sg_wstrb[3] = \^m_axi_sg_wstrb [3];
  assign m_axi_sg_wstrb[2] = \^m_axi_sg_wstrb [3];
  assign m_axi_sg_wstrb[1] = \^m_axi_sg_wstrb [3];
  assign m_axi_sg_wstrb[0] = \^m_axi_sg_wstrb [3];
  assign m_axis_mm2s_cntrl_tkeep[3] = \<const1> ;
  assign m_axis_mm2s_cntrl_tkeep[2] = \<const1> ;
  assign m_axis_mm2s_cntrl_tkeep[1] = \<const1> ;
  assign m_axis_mm2s_cntrl_tkeep[0] = \<const1> ;
  assign m_axis_mm2s_tdest[4] = \<const0> ;
  assign m_axis_mm2s_tdest[3] = \<const0> ;
  assign m_axis_mm2s_tdest[2] = \<const0> ;
  assign m_axis_mm2s_tdest[1] = \<const0> ;
  assign m_axis_mm2s_tdest[0] = \<const0> ;
  assign m_axis_mm2s_tid[4] = \<const0> ;
  assign m_axis_mm2s_tid[3] = \<const0> ;
  assign m_axis_mm2s_tid[2] = \<const0> ;
  assign m_axis_mm2s_tid[1] = \<const0> ;
  assign m_axis_mm2s_tid[0] = \<const0> ;
  assign m_axis_mm2s_tuser[3] = \<const0> ;
  assign m_axis_mm2s_tuser[2] = \<const0> ;
  assign m_axis_mm2s_tuser[1] = \<const0> ;
  assign m_axis_mm2s_tuser[0] = \<const0> ;
  assign s_axi_lite_awready = s_axi_lite_wready;
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
RAM32M \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5 
       (.ADDRA({\<const0> ,\<const0> ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out }),
        .ADDRB({\<const0> ,\<const0> ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out }),
        .ADDRC({\<const0> ,\<const0> ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out }),
        .ADDRD({\<const0> ,\<const0> ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out }),
        .DIA(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_xd_fifo_data_in [1:0]),
        .DIB(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_xd_fifo_data_in [3:2]),
        .DIC(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_xd_fifo_data_in [5:4]),
        .DID({\<const0> ,\<const0> }),
        .DOA(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [1:0]),
        .DOB(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [3:2]),
        .DOC(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [5:4]),
        .DOD(\NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(m_axi_s2mm_aclk),
        .WE(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out ));
RAM32M \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8 
       (.ADDRA({\<const0> ,\<const0> ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out }),
        .ADDRB({\<const0> ,\<const0> ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out }),
        .ADDRC({\<const0> ,\<const0> ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out }),
        .ADDRD({\<const0> ,\<const0> ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out }),
        .DIA({\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/DI [7],\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_xd_fifo_data_in [6]}),
        .DIB({\<const0> ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/DI [8]}),
        .DIC({\<const0> ,\<const0> }),
        .DID({\<const0> ,\<const0> }),
        .DOA(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [7:6]),
        .DOB({\NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8_DOB_UNCONNECTED [1],\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [8]}),
        .DOC(\NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8_DOD_UNCONNECTED [1:0]),
        .WCLK(m_axi_s2mm_aclk),
        .WE(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out ));
axi_dma_0axi_sg \GEN_SG_ENGINE.I_SG_ENGINE 
       (.D(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/p_1_in ),
        .DI(\I_SG_FETCH_QUEUE/DI ),
        .Din({s_axis_s2mm_updtsts_tlast,s_axis_s2mm_updtsts_tdata[32],s_axis_s2mm_updtsts_tdata[31],s_axis_s2mm_updtsts_tdata[30],s_axis_s2mm_updtsts_tdata[29],s_axis_s2mm_updtsts_tdata[28],s_axis_s2mm_updtsts_tdata[27],s_axis_s2mm_updtsts_tdata[26],s_axis_s2mm_updtsts_tdata[25],s_axis_s2mm_updtsts_tdata[24],s_axis_s2mm_updtsts_tdata[23],s_axis_s2mm_updtsts_tdata[22],s_axis_s2mm_updtsts_tdata[21],s_axis_s2mm_updtsts_tdata[20],s_axis_s2mm_updtsts_tdata[19],s_axis_s2mm_updtsts_tdata[18],s_axis_s2mm_updtsts_tdata[17],s_axis_s2mm_updtsts_tdata[16],s_axis_s2mm_updtsts_tdata[15],s_axis_s2mm_updtsts_tdata[14],s_axis_s2mm_updtsts_tdata[13],s_axis_s2mm_updtsts_tdata[12],s_axis_s2mm_updtsts_tdata[11],s_axis_s2mm_updtsts_tdata[10],s_axis_s2mm_updtsts_tdata[9],s_axis_s2mm_updtsts_tdata[8],s_axis_s2mm_updtsts_tdata[7],s_axis_s2mm_updtsts_tdata[6],s_axis_s2mm_updtsts_tdata[5],s_axis_s2mm_updtsts_tdata[4],s_axis_s2mm_updtsts_tdata[3],s_axis_s2mm_updtsts_tdata[2],s_axis_s2mm_updtsts_tdata[1],s_axis_s2mm_updtsts_tdata[0]}),
        .E(n_94_I_MM2S_DMA_MNGR),
        .FIFO_Full(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/FIFO_Full ),
        .I1(n_2_I_AXI_DMA_REG_MODULE),
        .I10(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_3_5 ),
        .I100(n_13_I_AXI_DMA_REG_MODULE),
        .I101(n_24_I_AXI_DMA_REG_MODULE),
        .I102(n_25_I_AXI_DMA_REG_MODULE),
        .I103(n_26_I_AXI_DMA_REG_MODULE),
        .I104(n_46_I_AXI_DMA_REG_MODULE),
        .I105(mm2s_taildesc),
        .I106(s2mm_taildesc),
        .I107({n_59_I_AXI_DMA_REG_MODULE,n_60_I_AXI_DMA_REG_MODULE,n_61_I_AXI_DMA_REG_MODULE,n_62_I_AXI_DMA_REG_MODULE,n_63_I_AXI_DMA_REG_MODULE,n_64_I_AXI_DMA_REG_MODULE}),
        .I108(\^axi_dma_tstvec [0]),
        .I109(n_109_I_AXI_DMA_REG_MODULE),
        .I11(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_3_5 ),
        .I110(n_40_I_AXI_DMA_REG_MODULE),
        .I111({n_73_I_AXI_DMA_REG_MODULE,n_74_I_AXI_DMA_REG_MODULE,n_75_I_AXI_DMA_REG_MODULE,n_76_I_AXI_DMA_REG_MODULE,n_77_I_AXI_DMA_REG_MODULE,n_78_I_AXI_DMA_REG_MODULE,n_79_I_AXI_DMA_REG_MODULE}),
        .I112(n_37_I_AXI_DMA_REG_MODULE),
        .I113(n_39_I_AXI_DMA_REG_MODULE),
        .I114(n_25_I_RST_MODULE),
        .I115(n_93_I_MM2S_DMA_MNGR),
        .I116({s_axis_mm2s_updtsts_tlast,s_axis_mm2s_updtsts_tdata[32:28],s_axis_mm2s_updtsts_tdata[22:0]}),
        .I117(s_axis_mm2s_updtptr_tdata),
        .I118(n_95_I_S2MM_DMA_MNGR),
        .I119(s_axis_s2mm_updtptr_tdata),
        .I12(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_3_5 ),
        .I120(n_111_I_AXI_DMA_REG_MODULE),
        .I121(n_112_I_AXI_DMA_REG_MODULE),
        .I13(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_3_5 ),
        .I14(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_6_8 ),
        .I15(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_6_8 ),
        .I16(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_6_8 ),
        .I17(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_6_8 ),
        .I18(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_6_8 ),
        .I19(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_6_8 ),
        .I2(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_0_2 ),
        .I20(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_9_11 ),
        .I21(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_9_11 ),
        .I22(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_9_11 ),
        .I23(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_9_11 ),
        .I24(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_9_11 ),
        .I25(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_9_11 ),
        .I26(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_12_14 ),
        .I27(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_12_14 ),
        .I28(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_12_14 ),
        .I29(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_12_14 ),
        .I3(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2 ),
        .I30(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_12_14 ),
        .I31(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_12_14 ),
        .I32(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_15_17 ),
        .I33(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_15_17 ),
        .I34(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_15_17 ),
        .I35(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_15_17 ),
        .I36(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_15_17 ),
        .I37(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_15_17 ),
        .I38(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_18_20 ),
        .I39(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_18_20 ),
        .I4(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_0_2 ),
        .I40(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_18_20 ),
        .I41(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_18_20 ),
        .I42(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_18_20 ),
        .I43(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_18_20 ),
        .I44(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_21_23 ),
        .I45(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_21_23 ),
        .I46(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_21_23 ),
        .I47(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_21_23 ),
        .I48(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_21_23 ),
        .I49(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_21_23 ),
        .I5(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2 ),
        .I50(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_24_26 ),
        .I51(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_24_26 ),
        .I52(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_24_26 ),
        .I53(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_24_26 ),
        .I54(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_24_26 ),
        .I55(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_24_26 ),
        .I56(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_27_29 ),
        .I57(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_27_29 ),
        .I58(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_27_29 ),
        .I59(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_27_29 ),
        .I6(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_0_2 ),
        .I60(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_27_29 ),
        .I61(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_27_29 ),
        .I62(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_30_32 ),
        .I63(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_30_32 ),
        .I64(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_30_32 ),
        .I65(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_30_32 ),
        .I66(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_30_32 ),
        .I67(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_30_32 ),
        .I68(n_95_I_MM2S_DMA_MNGR),
        .I69(n_97_I_S2MM_DMA_MNGR),
        .I7(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2 ),
        .I70(n_96_I_S2MM_DMA_MNGR),
        .I71(\n_0_INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN ),
        .I72(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_7_out ),
        .I73(\n_0_INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN ),
        .I74(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_3_out ),
        .I75(n_107_I_AXI_DMA_REG_MODULE),
        .I76(n_47_I_AXI_DMA_REG_MODULE),
        .I77(n_31_I_AXI_DMA_REG_MODULE),
        .I78(n_34_I_AXI_DMA_REG_MODULE),
        .I79(n_58_I_AXI_DMA_REG_MODULE),
        .I8(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_3_5 ),
        .I80(n_57_I_AXI_DMA_REG_MODULE),
        .I81(n_54_I_AXI_DMA_REG_MODULE),
        .I82(n_55_I_AXI_DMA_REG_MODULE),
        .I83(n_53_I_AXI_DMA_REG_MODULE),
        .I84(n_52_I_AXI_DMA_REG_MODULE),
        .I85(n_51_I_AXI_DMA_REG_MODULE),
        .I86(n_56_I_AXI_DMA_REG_MODULE),
        .I87(n_32_I_AXI_DMA_REG_MODULE),
        .I88(n_67_I_AXI_DMA_REG_MODULE),
        .I89(n_66_I_AXI_DMA_REG_MODULE),
        .I9(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_3_5 ),
        .I90(n_65_I_AXI_DMA_REG_MODULE),
        .I91(n_68_I_AXI_DMA_REG_MODULE),
        .I92(n_70_I_AXI_DMA_REG_MODULE),
        .I93(n_69_I_AXI_DMA_REG_MODULE),
        .I94(n_72_I_AXI_DMA_REG_MODULE),
        .I95(n_71_I_AXI_DMA_REG_MODULE),
        .I96(n_35_I_AXI_DMA_REG_MODULE),
        .I97(n_110_I_AXI_DMA_REG_MODULE),
        .I98(n_11_I_AXI_DMA_REG_MODULE),
        .I99(n_12_I_AXI_DMA_REG_MODULE),
        .O1(\I_SG_FETCH_MNGR/ch2_fetch_address ),
        .O10(\n_225_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O11(\n_226_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O12(\n_227_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O13(\n_228_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O14(\n_229_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O15(\n_230_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O16(\n_231_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O17(\^m_axi_sg_wstrb ),
        .O18(\^axi_dma_tstvec [4]),
        .O19(\^axi_dma_tstvec [5]),
        .O2(ftch_error_addr0),
        .O20(\n_267_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O21({\n_297_GEN_SG_ENGINE.I_SG_ENGINE ,\n_298_GEN_SG_ENGINE.I_SG_ENGINE ,\n_299_GEN_SG_ENGINE.I_SG_ENGINE ,\n_300_GEN_SG_ENGINE.I_SG_ENGINE ,\n_301_GEN_SG_ENGINE.I_SG_ENGINE ,\n_302_GEN_SG_ENGINE.I_SG_ENGINE ,\n_303_GEN_SG_ENGINE.I_SG_ENGINE ,\n_304_GEN_SG_ENGINE.I_SG_ENGINE ,\n_305_GEN_SG_ENGINE.I_SG_ENGINE ,\n_306_GEN_SG_ENGINE.I_SG_ENGINE ,\n_307_GEN_SG_ENGINE.I_SG_ENGINE ,\n_308_GEN_SG_ENGINE.I_SG_ENGINE ,\n_309_GEN_SG_ENGINE.I_SG_ENGINE ,\n_310_GEN_SG_ENGINE.I_SG_ENGINE ,\n_311_GEN_SG_ENGINE.I_SG_ENGINE ,\n_312_GEN_SG_ENGINE.I_SG_ENGINE ,\n_313_GEN_SG_ENGINE.I_SG_ENGINE ,\n_314_GEN_SG_ENGINE.I_SG_ENGINE ,\n_315_GEN_SG_ENGINE.I_SG_ENGINE ,\n_316_GEN_SG_ENGINE.I_SG_ENGINE ,\n_317_GEN_SG_ENGINE.I_SG_ENGINE ,\n_318_GEN_SG_ENGINE.I_SG_ENGINE ,\n_319_GEN_SG_ENGINE.I_SG_ENGINE ,\n_320_GEN_SG_ENGINE.I_SG_ENGINE ,\n_321_GEN_SG_ENGINE.I_SG_ENGINE ,\n_322_GEN_SG_ENGINE.I_SG_ENGINE }),
        .O22({\n_327_GEN_SG_ENGINE.I_SG_ENGINE ,\n_328_GEN_SG_ENGINE.I_SG_ENGINE }),
        .O23(\n_331_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O24(p_42_out),
        .O25(p_15_out),
        .O26(p_43_out),
        .O27(p_16_out),
        .O28(\n_432_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O29(\n_433_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O3({p_11_out[96:71],p_11_out[64],p_19_out_0[13:0],p_19_out_0[63:32]}),
        .O30(\n_435_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O31(\n_436_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O32(\n_437_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O33(\n_438_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O34(\n_439_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O35(\n_440_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O36(\n_441_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O37(\n_443_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O38(\n_444_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O39(\n_445_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O4({p_38_out[96:71],p_38_out[64],p_38_out[59:58],p_38_out[54:46],p_17_out_1[13:0],p_17_out_1[63:32]}),
        .O40(\n_446_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O41(\n_447_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O42(\n_448_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O43(\n_449_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O44(\n_450_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O45(\n_451_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O46(\n_452_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O47(\n_453_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O48(\n_454_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O49(\n_455_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O5(\n_215_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O50(\n_456_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O51(\n_457_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O52(s2mm_curdesc),
        .O53(\n_458_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O54(\n_459_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O55(\n_460_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O56(\n_461_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O59(mm2s_curdesc),
        .O6(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ),
        .O7(\n_222_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O8(\n_223_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O9(\n_224_GEN_SG_ENGINE.I_SG_ENGINE ),
        .Q(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .S({\n_325_GEN_SG_ENGINE.I_SG_ENGINE ,\n_326_GEN_SG_ENGINE.I_SG_ENGINE }),
        .SR(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/sinit ),
        .axi_dma_tstvec(\^axi_dma_tstvec [2]),
        .ch1_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch1_nxtdesc_wren(ch1_nxtdesc_wren),
        .ch1_sg_idle(\I_SG_FETCH_MNGR/ch1_sg_idle ),
        .ch2_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en ),
        .ch2_ftch_queue_empty(ch2_ftch_queue_empty),
        .ch2_nxtdesc_wren(ch2_nxtdesc_wren),
        .dm_m_axi_sg_aresetn(dm_m_axi_sg_aresetn),
        .dma_mm2s_error(dma_mm2s_error),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_araddr(\^m_axi_sg_araddr ),
        .m_axi_sg_arburst(\^m_axi_sg_arburst ),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_arlen(\^m_axi_sg_arlen ),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arsize(\^m_axi_sg_arsize ),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr(\^m_axi_sg_awaddr ),
        .m_axi_sg_awburst(\^m_axi_sg_awburst ),
        .m_axi_sg_awlen({\^m_axi_sg_awlen [2],\^m_axi_sg_awlen [0]}),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(\^m_axi_sg_awsize ),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .m_axis_mm2s_cntrl_tdata(m_axis_mm2s_cntrl_tdata),
        .m_axis_mm2s_cntrl_tlast(m_axis_mm2s_cntrl_tlast),
        .m_axis_mm2s_cntrl_tready(m_axis_mm2s_cntrl_tready),
        .m_axis_mm2s_cntrl_tvalid(m_axis_mm2s_cntrl_tvalid),
        .mm2s_cntrl_strm_stop(mm2s_cntrl_strm_stop),
        .mm2s_irqdelay_wren(mm2s_irqdelay_wren),
        .mm2s_irqthresh_wren(mm2s_irqthresh_wren),
        .mm2s_pending_ptr_updt(\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/mm2s_pending_ptr_updt ),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .mm2s_stop_i(mm2s_stop_i),
        .out(\I_SG_FETCH_MNGR/ch1_fetch_address ),
        .p_13_out(p_13_out),
        .p_15_out(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_15_out ),
        .p_17_out(p_17_out),
        .p_18_out(p_18_out),
        .p_19_out(p_19_out),
        .p_20_out(p_20_out),
        .p_21_out(p_21_out),
        .p_22_out(p_22_out),
        .p_23_out(p_23_out),
        .p_23_out_1(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_23_out ),
        .p_24_out(p_24_out),
        .p_26_out(p_26_out),
        .p_27_out(p_27_out),
        .p_32_out(p_32_out),
        .p_36_out(p_36_out),
        .p_44_out(p_44_out),
        .p_45_out(p_45_out),
        .p_46_out(p_46_out),
        .p_47_out(p_47_out),
        .p_48_out(p_48_out),
        .p_49_out(p_49_out),
        .p_50_out(p_50_out),
        .p_51_out(p_51_out),
        .p_53_out(p_53_out),
        .p_59_out(p_59_out),
        .p_8_out(p_8_out),
        .ptr2_queue_full(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/ptr2_queue_full ),
        .ptr_queue_full(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/ptr_queue_full ),
        .queue_rden2_new(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden2_new ),
        .queue_rden_new(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new ),
        .queue_sinit(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit ),
        .queue_sinit2(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit2 ),
        .s2mm_desc_flush_del(s2mm_desc_flush_del),
        .s2mm_irqdelay_wren(s2mm_irqdelay_wren),
        .s2mm_irqthresh_wren(s2mm_irqthresh_wren),
        .s2mm_run_stop_del(s2mm_run_stop_del),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_stop_i2_out(s2mm_stop_i2_out),
        .s_axi_lite_wdata(s_axi_lite_wdata[31:6]),
        .s_axis_ftch_cmd_tdata(s_axis_ftch_cmd_tdata),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .s_axis_mm2s_updtsts_tvalid(s_axis_mm2s_updtsts_tvalid),
        .s_axis_s2mm_updtptr_tvalid(s_axis_s2mm_updtptr_tvalid),
        .sg_ftch_error0(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_ftch_error0 ),
        .sg_ftch_error0_0(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_ftch_error0 ),
        .soft_reset_d1(soft_reset_d1),
        .soft_reset_d2(soft_reset_d2),
        .sts_queue_full(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/sts_queue_full ));
GND GND
       (.G(\<const0> ));
axi_dma_0axi_dma_sofeof_gen \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN 
       (.I1(n_37_I_AXI_DMA_REG_MODULE),
        .O1(\n_0_INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN ),
        .O2(\^axi_dma_tstvec [0]),
        .SR(\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/xb_fifo_reset ),
        .axi_dma_tstvec(\^axi_dma_tstvec [1]),
        .ch1_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_prmry_resetn(mm2s_prmry_resetn));
axi_dma_0axi_dma_sofeof_gen_0 \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN 
       (.I1(n_39_I_AXI_DMA_REG_MODULE),
        .O1(\n_0_INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN ),
        .O2(\^axi_dma_tstvec [2]),
        .axi_dma_tstvec(\^axi_dma_tstvec [3]),
        .ch2_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en ),
        .fifo_sinit(\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/fifo_sinit ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .s2mm_prmry_resetn(s2mm_prmry_resetn),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid));
axi_dma_0axi_dma_reg_module I_AXI_DMA_REG_MODULE
       (.D(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/p_1_in ),
        .I1(ftch_error_addr0),
        .I10(n_57_I_S2MM_DMA_MNGR),
        .I11(n_55_I_S2MM_DMA_MNGR),
        .I12(n_56_I_S2MM_DMA_MNGR),
        .I13(n_22_I_RST_MODULE),
        .I14(n_23_I_RST_MODULE),
        .I15(n_24_I_RST_MODULE),
        .I16(\n_439_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I17(\n_440_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I18(\n_441_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I19(\n_445_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I2(n_56_I_MM2S_DMA_MNGR),
        .I20({\n_327_GEN_SG_ENGINE.I_SG_ENGINE ,\n_328_GEN_SG_ENGINE.I_SG_ENGINE }),
        .I21(\n_446_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I22(\^axi_dma_tstvec [0]),
        .I23(\^axi_dma_tstvec [2]),
        .I24(\I_SG_FETCH_MNGR/ch2_fetch_address ),
        .I25(\n_267_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I26(p_42_out),
        .I27(p_43_out),
        .I28(\n_459_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I29(\n_458_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I3(n_57_I_MM2S_DMA_MNGR),
        .I30(\n_460_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I31(p_16_out),
        .I32(n_13_I_RST_MODULE),
        .I33({\n_297_GEN_SG_ENGINE.I_SG_ENGINE ,\n_298_GEN_SG_ENGINE.I_SG_ENGINE ,\n_299_GEN_SG_ENGINE.I_SG_ENGINE ,\n_300_GEN_SG_ENGINE.I_SG_ENGINE ,\n_301_GEN_SG_ENGINE.I_SG_ENGINE ,\n_302_GEN_SG_ENGINE.I_SG_ENGINE ,\n_303_GEN_SG_ENGINE.I_SG_ENGINE ,\n_304_GEN_SG_ENGINE.I_SG_ENGINE ,\n_305_GEN_SG_ENGINE.I_SG_ENGINE ,\n_306_GEN_SG_ENGINE.I_SG_ENGINE ,\n_307_GEN_SG_ENGINE.I_SG_ENGINE ,\n_308_GEN_SG_ENGINE.I_SG_ENGINE ,\n_309_GEN_SG_ENGINE.I_SG_ENGINE ,\n_310_GEN_SG_ENGINE.I_SG_ENGINE ,\n_311_GEN_SG_ENGINE.I_SG_ENGINE ,\n_312_GEN_SG_ENGINE.I_SG_ENGINE ,\n_313_GEN_SG_ENGINE.I_SG_ENGINE ,\n_314_GEN_SG_ENGINE.I_SG_ENGINE ,\n_315_GEN_SG_ENGINE.I_SG_ENGINE ,\n_316_GEN_SG_ENGINE.I_SG_ENGINE ,\n_317_GEN_SG_ENGINE.I_SG_ENGINE ,\n_318_GEN_SG_ENGINE.I_SG_ENGINE ,\n_319_GEN_SG_ENGINE.I_SG_ENGINE ,\n_320_GEN_SG_ENGINE.I_SG_ENGINE ,\n_321_GEN_SG_ENGINE.I_SG_ENGINE ,\n_322_GEN_SG_ENGINE.I_SG_ENGINE }),
        .I34(p_15_out),
        .I4(n_19_I_RST_MODULE),
        .I5(n_20_I_RST_MODULE),
        .I6(n_21_I_RST_MODULE),
        .I7(\n_436_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I8(\n_437_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I9(\n_438_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O1(n_2_I_AXI_DMA_REG_MODULE),
        .O10(n_13_I_AXI_DMA_REG_MODULE),
        .O11(n_19_I_AXI_DMA_REG_MODULE),
        .O12(n_20_I_AXI_DMA_REG_MODULE),
        .O13(n_21_I_AXI_DMA_REG_MODULE),
        .O14(n_22_I_AXI_DMA_REG_MODULE),
        .O15(n_23_I_AXI_DMA_REG_MODULE),
        .O16(n_24_I_AXI_DMA_REG_MODULE),
        .O17(n_25_I_AXI_DMA_REG_MODULE),
        .O18(n_26_I_AXI_DMA_REG_MODULE),
        .O19(s_axi_lite_rvalid),
        .O2(n_3_I_AXI_DMA_REG_MODULE),
        .O20(s_axi_lite_bvalid),
        .O21(n_31_I_AXI_DMA_REG_MODULE),
        .O22(n_32_I_AXI_DMA_REG_MODULE),
        .O23(n_33_I_AXI_DMA_REG_MODULE),
        .O24(n_34_I_AXI_DMA_REG_MODULE),
        .O25(n_35_I_AXI_DMA_REG_MODULE),
        .O26(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_7_out ),
        .O27(n_37_I_AXI_DMA_REG_MODULE),
        .O28(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_3_out ),
        .O29(n_39_I_AXI_DMA_REG_MODULE),
        .O3(n_6_I_AXI_DMA_REG_MODULE),
        .O30(n_40_I_AXI_DMA_REG_MODULE),
        .O31(s2mm_taildesc),
        .O32(n_46_I_AXI_DMA_REG_MODULE),
        .O33(n_47_I_AXI_DMA_REG_MODULE),
        .O34(n_51_I_AXI_DMA_REG_MODULE),
        .O35(n_52_I_AXI_DMA_REG_MODULE),
        .O36(n_53_I_AXI_DMA_REG_MODULE),
        .O37(n_54_I_AXI_DMA_REG_MODULE),
        .O38(n_55_I_AXI_DMA_REG_MODULE),
        .O39(n_56_I_AXI_DMA_REG_MODULE),
        .O4(n_7_I_AXI_DMA_REG_MODULE),
        .O40(n_57_I_AXI_DMA_REG_MODULE),
        .O41(n_58_I_AXI_DMA_REG_MODULE),
        .O42({n_59_I_AXI_DMA_REG_MODULE,n_60_I_AXI_DMA_REG_MODULE,n_61_I_AXI_DMA_REG_MODULE,n_62_I_AXI_DMA_REG_MODULE,n_63_I_AXI_DMA_REG_MODULE,n_64_I_AXI_DMA_REG_MODULE}),
        .O43(n_65_I_AXI_DMA_REG_MODULE),
        .O44(n_66_I_AXI_DMA_REG_MODULE),
        .O45(n_67_I_AXI_DMA_REG_MODULE),
        .O46(n_68_I_AXI_DMA_REG_MODULE),
        .O47(n_69_I_AXI_DMA_REG_MODULE),
        .O48(n_70_I_AXI_DMA_REG_MODULE),
        .O49(n_71_I_AXI_DMA_REG_MODULE),
        .O5(n_8_I_AXI_DMA_REG_MODULE),
        .O50(n_72_I_AXI_DMA_REG_MODULE),
        .O51({n_73_I_AXI_DMA_REG_MODULE,n_74_I_AXI_DMA_REG_MODULE,n_75_I_AXI_DMA_REG_MODULE,n_76_I_AXI_DMA_REG_MODULE,n_77_I_AXI_DMA_REG_MODULE,n_78_I_AXI_DMA_REG_MODULE,n_79_I_AXI_DMA_REG_MODULE}),
        .O52(s2mm_curdesc),
        .O53(p_19_out_0[23]),
        .O54(n_107_I_AXI_DMA_REG_MODULE),
        .O55(n_109_I_AXI_DMA_REG_MODULE),
        .O56(n_110_I_AXI_DMA_REG_MODULE),
        .O57(n_111_I_AXI_DMA_REG_MODULE),
        .O58(n_112_I_AXI_DMA_REG_MODULE),
        .O59(mm2s_curdesc),
        .O6(n_9_I_AXI_DMA_REG_MODULE),
        .O7(n_10_I_AXI_DMA_REG_MODULE),
        .O8(n_11_I_AXI_DMA_REG_MODULE),
        .O9(n_12_I_AXI_DMA_REG_MODULE),
        .Q(mm2s_taildesc),
        .S({\n_325_GEN_SG_ENGINE.I_SG_ENGINE ,\n_326_GEN_SG_ENGINE.I_SG_ENGINE }),
        .SR(n_12_I_RST_MODULE),
        .axi_lite_reset_n(axi_lite_reset_n),
        .ch1_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ),
        .ch1_nxtdesc_wren(ch1_nxtdesc_wren),
        .ch1_sg_idle(\I_SG_FETCH_MNGR/ch1_sg_idle ),
        .ch2_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en ),
        .ch2_nxtdesc_wren(ch2_nxtdesc_wren),
        .dma_s2mm_error(dma_s2mm_error),
        .in0(p_17_out_1[23]),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_introut(mm2s_introut),
        .mm2s_irqdelay_wren(mm2s_irqdelay_wren),
        .mm2s_irqthresh_wren(mm2s_irqthresh_wren),
        .mm2s_soft_reset_done(mm2s_soft_reset_done),
        .mm2s_stop(mm2s_stop),
        .mm2s_stop_i(mm2s_stop_i),
        .out(\I_SG_FETCH_MNGR/ch1_fetch_address ),
        .p_10_out(p_10_out),
        .p_13_out(p_13_out),
        .p_15_out(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_15_out ),
        .p_17_out(p_17_out),
        .p_18_out(p_18_out),
        .p_22_out(p_22_out),
        .p_23_out(p_23_out),
        .p_23_out_1(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_23_out ),
        .p_24_out(p_24_out),
        .p_27_out(p_27_out),
        .p_36_out(p_36_out),
        .p_44_out(p_44_out),
        .p_45_out(p_45_out),
        .p_49_out(p_49_out),
        .p_50_out(p_50_out),
        .p_51_out(p_51_out),
        .p_70_out(p_70_out),
        .p_8_out(p_8_out),
        .queue_sinit(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit ),
        .queue_sinit2(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit2 ),
        .s2mm_introut(s2mm_introut),
        .s2mm_irqdelay_wren(s2mm_irqdelay_wren),
        .s2mm_irqthresh_wren(s2mm_irqthresh_wren),
        .s2mm_run_stop_del(s2mm_run_stop_del),
        .s2mm_soft_reset_done(s2mm_soft_reset_done),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr[6:2]),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_wdata({s_axi_lite_wdata[31:6],s_axi_lite_wdata[4:2],s_axi_lite_wdata[0]}),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .s_axis_ftch_cmd_tdata(s_axis_ftch_cmd_tdata),
        .sg_ftch_error0(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_ftch_error0 ),
        .sg_ftch_error0_2(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_ftch_error0 ),
        .soft_reset(soft_reset),
        .soft_reset_d1(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ),
        .soft_reset_re0(\GEN_RESET_FOR_MM2S.RESET_I/soft_reset_re0 ),
        .soft_reset_re0_0(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_re0 ));
axi_dma_0axi_dma_mm2s_mngr I_MM2S_DMA_MNGR
       (.D({s_axis_mm2s_cmd_tdata[64:32],s_axis_mm2s_cmd_tdata[30],s_axis_mm2s_cmd_tdata[23],s_axis_mm2s_cmd_tdata[13:0]}),
        .E(n_93_I_MM2S_DMA_MNGR),
        .I1(n_2_I_AXI_DMA_REG_MODULE),
        .I2(n_54_I_PRMRY_DATAMOVER),
        .I3(\n_461_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I4(n_6_I_AXI_DMA_REG_MODULE),
        .I5(n_7_I_AXI_DMA_REG_MODULE),
        .I6(\n_432_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I7(\n_331_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I8(\n_444_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I9(n_26_I_RST_MODULE),
        .O1(n_56_I_MM2S_DMA_MNGR),
        .O2(n_57_I_MM2S_DMA_MNGR),
        .O3(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/sinit ),
        .O4({s_axis_mm2s_updtsts_tlast,s_axis_mm2s_updtsts_tdata[32:28],s_axis_mm2s_updtsts_tdata[22:0]}),
        .O5(n_94_I_MM2S_DMA_MNGR),
        .O6(n_95_I_MM2S_DMA_MNGR),
        .Q(s_axis_mm2s_updtptr_tdata),
        .SR(\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/xb_fifo_reset ),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .dma_mm2s_error(dma_mm2s_error),
        .in0(p_17_out_1[23]),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid_int(m_axis_mm2s_sts_tvalid_int),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_cntrl_strm_stop(mm2s_cntrl_strm_stop),
        .mm2s_decerr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i ),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_interr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i ),
        .mm2s_pending_ptr_updt(\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/mm2s_pending_ptr_updt ),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .mm2s_slverr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i ),
        .mm2s_stop(mm2s_stop),
        .mm2s_stop_i(mm2s_stop_i),
        .out({p_38_out[96:71],p_38_out[64],p_38_out[59:58],p_38_out[54:46],p_17_out_1[13:0],p_17_out_1[63:32]}),
        .p_13_out(p_13_out),
        .p_36_out(p_36_out),
        .p_53_out(p_53_out),
        .p_59_out(p_59_out),
        .p_7_out(p_7_out),
        .ptr_queue_full(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/ptr_queue_full ),
        .queue_rden_new(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new ),
        .queue_sinit(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit ),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .s_axis_mm2s_updtsts_tvalid(s_axis_mm2s_updtsts_tvalid),
        .soft_reset(soft_reset),
        .soft_reset_d1(soft_reset_d1),
        .soft_reset_d2(soft_reset_d2),
        .sts_queue_full(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/sts_queue_full ),
        .updtptr_tlast(\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updtptr_tlast ));
axi_dma_0axi_datamover I_PRMRY_DATAMOVER
       (.D({s_axis_s2mm_cmd_tdata[63:32],s_axis_s2mm_cmd_tdata[23],s_axis_s2mm_cmd_tdata[13:0]}),
        .DI({\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/DI ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_xd_fifo_data_in }),
        .EN(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out ),
        .I10({n_58_I_PRMRY_DATAMOVER,n_59_I_PRMRY_DATAMOVER,n_60_I_PRMRY_DATAMOVER,n_61_I_PRMRY_DATAMOVER,n_62_I_PRMRY_DATAMOVER,n_63_I_PRMRY_DATAMOVER,n_64_I_PRMRY_DATAMOVER,n_65_I_PRMRY_DATAMOVER,n_66_I_PRMRY_DATAMOVER,n_67_I_PRMRY_DATAMOVER,n_68_I_PRMRY_DATAMOVER,n_69_I_PRMRY_DATAMOVER,n_70_I_PRMRY_DATAMOVER,n_71_I_PRMRY_DATAMOVER}),
        .O1(n_54_I_PRMRY_DATAMOVER),
        .O2(n_73_I_PRMRY_DATAMOVER),
        .O3(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ),
        .Q(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .dm_s2mm_scndry_resetn(dm_s2mm_scndry_resetn),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(\^m_axi_mm2s_arburst ),
        .m_axi_mm2s_arlen(\^m_axi_mm2s_arlen ),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(\^m_axi_mm2s_arsize ),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(\^m_axi_s2mm_awburst ),
        .m_axi_s2mm_awlen(\^m_axi_s2mm_awlen ),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(\^m_axi_s2mm_awsize ),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid_int(m_axis_mm2s_sts_tvalid_int),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid_int(m_axis_s2mm_sts_tvalid_int),
        .mm2s_aresetn(dm_mm2s_scndry_resetn),
        .mm2s_cmd_wdata({s_axis_mm2s_cmd_tdata[64:32],s_axis_mm2s_cmd_tdata[30],s_axis_mm2s_cmd_tdata[23],s_axis_mm2s_cmd_tdata[13:0]}),
        .mm2s_decerr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i ),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_interr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i ),
        .mm2s_slverr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i ),
        .out(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg1 ),
        .p_0_out(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out ),
        .p_13_out(p_13_out_2),
        .p_7_out(p_7_out),
        .s2mm_decerr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i ),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_interr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i ),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_slverr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i ),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid));
axi_dma_0axi_dma_rst_module I_RST_MODULE
       (.I1(n_51_I_S2MM_DMA_MNGR),
        .I2(n_8_I_AXI_DMA_REG_MODULE),
        .I3(n_9_I_AXI_DMA_REG_MODULE),
        .I4(n_10_I_AXI_DMA_REG_MODULE),
        .I5(n_21_I_AXI_DMA_REG_MODULE),
        .I6(n_22_I_AXI_DMA_REG_MODULE),
        .I7(n_23_I_AXI_DMA_REG_MODULE),
        .O1(n_13_I_RST_MODULE),
        .O10(n_25_I_RST_MODULE),
        .O11(n_26_I_RST_MODULE),
        .O12(n_27_I_RST_MODULE),
        .O13(n_28_I_RST_MODULE),
        .O2(ftch_error_addr0),
        .O3(\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/xb_fifo_reset ),
        .O4(n_19_I_RST_MODULE),
        .O5(n_20_I_RST_MODULE),
        .O6(n_21_I_RST_MODULE),
        .O7(n_22_I_RST_MODULE),
        .O8(n_23_I_RST_MODULE),
        .O9(n_24_I_RST_MODULE),
        .SR(n_12_I_RST_MODULE),
        .axi_lite_reset_n(axi_lite_reset_n),
        .axi_resetn(axi_resetn),
        .dm_resetn(dm_m_axi_sg_aresetn),
        .fifo_sinit(\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/fifo_sinit ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axis_ch1_ftch_tvalid_new(p_36_out),
        .m_axis_ch2_ftch_tvalid_new(p_8_out),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_aresetn(dm_mm2s_scndry_resetn),
        .mm2s_cntrl_reset_out_n(mm2s_cntrl_reset_out_n),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_prmry_reset_out_n(mm2s_prmry_reset_out_n),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .mm2s_soft_reset_done(mm2s_soft_reset_done),
        .mm2s_stop(mm2s_stop),
        .p_13_out(p_13_out_2),
        .p_19_out(p_19_out),
        .p_20_out(p_20_out),
        .p_21_out(p_21_out),
        .p_46_out(p_46_out),
        .p_47_out(p_47_out),
        .p_48_out(p_48_out),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_aresetn(dm_s2mm_scndry_resetn),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_prmry_reset_out_n(s2mm_prmry_reset_out_n),
        .s2mm_prmry_resetn(s2mm_prmry_resetn),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_soft_reset_done(s2mm_soft_reset_done),
        .s2mm_stop(s2mm_stop),
        .s2mm_sts_reset_out_n(s2mm_sts_reset_out_n),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_awaddr(s_axi_lite_awaddr[3:2]),
        .s_axis_s2mm_sts_tready(s_axis_s2mm_sts_tready),
        .soft_reset(soft_reset),
        .soft_reset_d1(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ),
        .soft_reset_re0(\GEN_RESET_FOR_MM2S.RESET_I/soft_reset_re0 ),
        .soft_reset_re0_0(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_re0 ),
        .sts_received_d1(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts_received_d1 ),
        .updtptr_tlast(\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updtptr_tlast ),
        .updtptr_tlast_1(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updtptr_tlast ));
axi_dma_0axi_dma_s2mm_mngr I_S2MM_DMA_MNGR
       (.D({s_axis_s2mm_cmd_tdata[63:32],s_axis_s2mm_cmd_tdata[23],s_axis_s2mm_cmd_tdata[13:0]}),
        .Din({s_axis_s2mm_updtsts_tlast,s_axis_s2mm_updtsts_tdata[32],s_axis_s2mm_updtsts_tdata[31],s_axis_s2mm_updtsts_tdata[30],s_axis_s2mm_updtsts_tdata[29],s_axis_s2mm_updtsts_tdata[28],s_axis_s2mm_updtsts_tdata[27],s_axis_s2mm_updtsts_tdata[26],s_axis_s2mm_updtsts_tdata[25],s_axis_s2mm_updtsts_tdata[24],s_axis_s2mm_updtsts_tdata[23],s_axis_s2mm_updtsts_tdata[22],s_axis_s2mm_updtsts_tdata[21],s_axis_s2mm_updtsts_tdata[20],s_axis_s2mm_updtsts_tdata[19],s_axis_s2mm_updtsts_tdata[18],s_axis_s2mm_updtsts_tdata[17],s_axis_s2mm_updtsts_tdata[16],s_axis_s2mm_updtsts_tdata[15],s_axis_s2mm_updtsts_tdata[14],s_axis_s2mm_updtsts_tdata[13],s_axis_s2mm_updtsts_tdata[12],s_axis_s2mm_updtsts_tdata[11],s_axis_s2mm_updtsts_tdata[10],s_axis_s2mm_updtsts_tdata[9],s_axis_s2mm_updtsts_tdata[8],s_axis_s2mm_updtsts_tdata[7],s_axis_s2mm_updtsts_tdata[6],s_axis_s2mm_updtsts_tdata[5],s_axis_s2mm_updtsts_tdata[4],s_axis_s2mm_updtsts_tdata[3],s_axis_s2mm_updtsts_tdata[2],s_axis_s2mm_updtsts_tdata[1],s_axis_s2mm_updtsts_tdata[0]}),
        .E(n_95_I_S2MM_DMA_MNGR),
        .FIFO_Full(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/FIFO_Full ),
        .I1(\n_435_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I10({n_58_I_PRMRY_DATAMOVER,n_59_I_PRMRY_DATAMOVER,n_60_I_PRMRY_DATAMOVER,n_61_I_PRMRY_DATAMOVER,n_62_I_PRMRY_DATAMOVER,n_63_I_PRMRY_DATAMOVER,n_64_I_PRMRY_DATAMOVER,n_65_I_PRMRY_DATAMOVER,n_66_I_PRMRY_DATAMOVER,n_67_I_PRMRY_DATAMOVER,n_68_I_PRMRY_DATAMOVER,n_69_I_PRMRY_DATAMOVER,n_70_I_PRMRY_DATAMOVER,n_71_I_PRMRY_DATAMOVER}),
        .I2(n_73_I_PRMRY_DATAMOVER),
        .I3(n_19_I_AXI_DMA_REG_MODULE),
        .I4(n_20_I_AXI_DMA_REG_MODULE),
        .I5(n_33_I_AXI_DMA_REG_MODULE),
        .I6(n_3_I_AXI_DMA_REG_MODULE),
        .I7(\n_433_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I8(\n_443_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I9(n_27_I_RST_MODULE),
        .O1(n_51_I_S2MM_DMA_MNGR),
        .O2(n_55_I_S2MM_DMA_MNGR),
        .O3(n_56_I_S2MM_DMA_MNGR),
        .O4(n_57_I_S2MM_DMA_MNGR),
        .O5(n_96_I_S2MM_DMA_MNGR),
        .O53(p_19_out_0[23]),
        .O6(n_97_I_S2MM_DMA_MNGR),
        .Q(s_axis_s2mm_updtptr_tdata),
        .SR(n_28_I_RST_MODULE),
        .ch2_ftch_queue_empty(ch2_ftch_queue_empty),
        .dma_s2mm_error(dma_s2mm_error),
        .fifo_sinit(\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/fifo_sinit ),
        .in({s_axis_s2mm_sts_tlast,s_axis_s2mm_sts_tdata[31],s_axis_s2mm_sts_tdata[30],s_axis_s2mm_sts_tdata[29],s_axis_s2mm_sts_tdata[28],s_axis_s2mm_sts_tdata[27],s_axis_s2mm_sts_tdata[26],s_axis_s2mm_sts_tdata[25],s_axis_s2mm_sts_tdata[24],s_axis_s2mm_sts_tdata[23],s_axis_s2mm_sts_tdata[22],s_axis_s2mm_sts_tdata[21],s_axis_s2mm_sts_tdata[20],s_axis_s2mm_sts_tdata[19],s_axis_s2mm_sts_tdata[18],s_axis_s2mm_sts_tdata[17],s_axis_s2mm_sts_tdata[16],s_axis_s2mm_sts_tdata[15],s_axis_s2mm_sts_tdata[14],s_axis_s2mm_sts_tdata[13],s_axis_s2mm_sts_tdata[12],s_axis_s2mm_sts_tdata[11],s_axis_s2mm_sts_tdata[10],s_axis_s2mm_sts_tdata[9],s_axis_s2mm_sts_tdata[8],s_axis_s2mm_sts_tdata[7],s_axis_s2mm_sts_tdata[6],s_axis_s2mm_sts_tdata[5],s_axis_s2mm_sts_tdata[4],s_axis_s2mm_sts_tdata[3],s_axis_s2mm_sts_tdata[2],s_axis_s2mm_sts_tdata[1],s_axis_s2mm_sts_tdata[0]}),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid_int(m_axis_s2mm_sts_tvalid_int),
        .mm2s_stop_i(mm2s_stop_i),
        .out({p_11_out[96:71],p_11_out[64],p_19_out_0[13:0],p_19_out_0[63:32]}),
        .p_10_out(p_10_out),
        .p_13_out(p_13_out_2),
        .p_26_out(p_26_out),
        .p_32_out(p_32_out),
        .p_70_out(p_70_out),
        .p_8_out(p_8_out),
        .ptr2_queue_full(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/ptr2_queue_full ),
        .queue_rden2_new(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden2_new ),
        .queue_sinit2(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit2 ),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_decerr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i ),
        .s2mm_desc_flush_del(s2mm_desc_flush_del),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_interr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i ),
        .s2mm_run_stop_del(s2mm_run_stop_del),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_slverr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i ),
        .s2mm_stop(s2mm_stop),
        .s2mm_stop_i2_out(s2mm_stop_i2_out),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .s_axis_s2mm_sts_tvalid(s_axis_s2mm_sts_tvalid),
        .s_axis_s2mm_updtptr_tvalid(s_axis_s2mm_updtptr_tvalid),
        .sts_received_d1(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts_received_d1 ),
        .updtptr_tlast(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updtptr_tlast ));
RAM64M \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2 
       (.ADDRA(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRB(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRC(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRD(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ),
        .DIA(\I_SG_FETCH_QUEUE/DI [0]),
        .DIB(\I_SG_FETCH_QUEUE/DI [1]),
        .DIC(\I_SG_FETCH_QUEUE/DI [2]),
        .DID(\<const0> ),
        .DOA(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2 ),
        .DOB(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2 ),
        .DOC(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2 ),
        .DOD(\NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2_DOD_UNCONNECTED ),
        .WCLK(m_axi_sg_aclk),
        .WE(\n_447_GEN_SG_ENGINE.I_SG_ENGINE ));
RAM64M \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_12_14 
       (.ADDRA(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRB(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRC(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRD(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ),
        .DIA(\I_SG_FETCH_QUEUE/DI [12]),
        .DIB(\I_SG_FETCH_QUEUE/DI [13]),
        .DIC(\I_SG_FETCH_QUEUE/DI [14]),
        .DID(\<const0> ),
        .DOA(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_12_14 ),
        .DOB(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_12_14 ),
        .DOC(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_12_14 ),
        .DOD(\NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_12_14_DOD_UNCONNECTED ),
        .WCLK(m_axi_sg_aclk),
        .WE(\n_454_GEN_SG_ENGINE.I_SG_ENGINE ));
RAM64M \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_15_17 
       (.ADDRA(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRB(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRC(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRD(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ),
        .DIA(\I_SG_FETCH_QUEUE/DI [15]),
        .DIB(\I_SG_FETCH_QUEUE/DI [16]),
        .DIC(\I_SG_FETCH_QUEUE/DI [17]),
        .DID(\<const0> ),
        .DOA(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_15_17 ),
        .DOB(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_15_17 ),
        .DOC(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_15_17 ),
        .DOD(\NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_15_17_DOD_UNCONNECTED ),
        .WCLK(m_axi_sg_aclk),
        .WE(\n_453_GEN_SG_ENGINE.I_SG_ENGINE ));
RAM64M \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_18_20 
       (.ADDRA(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRB(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRC(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRD(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ),
        .DIA(\I_SG_FETCH_QUEUE/DI [18]),
        .DIB(\I_SG_FETCH_QUEUE/DI [19]),
        .DIC(\I_SG_FETCH_QUEUE/DI [20]),
        .DID(\<const0> ),
        .DOA(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_18_20 ),
        .DOB(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_18_20 ),
        .DOC(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_18_20 ),
        .DOD(\NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_18_20_DOD_UNCONNECTED ),
        .WCLK(m_axi_sg_aclk),
        .WE(\n_452_GEN_SG_ENGINE.I_SG_ENGINE ));
RAM64M \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_21_23 
       (.ADDRA(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRB(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRC(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRD(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ),
        .DIA(\I_SG_FETCH_QUEUE/DI [21]),
        .DIB(\I_SG_FETCH_QUEUE/DI [22]),
        .DIC(\I_SG_FETCH_QUEUE/DI [23]),
        .DID(\<const0> ),
        .DOA(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_21_23 ),
        .DOB(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_21_23 ),
        .DOC(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_21_23 ),
        .DOD(\NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_21_23_DOD_UNCONNECTED ),
        .WCLK(m_axi_sg_aclk),
        .WE(\n_451_GEN_SG_ENGINE.I_SG_ENGINE ));
RAM64M \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_24_26 
       (.ADDRA(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRB(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRC(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRD(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ),
        .DIA(\I_SG_FETCH_QUEUE/DI [24]),
        .DIB(\I_SG_FETCH_QUEUE/DI [25]),
        .DIC(\I_SG_FETCH_QUEUE/DI [26]),
        .DID(\<const0> ),
        .DOA(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_24_26 ),
        .DOB(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_24_26 ),
        .DOC(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_24_26 ),
        .DOD(\NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_24_26_DOD_UNCONNECTED ),
        .WCLK(m_axi_sg_aclk),
        .WE(\n_450_GEN_SG_ENGINE.I_SG_ENGINE ));
RAM64M \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_27_29 
       (.ADDRA(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRB(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRC(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRD(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ),
        .DIA(\I_SG_FETCH_QUEUE/DI [27]),
        .DIB(\I_SG_FETCH_QUEUE/DI [28]),
        .DIC(\I_SG_FETCH_QUEUE/DI [29]),
        .DID(\<const0> ),
        .DOA(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_27_29 ),
        .DOB(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_27_29 ),
        .DOC(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_27_29 ),
        .DOD(\NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_27_29_DOD_UNCONNECTED ),
        .WCLK(m_axi_sg_aclk),
        .WE(\n_449_GEN_SG_ENGINE.I_SG_ENGINE ));
RAM64M \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_30_32 
       (.ADDRA(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRB(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRC(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRD(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ),
        .DIA(\I_SG_FETCH_QUEUE/DI [30]),
        .DIB(\I_SG_FETCH_QUEUE/DI [31]),
        .DIC(m_axi_sg_rlast),
        .DID(\<const0> ),
        .DOA(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_30_32 ),
        .DOB(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_30_32 ),
        .DOC(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_30_32 ),
        .DOD(\NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_30_32_DOD_UNCONNECTED ),
        .WCLK(m_axi_sg_aclk),
        .WE(\n_448_GEN_SG_ENGINE.I_SG_ENGINE ));
RAM64M \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_3_5 
       (.ADDRA(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRB(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRC(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRD(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ),
        .DIA(\I_SG_FETCH_QUEUE/DI [3]),
        .DIB(\I_SG_FETCH_QUEUE/DI [4]),
        .DIC(\I_SG_FETCH_QUEUE/DI [5]),
        .DID(\<const0> ),
        .DOA(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_3_5 ),
        .DOB(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_3_5 ),
        .DOC(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_3_5 ),
        .DOD(\NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_3_5_DOD_UNCONNECTED ),
        .WCLK(m_axi_sg_aclk),
        .WE(\n_457_GEN_SG_ENGINE.I_SG_ENGINE ));
RAM64M \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_6_8 
       (.ADDRA(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRB(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRC(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRD(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ),
        .DIA(\I_SG_FETCH_QUEUE/DI [6]),
        .DIB(\I_SG_FETCH_QUEUE/DI [7]),
        .DIC(\I_SG_FETCH_QUEUE/DI [8]),
        .DID(\<const0> ),
        .DOA(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_6_8 ),
        .DOB(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_6_8 ),
        .DOC(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_6_8 ),
        .DOD(\NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_6_8_DOD_UNCONNECTED ),
        .WCLK(m_axi_sg_aclk),
        .WE(\n_456_GEN_SG_ENGINE.I_SG_ENGINE ));
RAM64M \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_9_11 
       (.ADDRA(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRB(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRC(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRD(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ),
        .DIA(\I_SG_FETCH_QUEUE/DI [9]),
        .DIB(\I_SG_FETCH_QUEUE/DI [10]),
        .DIC(\I_SG_FETCH_QUEUE/DI [11]),
        .DID(\<const0> ),
        .DOA(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_9_11 ),
        .DOB(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_9_11 ),
        .DOC(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_9_11 ),
        .DOD(\NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_9_11_DOD_UNCONNECTED ),
        .WCLK(m_axi_sg_aclk),
        .WE(\n_455_GEN_SG_ENGINE.I_SG_ENGINE ));
RAM64M \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_0_2 
       (.ADDRA(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRB(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRC(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRD(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ),
        .DIA(\I_SG_FETCH_QUEUE/DI [0]),
        .DIB(\I_SG_FETCH_QUEUE/DI [1]),
        .DIC(\I_SG_FETCH_QUEUE/DI [2]),
        .DID(\<const0> ),
        .DOA(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_0_2 ),
        .DOB(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_0_2 ),
        .DOC(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_0_2 ),
        .DOD(\NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_0_2_DOD_UNCONNECTED ),
        .WCLK(m_axi_sg_aclk),
        .WE(\n_215_GEN_SG_ENGINE.I_SG_ENGINE ));
RAM64M \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_12_14 
       (.ADDRA(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRB(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRC(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRD(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ),
        .DIA(\I_SG_FETCH_QUEUE/DI [12]),
        .DIB(\I_SG_FETCH_QUEUE/DI [13]),
        .DIC(\I_SG_FETCH_QUEUE/DI [14]),
        .DID(\<const0> ),
        .DOA(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_12_14 ),
        .DOB(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_12_14 ),
        .DOC(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_12_14 ),
        .DOD(\NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_12_14_DOD_UNCONNECTED ),
        .WCLK(m_axi_sg_aclk),
        .WE(\n_225_GEN_SG_ENGINE.I_SG_ENGINE ));
RAM64M \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_15_17 
       (.ADDRA(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRB(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRC(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRD(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ),
        .DIA(\I_SG_FETCH_QUEUE/DI [15]),
        .DIB(\I_SG_FETCH_QUEUE/DI [16]),
        .DIC(\I_SG_FETCH_QUEUE/DI [17]),
        .DID(\<const0> ),
        .DOA(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_15_17 ),
        .DOB(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_15_17 ),
        .DOC(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_15_17 ),
        .DOD(\NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_15_17_DOD_UNCONNECTED ),
        .WCLK(m_axi_sg_aclk),
        .WE(\n_226_GEN_SG_ENGINE.I_SG_ENGINE ));
RAM64M \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_18_20 
       (.ADDRA(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRB(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRC(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRD(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ),
        .DIA(\I_SG_FETCH_QUEUE/DI [18]),
        .DIB(\I_SG_FETCH_QUEUE/DI [19]),
        .DIC(\I_SG_FETCH_QUEUE/DI [20]),
        .DID(\<const0> ),
        .DOA(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_18_20 ),
        .DOB(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_18_20 ),
        .DOC(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_18_20 ),
        .DOD(\NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_18_20_DOD_UNCONNECTED ),
        .WCLK(m_axi_sg_aclk),
        .WE(\n_227_GEN_SG_ENGINE.I_SG_ENGINE ));
RAM64M \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_21_23 
       (.ADDRA(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRB(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRC(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRD(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ),
        .DIA(\I_SG_FETCH_QUEUE/DI [21]),
        .DIB(\I_SG_FETCH_QUEUE/DI [22]),
        .DIC(\I_SG_FETCH_QUEUE/DI [23]),
        .DID(\<const0> ),
        .DOA(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_21_23 ),
        .DOB(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_21_23 ),
        .DOC(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_21_23 ),
        .DOD(\NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_21_23_DOD_UNCONNECTED ),
        .WCLK(m_axi_sg_aclk),
        .WE(\n_228_GEN_SG_ENGINE.I_SG_ENGINE ));
RAM64M \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_24_26 
       (.ADDRA(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRB(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRC(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRD(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ),
        .DIA(\I_SG_FETCH_QUEUE/DI [24]),
        .DIB(\I_SG_FETCH_QUEUE/DI [25]),
        .DIC(\I_SG_FETCH_QUEUE/DI [26]),
        .DID(\<const0> ),
        .DOA(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_24_26 ),
        .DOB(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_24_26 ),
        .DOC(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_24_26 ),
        .DOD(\NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_24_26_DOD_UNCONNECTED ),
        .WCLK(m_axi_sg_aclk),
        .WE(\n_229_GEN_SG_ENGINE.I_SG_ENGINE ));
RAM64M \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_27_29 
       (.ADDRA(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRB(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRC(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRD(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ),
        .DIA(\I_SG_FETCH_QUEUE/DI [27]),
        .DIB(\I_SG_FETCH_QUEUE/DI [28]),
        .DIC(\I_SG_FETCH_QUEUE/DI [29]),
        .DID(\<const0> ),
        .DOA(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_27_29 ),
        .DOB(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_27_29 ),
        .DOC(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_27_29 ),
        .DOD(\NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_27_29_DOD_UNCONNECTED ),
        .WCLK(m_axi_sg_aclk),
        .WE(\n_230_GEN_SG_ENGINE.I_SG_ENGINE ));
RAM64M \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_30_32 
       (.ADDRA(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRB(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRC(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRD(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ),
        .DIA(\I_SG_FETCH_QUEUE/DI [30]),
        .DIB(\I_SG_FETCH_QUEUE/DI [31]),
        .DIC(m_axi_sg_rlast),
        .DID(\<const0> ),
        .DOA(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_30_32 ),
        .DOB(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_30_32 ),
        .DOC(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_30_32 ),
        .DOD(\NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_30_32_DOD_UNCONNECTED ),
        .WCLK(m_axi_sg_aclk),
        .WE(\n_231_GEN_SG_ENGINE.I_SG_ENGINE ));
RAM64M \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_3_5 
       (.ADDRA(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRB(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRC(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRD(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ),
        .DIA(\I_SG_FETCH_QUEUE/DI [3]),
        .DIB(\I_SG_FETCH_QUEUE/DI [4]),
        .DIC(\I_SG_FETCH_QUEUE/DI [5]),
        .DID(\<const0> ),
        .DOA(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_3_5 ),
        .DOB(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_3_5 ),
        .DOC(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_3_5 ),
        .DOD(\NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_3_5_DOD_UNCONNECTED ),
        .WCLK(m_axi_sg_aclk),
        .WE(\n_222_GEN_SG_ENGINE.I_SG_ENGINE ));
RAM64M \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_6_8 
       (.ADDRA(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRB(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRC(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRD(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ),
        .DIA(\I_SG_FETCH_QUEUE/DI [6]),
        .DIB(\I_SG_FETCH_QUEUE/DI [7]),
        .DIC(\I_SG_FETCH_QUEUE/DI [8]),
        .DID(\<const0> ),
        .DOA(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_6_8 ),
        .DOB(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_6_8 ),
        .DOC(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_6_8 ),
        .DOD(\NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_6_8_DOD_UNCONNECTED ),
        .WCLK(m_axi_sg_aclk),
        .WE(\n_223_GEN_SG_ENGINE.I_SG_ENGINE ));
RAM64M \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_9_11 
       (.ADDRA(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRB(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRC(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .ADDRD(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ),
        .DIA(\I_SG_FETCH_QUEUE/DI [9]),
        .DIB(\I_SG_FETCH_QUEUE/DI [10]),
        .DIC(\I_SG_FETCH_QUEUE/DI [11]),
        .DID(\<const0> ),
        .DOA(\n_0_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_9_11 ),
        .DOB(\n_1_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_9_11 ),
        .DOC(\n_2_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_9_11 ),
        .DOD(\NLW_I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_9_11_DOD_UNCONNECTED ),
        .WCLK(m_axi_sg_aclk),
        .WE(\n_224_GEN_SG_ENGINE.I_SG_ENGINE ));
VCC VCC
       (.P(\<const1> ));
endmodule

module axi_dma_0axi_dma_lite_if
   (s_axi_lite_wready,
    s_axi_lite_arready,
    O1,
    O2,
    O3,
    p_2_out,
    O4,
    O5,
    O6,
    O7,
    O8,
    O13,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    s_axi_lite_rdata,
    s_axi_lite_aclk,
    SR,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    s_axi_lite_arvalid,
    s_axi_lite_awaddr,
    axi_lite_reset_n,
    s_axi_lite_wdata,
    I1,
    I2,
    mm2s_soft_reset_done,
    s2mm_soft_reset_done,
    I3,
    m_axi_sg_aresetn,
    s_axi_lite_rready,
    I4,
    I5,
    I6,
    I7,
    O9,
    O10,
    I8,
    I26,
    I27,
    O52,
    Q,
    O11,
    O12,
    O14,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    O49,
    O50,
    O47,
    O48,
    O46,
    O43,
    O44,
    O45,
    I19,
    O59,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I28,
    I29,
    I30,
    I31,
    O36,
    I32,
    s2mm_run_stop_del,
    I33,
    I34,
    I35,
    I36,
    I37,
    I38,
    I39,
    I40,
    I41,
    I42,
    I43,
    I44,
    I45,
    I46,
    s_axi_lite_bready,
    I47,
    s_axi_lite_araddr);
  output s_axi_lite_wready;
  output s_axi_lite_arready;
  output O1;
  output O2;
  output O3;
  output [7:0]p_2_out;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O13;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output O24;
  output O25;
  output O26;
  output [31:0]s_axi_lite_rdata;
  input s_axi_lite_aclk;
  input [0:0]SR;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input s_axi_lite_arvalid;
  input [4:0]s_axi_lite_awaddr;
  input axi_lite_reset_n;
  input [8:0]s_axi_lite_wdata;
  input I1;
  input I2;
  input mm2s_soft_reset_done;
  input s2mm_soft_reset_done;
  input I3;
  input m_axi_sg_aresetn;
  input s_axi_lite_rready;
  input I4;
  input I5;
  input I6;
  input I7;
  input O9;
  input O10;
  input I8;
  input [7:0]I26;
  input [7:0]I27;
  input [25:0]O52;
  input [25:0]Q;
  input O11;
  input O12;
  input O14;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input O49;
  input O50;
  input O47;
  input O48;
  input O46;
  input O43;
  input O44;
  input O45;
  input I19;
  input [25:0]O59;
  input I20;
  input I21;
  input [7:0]I22;
  input [25:0]I23;
  input I24;
  input I25;
  input I28;
  input I29;
  input I30;
  input I31;
  input [7:0]O36;
  input I32;
  input s2mm_run_stop_del;
  input I33;
  input I34;
  input I35;
  input I36;
  input I37;
  input I38;
  input I39;
  input I40;
  input I41;
  input I42;
  input I43;
  input I44;
  input [7:0]I45;
  input [7:0]I46;
  input s_axi_lite_bready;
  input I47;
  input [9:0]s_axi_lite_araddr;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire [7:0]I22;
  wire [25:0]I23;
  wire I24;
  wire I25;
  wire [7:0]I26;
  wire [7:0]I27;
  wire I28;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire I34;
  wire I35;
  wire I36;
  wire I37;
  wire I38;
  wire I39;
  wire I4;
  wire I40;
  wire I41;
  wire I42;
  wire I43;
  wire I44;
  wire [7:0]I45;
  wire [7:0]I46;
  wire I47;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O3;
  wire [7:0]O36;
  wire O4;
  wire O43;
  wire O44;
  wire O45;
  wire O46;
  wire O47;
  wire O48;
  wire O49;
  wire O5;
  wire O50;
  wire [25:0]O52;
  wire [25:0]O59;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [25:0]Q;
  wire [0:0]SR;
  wire [9:0]araddr;
  wire arvalid;
  wire arvalid_d1;
  wire arvalid_re;
  wire awvalid;
  wire awvalid_d1;
  wire axi_lite_reset_n;
  wire [31:0]ip2axi_rddata;
  wire m_axi_sg_aresetn;
  wire mm2s_soft_reset_done;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdaddr_i_reg[0] ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdaddr_i_reg[1] ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdaddr_i_reg[7] ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdaddr_i_reg[8] ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9] ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_6 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_7 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_6 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_6 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_7 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_8 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_9 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_6 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_7 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_8 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_9 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_6 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_7 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_8 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_9 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_6 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_7 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_8 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_9 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_6 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_7 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_8 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_9 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_6 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_7 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_8 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_9 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_6 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_7 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_8 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_9 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_6 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_7 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_8 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_9 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_6 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_7 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_8 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_9 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_6 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_7 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_8 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_9 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_6 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_7 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_8 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_9 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_6 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_7 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_8 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_9 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_6 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_7 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_8 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_9 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_6 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_7 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_8 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_9 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_6 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_7 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_8 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_9 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_6 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_7 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_8 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_9 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_6 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_7 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_8 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_9 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_10 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_11 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_6 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_7 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_8 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_10 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_9 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[3]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[3]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[4]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[4]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[4]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_6 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_7 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_6 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_7 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_6 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_7 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[24]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[26]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[27]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[30]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.awvalid_d1_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.axi2ip_wrce[12]_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.axi2ip_wrce[13]_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.axi2ip_wrce[14]_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.axi2ip_wrce[14]_i_2 ;
  wire \n_0_GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.axi2ip_wrce[2]_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.axi2ip_wrce[2]_i_2 ;
  wire \n_0_GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.axi2ip_wrce[4]_i_2 ;
  wire \n_0_GEN_SYNC_WRITE.bvalid_i_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.rdy_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.wr_addr_cap_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.wr_data_cap_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.wr_in_progress_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.wvalid_d1_i_1 ;
  wire n_0_arvalid_d1_i_1;
  wire \n_0_dmacr_i[23]_i_2 ;
  wire \n_0_dmacr_i[23]_i_2__0 ;
  wire [4:0]p_0_in;
  wire [7:0]p_2_out;
  wire [9:0]p_64_in;
  wire rdy;
  wire rvalid;
  wire s2mm_run_stop_del;
  wire s2mm_soft_reset_done;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [4:0]s_axi_lite_awaddr;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [8:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire wr_addr_cap;
  wire wr_data_cap;
  wire wr_in_progress;
  wire wvalid;
  wire wvalid_d1;

LUT3 #(
    .INIT(8'h80)) 
     \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_1 
       (.I0(p_2_out[3]),
        .I1(I3),
        .I2(m_axi_sg_aresetn),
        .O(O4));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[0]),
        .Q(\n_0_GEN_SYNC_READ.axi2ip_rdaddr_i_reg[0] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[1]),
        .Q(\n_0_GEN_SYNC_READ.axi2ip_rdaddr_i_reg[1] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[2]),
        .Q(p_0_in[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[3]),
        .Q(p_0_in[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[4]),
        .Q(p_0_in[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[5]),
        .Q(p_0_in[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[6]),
        .Q(p_0_in[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[7]),
        .Q(\n_0_GEN_SYNC_READ.axi2ip_rdaddr_i_reg[7] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[8]),
        .Q(\n_0_GEN_SYNC_READ.axi2ip_rdaddr_i_reg[8] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[9]),
        .Q(\n_0_GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9] ),
        .R(SR));
FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_READ.axi2ip_rdaddr_i_reg[0] ),
        .Q(p_64_in[0]),
        .R(SR));
FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_READ.axi2ip_rdaddr_i_reg[1] ),
        .Q(p_64_in[1]),
        .R(SR));
FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(p_0_in[0]),
        .Q(p_64_in[2]),
        .R(SR));
FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(p_0_in[1]),
        .Q(p_64_in[3]),
        .R(SR));
FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(p_0_in[2]),
        .Q(p_64_in[4]),
        .R(SR));
FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(p_0_in[3]),
        .Q(p_64_in[5]),
        .R(SR));
FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(p_0_in[4]),
        .Q(p_64_in[6]),
        .R(SR));
FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_READ.axi2ip_rdaddr_i_reg[7] ),
        .Q(p_64_in[7]),
        .R(SR));
FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_READ.axi2ip_rdaddr_i_reg[8] ),
        .Q(p_64_in[8]),
        .R(SR));
FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9] ),
        .Q(p_64_in[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.rvalid_reg 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(s_axi_lite_arready),
        .Q(rvalid),
        .R(SR));
LUT5 #(
    .INIT(32'h00011101)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_1 
       (.I0(p_64_in[0]),
        .I1(p_64_in[1]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2 ),
        .I3(p_64_in[2]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_3 ),
        .O(ip2axi_rddata[0]));
LUT5 #(
    .INIT(32'hFFFFB0BB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .I1(I3),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_4 ),
        .I3(p_64_in[4]),
        .I4(p_64_in[3]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2 ));
LUT6 #(
    .INIT(64'hFCFC0CFCFCFCF4FC)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_3 
       (.I0(I4),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_5 ),
        .I2(p_64_in[3]),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_5 ),
        .I4(p_64_in[6]),
        .I5(p_64_in[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_4 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(s2mm_run_stop_del),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_4 ));
LUT6 #(
    .INIT(64'hFFFBFFFFFFFFFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_5 
       (.I0(p_64_in[8]),
        .I1(O11),
        .I2(p_64_in[9]),
        .I3(p_64_in[7]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4 ),
        .I5(p_64_in[4]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_5 ));
LUT5 #(
    .INIT(32'h00011101)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_1 
       (.I0(p_64_in[0]),
        .I1(p_64_in[1]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2 ),
        .I3(p_64_in[2]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3 ),
        .O(ip2axi_rddata[10]));
LUT6 #(
    .INIT(64'hB000FFFFB000B000)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .I1(O59[4]),
        .I2(p_64_in[3]),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_4 ),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_5 ),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_6 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2 ));
LUT5 #(
    .INIT(32'hFFFFB0BB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .I1(O10),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_7 ),
        .I3(p_64_in[4]),
        .I4(p_64_in[3]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3 ));
LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_4 
       (.I0(p_64_in[4]),
        .I1(p_64_in[8]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(O52[4]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_4 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAEAA)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_5 
       (.I0(p_64_in[3]),
        .I1(I23[4]),
        .I2(p_64_in[5]),
        .I3(p_64_in[6]),
        .I4(p_64_in[4]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_5 ));
LUT6 #(
    .INIT(64'hFFEFFFFFFFFFFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_6 
       (.I0(p_64_in[7]),
        .I1(p_64_in[9]),
        .I2(Q[4]),
        .I3(p_64_in[8]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_6 ),
        .I5(p_64_in[4]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_7 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(I39),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_7 ));
LUT4 #(
    .INIT(16'h0001)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_1 
       (.I0(p_64_in[0]),
        .I1(p_64_in[1]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2 ),
        .I3(p_64_in[2]),
        .O(ip2axi_rddata[11]));
LUT6 #(
    .INIT(64'hB000FFFFB000B000)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .I1(O59[5]),
        .I2(p_64_in[3]),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_3 ),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_4 ),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_5 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2 ));
LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_3 
       (.I0(p_64_in[4]),
        .I1(p_64_in[8]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(O52[5]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_3 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAEAA)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_4 
       (.I0(p_64_in[3]),
        .I1(I23[5]),
        .I2(p_64_in[5]),
        .I3(p_64_in[6]),
        .I4(p_64_in[4]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_4 ));
LUT6 #(
    .INIT(64'hFFEFFFFFFFFFFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_5 
       (.I0(p_64_in[7]),
        .I1(p_64_in[9]),
        .I2(Q[5]),
        .I3(p_64_in[8]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_6 ),
        .I5(p_64_in[4]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_6 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_6 ));
LUT6 #(
    .INIT(64'h0001000100011101)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_1 
       (.I0(p_64_in[0]),
        .I1(p_64_in[1]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2 ),
        .I3(p_64_in[2]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3 ),
        .I5(p_64_in[3]),
        .O(ip2axi_rddata[12]));
LUT6 #(
    .INIT(64'hAAAAEFAAEFAAEFAA)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_4 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .I2(O59[6]),
        .I3(p_64_in[3]),
        .I4(p_64_in[4]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_5 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2 ));
LUT6 #(
    .INIT(64'hBBBBBBBBBBBBB8BB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_6 ),
        .I1(p_64_in[4]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .I3(I28),
        .I4(p_64_in[6]),
        .I5(p_64_in[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3 ));
LUT6 #(
    .INIT(64'h005D005D0000005D)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_4 
       (.I0(p_64_in[4]),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_7 ),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_8 ),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_9 ),
        .I4(I20),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_4 ));
LUT6 #(
    .INIT(64'h0000000000000040)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_5 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(O52[6]),
        .I3(p_64_in[9]),
        .I4(p_64_in[7]),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_6 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(I40),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_7 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(I41),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_7 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_8 
       (.I0(p_64_in[7]),
        .I1(p_64_in[9]),
        .I2(Q[6]),
        .I3(p_64_in[8]),
        .I4(p_64_in[5]),
        .I5(p_64_in[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_8 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAEAA)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_9 
       (.I0(p_64_in[3]),
        .I1(I23[6]),
        .I2(p_64_in[5]),
        .I3(p_64_in[6]),
        .I4(p_64_in[4]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_9 ));
LUT6 #(
    .INIT(64'h0000000111110001)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_1 
       (.I0(p_64_in[0]),
        .I1(p_64_in[1]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2 ),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3 ),
        .I4(p_64_in[2]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_4 ),
        .O(ip2axi_rddata[13]));
LUT6 #(
    .INIT(64'h005D005D0000005D)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2 
       (.I0(p_64_in[4]),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_5 ),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_6 ),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_7 ),
        .I4(I21),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2 ));
LUT5 #(
    .INIT(32'h70700070)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_8 ),
        .I1(p_64_in[4]),
        .I2(p_64_in[3]),
        .I3(O59[7]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3 ));
LUT5 #(
    .INIT(32'hFFFFB0BB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_4 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .I1(I8),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_9 ),
        .I3(p_64_in[4]),
        .I4(p_64_in[3]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_5 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(I42),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_5 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_6 
       (.I0(p_64_in[7]),
        .I1(p_64_in[9]),
        .I2(Q[7]),
        .I3(p_64_in[8]),
        .I4(p_64_in[5]),
        .I5(p_64_in[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_6 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAEAA)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_7 
       (.I0(p_64_in[3]),
        .I1(I23[7]),
        .I2(p_64_in[5]),
        .I3(p_64_in[6]),
        .I4(p_64_in[4]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_7 ));
LUT6 #(
    .INIT(64'h0000000000000040)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_8 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(O52[7]),
        .I3(p_64_in[9]),
        .I4(p_64_in[7]),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_8 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_9 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(I43),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_9 ));
LUT6 #(
    .INIT(64'h000002A20A0A02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_i_2 ),
        .I2(p_64_in[3]),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3 ),
        .I4(p_64_in[2]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4 ),
        .O(ip2axi_rddata[14]));
LUT6 #(
    .INIT(64'hBBBBBBBBBBB8BBBB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_7 ),
        .I1(p_64_in[4]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .I3(p_64_in[5]),
        .I4(O59[8]),
        .I5(p_64_in[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3 ));
LUT6 #(
    .INIT(64'hBBBBBBBBBBBBB8BB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_8 ),
        .I1(p_64_in[4]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .I3(I25),
        .I4(p_64_in[6]),
        .I5(p_64_in[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4 ));
LUT5 #(
    .INIT(32'hFFFFBABF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_5 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .I1(I23[8]),
        .I2(p_64_in[6]),
        .I3(I24),
        .I4(p_64_in[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_5 ));
LUT6 #(
    .INIT(64'h00000000FFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_6 
       (.I0(p_64_in[8]),
        .I1(I32),
        .I2(p_64_in[9]),
        .I3(p_64_in[7]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4 ),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_9 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_7 
       (.I0(p_64_in[7]),
        .I1(p_64_in[9]),
        .I2(O52[8]),
        .I3(p_64_in[8]),
        .I4(p_64_in[6]),
        .I5(p_64_in[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_8 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(I44),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_8 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_9 
       (.I0(p_64_in[7]),
        .I1(p_64_in[9]),
        .I2(Q[8]),
        .I3(p_64_in[8]),
        .I4(p_64_in[5]),
        .I5(p_64_in[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_9 ));
LUT6 #(
    .INIT(64'h0000000000011101)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_1 
       (.I0(p_64_in[0]),
        .I1(p_64_in[1]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2 ),
        .I3(p_64_in[3]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3 ),
        .I5(p_64_in[2]),
        .O(ip2axi_rddata[15]));
LUT6 #(
    .INIT(64'h7777777774777777)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4 ),
        .I1(p_64_in[4]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .I3(p_64_in[6]),
        .I4(I23[9]),
        .I5(p_64_in[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2 ));
LUT6 #(
    .INIT(64'hBBBBBBBBBBB8BBBB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5 ),
        .I1(p_64_in[4]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .I3(p_64_in[5]),
        .I4(O59[9]),
        .I5(p_64_in[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4 
       (.I0(p_64_in[7]),
        .I1(p_64_in[9]),
        .I2(Q[9]),
        .I3(p_64_in[8]),
        .I4(p_64_in[5]),
        .I5(p_64_in[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5 
       (.I0(O52[9]),
        .I1(p_64_in[9]),
        .I2(p_64_in[7]),
        .I3(p_64_in[8]),
        .I4(p_64_in[6]),
        .I5(p_64_in[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5 ));
LUT6 #(
    .INIT(64'h0000000111110001)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_1 
       (.I0(p_64_in[0]),
        .I1(p_64_in[1]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2 ),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_3 ),
        .I4(p_64_in[2]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_4 ),
        .O(ip2axi_rddata[16]));
LUT5 #(
    .INIT(32'h70700070)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_5 ),
        .I1(p_64_in[4]),
        .I2(p_64_in[3]),
        .I3(O59[10]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2 ));
LUT6 #(
    .INIT(64'h005D005D0000005D)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_3 
       (.I0(p_64_in[4]),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_6 ),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_7 ),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_8 ),
        .I4(I18),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_3 ));
LUT5 #(
    .INIT(32'hFFFFB0BB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_4 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .I1(I26[0]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_9 ),
        .I3(p_64_in[4]),
        .I4(p_64_in[3]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_4 ));
LUT6 #(
    .INIT(64'h0000001000000000)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_5 
       (.I0(p_64_in[7]),
        .I1(p_64_in[9]),
        .I2(O52[10]),
        .I3(p_64_in[8]),
        .I4(p_64_in[6]),
        .I5(p_64_in[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_6 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(O45),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_6 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_7 
       (.I0(p_64_in[7]),
        .I1(p_64_in[9]),
        .I2(Q[10]),
        .I3(p_64_in[8]),
        .I4(p_64_in[5]),
        .I5(p_64_in[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_7 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAEAA)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_8 
       (.I0(p_64_in[3]),
        .I1(I23[10]),
        .I2(p_64_in[5]),
        .I3(p_64_in[6]),
        .I4(p_64_in[4]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_8 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_9 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(I45[0]),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_9 ));
LUT6 #(
    .INIT(64'h0000000111110001)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_1 
       (.I0(p_64_in[0]),
        .I1(p_64_in[1]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2 ),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3 ),
        .I4(p_64_in[2]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_4 ),
        .O(ip2axi_rddata[17]));
LUT6 #(
    .INIT(64'h005D005D0000005D)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2 
       (.I0(p_64_in[4]),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_5 ),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_6 ),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_7 ),
        .I4(I17),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2 ));
LUT5 #(
    .INIT(32'h70700070)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_8 ),
        .I1(p_64_in[4]),
        .I2(p_64_in[3]),
        .I3(O59[11]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3 ));
LUT5 #(
    .INIT(32'hFFFFB0BB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_4 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .I1(I26[1]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_9 ),
        .I3(p_64_in[4]),
        .I4(p_64_in[3]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_5 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(O44),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_5 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_6 
       (.I0(p_64_in[7]),
        .I1(p_64_in[9]),
        .I2(Q[11]),
        .I3(p_64_in[8]),
        .I4(p_64_in[5]),
        .I5(p_64_in[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_6 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAEAA)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_7 
       (.I0(p_64_in[3]),
        .I1(I23[11]),
        .I2(p_64_in[5]),
        .I3(p_64_in[6]),
        .I4(p_64_in[4]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_7 ));
LUT6 #(
    .INIT(64'h0000000000000040)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_8 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(O52[11]),
        .I3(p_64_in[9]),
        .I4(p_64_in[7]),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_8 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_9 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(I45[1]),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_9 ));
LUT6 #(
    .INIT(64'h0000000111110001)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_1 
       (.I0(p_64_in[0]),
        .I1(p_64_in[1]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2 ),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3 ),
        .I4(p_64_in[2]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_4 ),
        .O(ip2axi_rddata[18]));
LUT5 #(
    .INIT(32'h70700070)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_5 ),
        .I1(p_64_in[4]),
        .I2(p_64_in[3]),
        .I3(O59[12]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2 ));
LUT6 #(
    .INIT(64'h005D005D0000005D)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3 
       (.I0(p_64_in[4]),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_6 ),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_7 ),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_8 ),
        .I4(I16),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3 ));
LUT5 #(
    .INIT(32'hFFFFB0BB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_4 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .I1(I26[2]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_9 ),
        .I3(p_64_in[4]),
        .I4(p_64_in[3]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_4 ));
LUT6 #(
    .INIT(64'h0000000000000040)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_5 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(O52[12]),
        .I3(p_64_in[9]),
        .I4(p_64_in[7]),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_6 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(O43),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_6 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_7 
       (.I0(p_64_in[7]),
        .I1(p_64_in[9]),
        .I2(Q[12]),
        .I3(p_64_in[8]),
        .I4(p_64_in[5]),
        .I5(p_64_in[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_7 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAEAA)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_8 
       (.I0(p_64_in[3]),
        .I1(I23[12]),
        .I2(p_64_in[5]),
        .I3(p_64_in[6]),
        .I4(p_64_in[4]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_8 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_9 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(I45[2]),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_9 ));
LUT6 #(
    .INIT(64'h0001000100011101)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_1 
       (.I0(p_64_in[0]),
        .I1(p_64_in[1]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2 ),
        .I3(p_64_in[2]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3 ),
        .I5(p_64_in[3]),
        .O(ip2axi_rddata[19]));
LUT6 #(
    .INIT(64'hAAAAEFAAEFAAEFAA)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_4 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .I2(O59[13]),
        .I3(p_64_in[3]),
        .I4(p_64_in[4]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_5 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2 ));
LUT6 #(
    .INIT(64'hBBBBBBBBBBBBB8BB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_6 ),
        .I1(p_64_in[4]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .I3(I26[3]),
        .I4(p_64_in[6]),
        .I5(p_64_in[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3 ));
LUT6 #(
    .INIT(64'h005D005D0000005D)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_4 
       (.I0(p_64_in[4]),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_7 ),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_8 ),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_9 ),
        .I4(I15),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_4 ));
LUT6 #(
    .INIT(64'h0000001000000000)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_5 
       (.I0(p_64_in[7]),
        .I1(p_64_in[9]),
        .I2(O52[13]),
        .I3(p_64_in[8]),
        .I4(p_64_in[6]),
        .I5(p_64_in[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_6 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(I45[3]),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_7 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(O46),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_7 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_8 
       (.I0(p_64_in[7]),
        .I1(p_64_in[9]),
        .I2(Q[13]),
        .I3(p_64_in[8]),
        .I4(p_64_in[5]),
        .I5(p_64_in[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_8 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAEAA)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_9 
       (.I0(p_64_in[3]),
        .I1(I23[13]),
        .I2(p_64_in[5]),
        .I3(p_64_in[6]),
        .I4(p_64_in[4]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_9 ));
LUT6 #(
    .INIT(64'h00000222AAAA0222)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2 ),
        .I1(p_64_in[3]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2 ),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .I4(p_64_in[2]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_3 ),
        .O(ip2axi_rddata[1]));
LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2 
       (.I0(p_64_in[9]),
        .I1(p_64_in[8]),
        .I2(p_64_in[7]),
        .I3(p_64_in[5]),
        .I4(p_64_in[6]),
        .I5(p_64_in[4]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2 ));
LUT6 #(
    .INIT(64'hFCFC0CFCFCFCF4FC)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_3 
       (.I0(I5),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_4 ),
        .I2(p_64_in[3]),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_5 ),
        .I4(p_64_in[6]),
        .I5(p_64_in[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_3 ));
LUT6 #(
    .INIT(64'hFFFBFFFFFFFFFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_4 
       (.I0(p_64_in[8]),
        .I1(O12),
        .I2(p_64_in[9]),
        .I3(p_64_in[7]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4 ),
        .I5(p_64_in[4]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_4 ));
LUT4 #(
    .INIT(16'h0001)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_5 
       (.I0(p_64_in[4]),
        .I1(p_64_in[7]),
        .I2(p_64_in[8]),
        .I3(p_64_in[9]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_5 ));
LUT6 #(
    .INIT(64'h0000000111110001)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_1 
       (.I0(p_64_in[0]),
        .I1(p_64_in[1]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2 ),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_3 ),
        .I4(p_64_in[2]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_4 ),
        .O(ip2axi_rddata[20]));
LUT5 #(
    .INIT(32'h70700070)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_5 ),
        .I1(p_64_in[4]),
        .I2(p_64_in[3]),
        .I3(O59[14]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2 ));
LUT6 #(
    .INIT(64'h005D005D0000005D)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_3 
       (.I0(p_64_in[4]),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_6 ),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_7 ),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_8 ),
        .I4(I14),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_3 ));
LUT5 #(
    .INIT(32'hFFFFB0BB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_4 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .I1(I26[4]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_9 ),
        .I3(p_64_in[4]),
        .I4(p_64_in[3]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_4 ));
LUT6 #(
    .INIT(64'h0000000000000040)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_5 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(O52[14]),
        .I3(p_64_in[9]),
        .I4(p_64_in[7]),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_6 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(O48),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_6 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_7 
       (.I0(p_64_in[7]),
        .I1(p_64_in[9]),
        .I2(Q[14]),
        .I3(p_64_in[8]),
        .I4(p_64_in[5]),
        .I5(p_64_in[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_7 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAEAA)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_8 
       (.I0(p_64_in[3]),
        .I1(I23[14]),
        .I2(p_64_in[5]),
        .I3(p_64_in[6]),
        .I4(p_64_in[4]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_8 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_9 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(I45[4]),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_9 ));
LUT6 #(
    .INIT(64'h0000000111110001)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_1 
       (.I0(p_64_in[0]),
        .I1(p_64_in[1]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2 ),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_3 ),
        .I4(p_64_in[2]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_4 ),
        .O(ip2axi_rddata[21]));
LUT5 #(
    .INIT(32'h70700070)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_5 ),
        .I1(p_64_in[4]),
        .I2(p_64_in[3]),
        .I3(O59[15]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2 ));
LUT6 #(
    .INIT(64'h005D005D0000005D)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_3 
       (.I0(p_64_in[4]),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_6 ),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_7 ),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_8 ),
        .I4(I13),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_3 ));
LUT5 #(
    .INIT(32'hFFFFB0BB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_4 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .I1(I26[5]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_9 ),
        .I3(p_64_in[4]),
        .I4(p_64_in[3]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_4 ));
LUT6 #(
    .INIT(64'h0000000000000040)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_5 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(O52[15]),
        .I3(p_64_in[9]),
        .I4(p_64_in[7]),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_6 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(O47),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_6 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_7 
       (.I0(p_64_in[7]),
        .I1(p_64_in[9]),
        .I2(Q[15]),
        .I3(p_64_in[8]),
        .I4(p_64_in[5]),
        .I5(p_64_in[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_7 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAEAA)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_8 
       (.I0(p_64_in[3]),
        .I1(I23[15]),
        .I2(p_64_in[5]),
        .I3(p_64_in[6]),
        .I4(p_64_in[4]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_8 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_9 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(I45[5]),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_9 ));
LUT6 #(
    .INIT(64'h0000000111110001)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_1 
       (.I0(p_64_in[0]),
        .I1(p_64_in[1]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2 ),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3 ),
        .I4(p_64_in[2]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_4 ),
        .O(ip2axi_rddata[22]));
LUT6 #(
    .INIT(64'h005D005D0000005D)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2 
       (.I0(p_64_in[4]),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_5 ),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_6 ),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_7 ),
        .I4(I12),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2 ));
LUT5 #(
    .INIT(32'h70700070)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_8 ),
        .I1(p_64_in[4]),
        .I2(p_64_in[3]),
        .I3(O59[16]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3 ));
LUT5 #(
    .INIT(32'hFFFFB0BB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_4 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .I1(I26[6]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_9 ),
        .I3(p_64_in[4]),
        .I4(p_64_in[3]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_5 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(O50),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_5 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_6 
       (.I0(p_64_in[7]),
        .I1(p_64_in[9]),
        .I2(Q[16]),
        .I3(p_64_in[8]),
        .I4(p_64_in[5]),
        .I5(p_64_in[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_6 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAEAA)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_7 
       (.I0(p_64_in[3]),
        .I1(I23[16]),
        .I2(p_64_in[5]),
        .I3(p_64_in[6]),
        .I4(p_64_in[4]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_7 ));
LUT6 #(
    .INIT(64'h0000000000000040)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_8 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(O52[16]),
        .I3(p_64_in[9]),
        .I4(p_64_in[7]),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_8 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_9 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(I45[6]),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_9 ));
LUT6 #(
    .INIT(64'h000002A20A0A02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_i_2 ),
        .I2(p_64_in[3]),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3 ),
        .I4(p_64_in[2]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_4 ),
        .O(ip2axi_rddata[23]));
LUT6 #(
    .INIT(64'hBBBBBBBBBBB8BBBB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_7 ),
        .I1(p_64_in[4]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .I3(p_64_in[5]),
        .I4(O59[17]),
        .I5(p_64_in[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3 ));
LUT6 #(
    .INIT(64'hBBBBBBBBBBBBB8BB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_4 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_8 ),
        .I1(p_64_in[4]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .I3(I26[7]),
        .I4(p_64_in[6]),
        .I5(p_64_in[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_4 ));
LUT5 #(
    .INIT(32'hFFFFBABF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_5 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .I1(I23[17]),
        .I2(p_64_in[6]),
        .I3(I11),
        .I4(p_64_in[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_5 ));
LUT6 #(
    .INIT(64'h00000000FFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_6 
       (.I0(p_64_in[8]),
        .I1(O49),
        .I2(p_64_in[9]),
        .I3(p_64_in[7]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4 ),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_9 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_7 
       (.I0(O52[17]),
        .I1(p_64_in[9]),
        .I2(p_64_in[7]),
        .I3(p_64_in[8]),
        .I4(p_64_in[6]),
        .I5(p_64_in[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_8 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(I45[7]),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_8 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_9 
       (.I0(p_64_in[7]),
        .I1(p_64_in[9]),
        .I2(Q[17]),
        .I3(p_64_in[8]),
        .I4(p_64_in[5]),
        .I5(p_64_in[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_9 ));
LUT6 #(
    .INIT(64'h000002A20A0A02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[24]_i_2 ),
        .I2(p_64_in[3]),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3 ),
        .I4(p_64_in[2]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_4 ),
        .O(ip2axi_rddata[24]));
LUT6 #(
    .INIT(64'hBBBBBBBBBBB8BBBB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_7 ),
        .I1(p_64_in[4]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .I3(p_64_in[5]),
        .I4(O59[18]),
        .I5(p_64_in[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3 ));
LUT6 #(
    .INIT(64'hBBBBBBBBBBBBB8BB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_4 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_8 ),
        .I1(p_64_in[4]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .I3(I27[0]),
        .I4(p_64_in[6]),
        .I5(p_64_in[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_4 ));
LUT5 #(
    .INIT(32'hFFFFBABF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_5 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .I1(I23[18]),
        .I2(p_64_in[6]),
        .I3(I22[0]),
        .I4(p_64_in[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_5 ));
LUT6 #(
    .INIT(64'h00000000FFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_6 
       (.I0(p_64_in[8]),
        .I1(O36[0]),
        .I2(p_64_in[9]),
        .I3(p_64_in[7]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4 ),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_9 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_7 
       (.I0(O52[18]),
        .I1(p_64_in[9]),
        .I2(p_64_in[7]),
        .I3(p_64_in[8]),
        .I4(p_64_in[6]),
        .I5(p_64_in[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_8 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(I46[0]),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_8 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_9 
       (.I0(p_64_in[7]),
        .I1(p_64_in[9]),
        .I2(Q[18]),
        .I3(p_64_in[8]),
        .I4(p_64_in[5]),
        .I5(p_64_in[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_9 ));
LUT6 #(
    .INIT(64'h000002A20A0A02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_i_2 ),
        .I2(p_64_in[3]),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3 ),
        .I4(p_64_in[2]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_4 ),
        .O(ip2axi_rddata[25]));
LUT6 #(
    .INIT(64'hBBBBBBBBBBB8BBBB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_7 ),
        .I1(p_64_in[4]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .I3(p_64_in[5]),
        .I4(O59[19]),
        .I5(p_64_in[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3 ));
LUT6 #(
    .INIT(64'hBBBBBBBBBBBBB8BB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_4 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_8 ),
        .I1(p_64_in[4]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .I3(I27[1]),
        .I4(p_64_in[6]),
        .I5(p_64_in[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_4 ));
LUT5 #(
    .INIT(32'hFFFFBABF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_5 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .I1(I23[19]),
        .I2(p_64_in[6]),
        .I3(I22[1]),
        .I4(p_64_in[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_5 ));
LUT6 #(
    .INIT(64'h00000000FFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_6 
       (.I0(p_64_in[8]),
        .I1(O36[1]),
        .I2(p_64_in[9]),
        .I3(p_64_in[7]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4 ),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_9 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_7 
       (.I0(p_64_in[7]),
        .I1(p_64_in[9]),
        .I2(O52[19]),
        .I3(p_64_in[8]),
        .I4(p_64_in[6]),
        .I5(p_64_in[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_8 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(I46[1]),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_8 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_9 
       (.I0(p_64_in[7]),
        .I1(p_64_in[9]),
        .I2(Q[19]),
        .I3(p_64_in[8]),
        .I4(p_64_in[5]),
        .I5(p_64_in[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_9 ));
LUT6 #(
    .INIT(64'h000002A20A0A02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[26]_i_2 ),
        .I2(p_64_in[3]),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_3 ),
        .I4(p_64_in[2]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_4 ),
        .O(ip2axi_rddata[26]));
LUT6 #(
    .INIT(64'hBBBBBBBBBBB8BBBB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_3 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_7 ),
        .I1(p_64_in[4]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .I3(p_64_in[5]),
        .I4(O59[20]),
        .I5(p_64_in[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_3 ));
LUT6 #(
    .INIT(64'hBBBBBBBBBBBBB8BB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_4 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_8 ),
        .I1(p_64_in[4]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .I3(I27[2]),
        .I4(p_64_in[6]),
        .I5(p_64_in[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_4 ));
LUT5 #(
    .INIT(32'hFFFFBABF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_5 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .I1(I23[20]),
        .I2(p_64_in[6]),
        .I3(I22[2]),
        .I4(p_64_in[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_5 ));
LUT6 #(
    .INIT(64'h00000000FFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_6 
       (.I0(p_64_in[8]),
        .I1(O36[2]),
        .I2(p_64_in[9]),
        .I3(p_64_in[7]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4 ),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_9 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_7 
       (.I0(O52[20]),
        .I1(p_64_in[9]),
        .I2(p_64_in[7]),
        .I3(p_64_in[8]),
        .I4(p_64_in[6]),
        .I5(p_64_in[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_8 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(I46[2]),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_8 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_9 
       (.I0(p_64_in[7]),
        .I1(p_64_in[9]),
        .I2(Q[20]),
        .I3(p_64_in[8]),
        .I4(p_64_in[5]),
        .I5(p_64_in[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_9 ));
LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[27]_i_2 ),
        .I2(p_64_in[3]),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_3 ),
        .I4(p_64_in[2]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_4 ),
        .O(ip2axi_rddata[27]));
LUT6 #(
    .INIT(64'hBBBBBBBBBBB8BBBB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_3 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_7 ),
        .I1(p_64_in[4]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .I3(p_64_in[5]),
        .I4(O59[21]),
        .I5(p_64_in[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_3 ));
LUT5 #(
    .INIT(32'hFFFFB0BB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_4 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .I1(I27[3]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_8 ),
        .I3(p_64_in[4]),
        .I4(p_64_in[3]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_4 ));
LUT5 #(
    .INIT(32'hFFFFBABF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_5 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .I1(I23[21]),
        .I2(p_64_in[6]),
        .I3(I22[3]),
        .I4(p_64_in[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_5 ));
LUT6 #(
    .INIT(64'h00000000FFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_6 
       (.I0(p_64_in[8]),
        .I1(O36[3]),
        .I2(p_64_in[9]),
        .I3(p_64_in[7]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4 ),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_9 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_7 
       (.I0(O52[21]),
        .I1(p_64_in[9]),
        .I2(p_64_in[7]),
        .I3(p_64_in[8]),
        .I4(p_64_in[6]),
        .I5(p_64_in[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_8 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(I46[3]),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_8 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_9 
       (.I0(p_64_in[7]),
        .I1(p_64_in[9]),
        .I2(Q[21]),
        .I3(p_64_in[8]),
        .I4(p_64_in[5]),
        .I5(p_64_in[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_9 ));
LUT6 #(
    .INIT(64'h0000000111110001)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_1 
       (.I0(p_64_in[0]),
        .I1(p_64_in[1]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2 ),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_3 ),
        .I4(p_64_in[2]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_4 ),
        .O(ip2axi_rddata[28]));
LUT6 #(
    .INIT(64'h005D005D0000005D)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2 
       (.I0(p_64_in[4]),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_5 ),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_6 ),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_7 ),
        .I4(I22[4]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2 ));
LUT5 #(
    .INIT(32'h70700070)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_3 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_8 ),
        .I1(p_64_in[4]),
        .I2(p_64_in[3]),
        .I3(O59[22]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_3 ));
LUT5 #(
    .INIT(32'hFFFFB0BB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_4 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .I1(I27[4]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_9 ),
        .I3(p_64_in[4]),
        .I4(p_64_in[3]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_5 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(O36[4]),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_5 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_6 
       (.I0(p_64_in[7]),
        .I1(p_64_in[9]),
        .I2(Q[22]),
        .I3(p_64_in[8]),
        .I4(p_64_in[5]),
        .I5(p_64_in[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_6 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAEAA)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_7 
       (.I0(p_64_in[3]),
        .I1(I23[22]),
        .I2(p_64_in[5]),
        .I3(p_64_in[6]),
        .I4(p_64_in[4]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_7 ));
LUT6 #(
    .INIT(64'h0000000000000040)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_8 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(O52[22]),
        .I3(p_64_in[9]),
        .I4(p_64_in[7]),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_8 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_9 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(I46[4]),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_9 ));
LUT6 #(
    .INIT(64'h0000000111110001)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_1 
       (.I0(p_64_in[0]),
        .I1(p_64_in[1]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2 ),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_3 ),
        .I4(p_64_in[2]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_4 ),
        .O(ip2axi_rddata[29]));
LUT6 #(
    .INIT(64'h005D005D0000005D)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2 
       (.I0(p_64_in[4]),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_5 ),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_6 ),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_7 ),
        .I4(I22[5]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2 ));
LUT5 #(
    .INIT(32'h70700070)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_3 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_8 ),
        .I1(p_64_in[4]),
        .I2(p_64_in[3]),
        .I3(O59[23]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_3 ));
LUT5 #(
    .INIT(32'hFFFFB0BB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_4 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .I1(I27[5]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_9 ),
        .I3(p_64_in[4]),
        .I4(p_64_in[3]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_5 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(O36[5]),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_5 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_6 
       (.I0(p_64_in[7]),
        .I1(p_64_in[9]),
        .I2(Q[23]),
        .I3(p_64_in[8]),
        .I4(p_64_in[5]),
        .I5(p_64_in[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_6 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAEAA)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_7 
       (.I0(p_64_in[3]),
        .I1(I23[23]),
        .I2(p_64_in[5]),
        .I3(p_64_in[6]),
        .I4(p_64_in[4]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_7 ));
LUT6 #(
    .INIT(64'h0000001000000000)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_8 
       (.I0(p_64_in[7]),
        .I1(p_64_in[9]),
        .I2(O52[23]),
        .I3(p_64_in[8]),
        .I4(p_64_in[6]),
        .I5(p_64_in[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_8 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_9 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(I46[5]),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_9 ));
LUT6 #(
    .INIT(64'h00000000000020AA)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .I2(I1),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2 ),
        .I4(p_64_in[3]),
        .I5(p_64_in[2]),
        .O(ip2axi_rddata[2]));
LUT6 #(
    .INIT(64'hFFFBFFFFFFFFFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2 
       (.I0(p_64_in[8]),
        .I1(I2),
        .I2(p_64_in[9]),
        .I3(p_64_in[7]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4 ),
        .I5(p_64_in[4]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2 ));
LUT6 #(
    .INIT(64'h000002A20A0A02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[30]_i_3 ),
        .I2(p_64_in[3]),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_4 ),
        .I4(p_64_in[2]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_5 ),
        .O(ip2axi_rddata[30]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_10 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(I46[6]),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_10 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_11 
       (.I0(p_64_in[7]),
        .I1(p_64_in[9]),
        .I2(Q[24]),
        .I3(p_64_in[8]),
        .I4(p_64_in[5]),
        .I5(p_64_in[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_11 ));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2 
       (.I0(p_64_in[1]),
        .I1(p_64_in[0]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2 ));
LUT6 #(
    .INIT(64'hBBBBBBBBBBB8BBBB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_4 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_8 ),
        .I1(p_64_in[4]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .I3(p_64_in[5]),
        .I4(O59[24]),
        .I5(p_64_in[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_4 ));
LUT6 #(
    .INIT(64'hBBBBBBBBBBBBB8BB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_5 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_10 ),
        .I1(p_64_in[4]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .I3(I27[6]),
        .I4(p_64_in[6]),
        .I5(p_64_in[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_5 ));
LUT5 #(
    .INIT(32'hFFFFBABF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_6 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .I1(I23[24]),
        .I2(p_64_in[6]),
        .I3(I22[6]),
        .I4(p_64_in[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_6 ));
LUT6 #(
    .INIT(64'h00000000FFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_7 
       (.I0(p_64_in[8]),
        .I1(O36[6]),
        .I2(p_64_in[9]),
        .I3(p_64_in[7]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4 ),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_11 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_8 
       (.I0(O52[24]),
        .I1(p_64_in[9]),
        .I2(p_64_in[7]),
        .I3(p_64_in[8]),
        .I4(p_64_in[6]),
        .I5(p_64_in[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_8 ));
LUT3 #(
    .INIT(8'hFE)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 
       (.I0(p_64_in[9]),
        .I1(p_64_in[8]),
        .I2(p_64_in[7]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ));
LUT3 #(
    .INIT(8'h8F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 
       (.I0(O1),
        .I1(s_axi_lite_rready),
        .I2(axi_lite_reset_n),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_10 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(I46[7]),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_10 ));
LUT6 #(
    .INIT(64'h0000000111110001)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_2 
       (.I0(p_64_in[0]),
        .I1(p_64_in[1]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4 ),
        .I4(p_64_in[2]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ),
        .O(ip2axi_rddata[31]));
LUT6 #(
    .INIT(64'h005D005D0000005D)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 
       (.I0(p_64_in[4]),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7 ),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8 ),
        .I4(I22[7]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ));
LUT5 #(
    .INIT(32'h70700070)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_9 ),
        .I1(p_64_in[4]),
        .I2(p_64_in[3]),
        .I3(O59[25]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4 ));
LUT5 #(
    .INIT(32'hFFFFB0BB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .I1(I27[7]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_10 ),
        .I3(p_64_in[4]),
        .I4(p_64_in[3]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(O36[7]),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7 
       (.I0(p_64_in[7]),
        .I1(p_64_in[9]),
        .I2(Q[25]),
        .I3(p_64_in[8]),
        .I4(p_64_in[5]),
        .I5(p_64_in[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAEAA)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8 
       (.I0(p_64_in[3]),
        .I1(I23[25]),
        .I2(p_64_in[5]),
        .I3(p_64_in[6]),
        .I4(p_64_in[4]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8 ));
LUT6 #(
    .INIT(64'h0000000000000040)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_9 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(O52[25]),
        .I3(p_64_in[9]),
        .I4(p_64_in[7]),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_9 ));
LUT6 #(
    .INIT(64'h00020A020A020A02)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2 ),
        .I2(p_64_in[3]),
        .I3(p_64_in[2]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[3]_i_3 ),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .O(ip2axi_rddata[3]));
LUT6 #(
    .INIT(64'hBBBBBBBBBBBBB8BB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[3]_i_4 ),
        .I1(p_64_in[4]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .I3(I31),
        .I4(p_64_in[6]),
        .I5(p_64_in[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_3 
       (.I0(p_64_in[9]),
        .I1(p_64_in[8]),
        .I2(p_64_in[7]),
        .I3(p_64_in[5]),
        .I4(p_64_in[6]),
        .I5(p_64_in[4]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[3]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_4 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(I33),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[3]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT5 #(
    .INIT(32'h00011101)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_1 
       (.I0(p_64_in[0]),
        .I1(p_64_in[1]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2 ),
        .I3(p_64_in[2]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[4]_i_3 ),
        .O(ip2axi_rddata[4]));
LUT5 #(
    .INIT(32'hFFFFB0BB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .I1(I6),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[4]_i_4 ),
        .I3(p_64_in[4]),
        .I4(p_64_in[3]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2 ));
LUT5 #(
    .INIT(32'hFFFFB0BB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_3 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .I1(I7),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[4]_i_5 ),
        .I3(p_64_in[4]),
        .I4(p_64_in[3]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[4]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_4 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(I34),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[4]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_5 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(I35),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[4]_i_5 ));
LUT6 #(
    .INIT(64'h0020002020200020)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2 ),
        .I1(p_64_in[3]),
        .I2(p_64_in[2]),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2 ),
        .I4(I19),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .O(ip2axi_rddata[5]));
LUT6 #(
    .INIT(64'hFFFBFFFFFFFFFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2 
       (.I0(p_64_in[8]),
        .I1(O14),
        .I2(p_64_in[9]),
        .I3(p_64_in[7]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4 ),
        .I5(p_64_in[4]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 
       (.I0(p_64_in[5]),
        .I1(p_64_in[6]),
        .I2(p_64_in[9]),
        .I3(p_64_in[8]),
        .I4(p_64_in[7]),
        .I5(p_64_in[4]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4 
       (.I0(p_64_in[5]),
        .I1(p_64_in[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4 ));
LUT6 #(
    .INIT(64'h000002A20A0A02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2 ),
        .I2(p_64_in[3]),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3 ),
        .I4(p_64_in[2]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_4 ),
        .O(ip2axi_rddata[6]));
LUT6 #(
    .INIT(64'h7777777774777777)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_5 ),
        .I1(p_64_in[4]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .I3(p_64_in[6]),
        .I4(I23[0]),
        .I5(p_64_in[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2 ));
LUT6 #(
    .INIT(64'hBBBBBBBBBBB8BBBB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_6 ),
        .I1(p_64_in[4]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .I3(p_64_in[5]),
        .I4(O59[0]),
        .I5(p_64_in[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3 ));
LUT6 #(
    .INIT(64'hBBBBBBBBBBBBB8BB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_4 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_7 ),
        .I1(p_64_in[4]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .I3(I30),
        .I4(p_64_in[6]),
        .I5(p_64_in[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_4 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_5 
       (.I0(p_64_in[7]),
        .I1(p_64_in[9]),
        .I2(Q[0]),
        .I3(p_64_in[8]),
        .I4(p_64_in[5]),
        .I5(p_64_in[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_6 
       (.I0(O52[0]),
        .I1(p_64_in[9]),
        .I2(p_64_in[7]),
        .I3(p_64_in[8]),
        .I4(p_64_in[6]),
        .I5(p_64_in[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_7 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(I36),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_7 ));
LUT6 #(
    .INIT(64'h0000000001000111)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_1 
       (.I0(p_64_in[0]),
        .I1(p_64_in[1]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2 ),
        .I3(p_64_in[3]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_3 ),
        .I5(p_64_in[2]),
        .O(ip2axi_rddata[7]));
LUT6 #(
    .INIT(64'hBBBBBBBBBBB8BBBB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_4 ),
        .I1(p_64_in[4]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .I3(p_64_in[5]),
        .I4(O59[1]),
        .I5(p_64_in[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2 ));
LUT6 #(
    .INIT(64'h7777777774777777)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_3 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_5 ),
        .I1(p_64_in[4]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .I3(p_64_in[6]),
        .I4(I23[1]),
        .I5(p_64_in[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_4 
       (.I0(O52[1]),
        .I1(p_64_in[9]),
        .I2(p_64_in[7]),
        .I3(p_64_in[8]),
        .I4(p_64_in[6]),
        .I5(p_64_in[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_4 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_5 
       (.I0(p_64_in[7]),
        .I1(p_64_in[9]),
        .I2(Q[1]),
        .I3(p_64_in[8]),
        .I4(p_64_in[5]),
        .I5(p_64_in[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_5 ));
LUT6 #(
    .INIT(64'h0001000100011101)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_1 
       (.I0(p_64_in[0]),
        .I1(p_64_in[1]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2 ),
        .I3(p_64_in[2]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_3 ),
        .I5(p_64_in[3]),
        .O(ip2axi_rddata[8]));
LUT6 #(
    .INIT(64'hF4FF444444444444)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_4 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_5 ),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .I3(O59[2]),
        .I4(p_64_in[3]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_6 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2 ));
LUT6 #(
    .INIT(64'hBBBBBBBBBBBBB8BB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_3 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_7 ),
        .I1(p_64_in[4]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .I3(I29),
        .I4(p_64_in[6]),
        .I5(p_64_in[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_3 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAEAA)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_4 
       (.I0(p_64_in[3]),
        .I1(I23[2]),
        .I2(p_64_in[5]),
        .I3(p_64_in[6]),
        .I4(p_64_in[4]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_4 ));
LUT6 #(
    .INIT(64'hFFEFFFFFFFFFFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_5 
       (.I0(p_64_in[7]),
        .I1(p_64_in[9]),
        .I2(Q[2]),
        .I3(p_64_in[8]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_6 ),
        .I5(p_64_in[4]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_5 ));
LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_6 
       (.I0(p_64_in[4]),
        .I1(p_64_in[8]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(O52[2]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_7 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(I37),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_7 ));
LUT5 #(
    .INIT(32'h00011101)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_1 
       (.I0(p_64_in[0]),
        .I1(p_64_in[1]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2 ),
        .I3(p_64_in[2]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_3 ),
        .O(ip2axi_rddata[9]));
LUT6 #(
    .INIT(64'hF4FF444444444444)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_4 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_5 ),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .I3(O59[3]),
        .I4(p_64_in[3]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_6 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2 ));
LUT5 #(
    .INIT(32'hFFFFB0BB)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_3 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .I1(O9),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_7 ),
        .I3(p_64_in[4]),
        .I4(p_64_in[3]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_3 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAEAA)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_4 
       (.I0(p_64_in[3]),
        .I1(I23[3]),
        .I2(p_64_in[5]),
        .I3(p_64_in[6]),
        .I4(p_64_in[4]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_9 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_4 ));
LUT6 #(
    .INIT(64'hFFEFFFFFFFFFFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_5 
       (.I0(p_64_in[7]),
        .I1(p_64_in[9]),
        .I2(Q[3]),
        .I3(p_64_in[8]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_6 ),
        .I5(p_64_in[4]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_5 ));
LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_6 
       (.I0(p_64_in[4]),
        .I1(p_64_in[8]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(O52[3]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_7 
       (.I0(p_64_in[6]),
        .I1(p_64_in[5]),
        .I2(p_64_in[7]),
        .I3(p_64_in[9]),
        .I4(I38),
        .I5(p_64_in[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_7 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[0]),
        .Q(s_axi_lite_rdata[0]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[10]),
        .Q(s_axi_lite_rdata[10]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[11]),
        .Q(s_axi_lite_rdata[11]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[12]),
        .Q(s_axi_lite_rdata[12]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[13]),
        .Q(s_axi_lite_rdata[13]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[14]),
        .Q(s_axi_lite_rdata[14]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
MUXF7 \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_i_2 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_5 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_6 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_i_2 ),
        .S(p_64_in[4]));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[15]),
        .Q(s_axi_lite_rdata[15]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[16]),
        .Q(s_axi_lite_rdata[16]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[17]),
        .Q(s_axi_lite_rdata[17]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[18]),
        .Q(s_axi_lite_rdata[18]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[19]),
        .Q(s_axi_lite_rdata[19]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[1]),
        .Q(s_axi_lite_rdata[1]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[20]),
        .Q(s_axi_lite_rdata[20]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[21]),
        .Q(s_axi_lite_rdata[21]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[22]),
        .Q(s_axi_lite_rdata[22]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[23]),
        .Q(s_axi_lite_rdata[23]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
MUXF7 \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_i_2 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_5 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_6 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_i_2 ),
        .S(p_64_in[4]));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[24]),
        .Q(s_axi_lite_rdata[24]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
MUXF7 \GEN_SYNC_READ.s_axi_lite_rdata_reg[24]_i_2 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_5 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_6 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[24]_i_2 ),
        .S(p_64_in[4]));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[25]),
        .Q(s_axi_lite_rdata[25]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
MUXF7 \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_i_2 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_5 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_6 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_i_2 ),
        .S(p_64_in[4]));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[26]),
        .Q(s_axi_lite_rdata[26]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
MUXF7 \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]_i_2 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_5 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_6 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[26]_i_2 ),
        .S(p_64_in[4]));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[27]),
        .Q(s_axi_lite_rdata[27]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
MUXF7 \GEN_SYNC_READ.s_axi_lite_rdata_reg[27]_i_2 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_5 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_6 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[27]_i_2 ),
        .S(p_64_in[4]));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[28]),
        .Q(s_axi_lite_rdata[28]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[29]),
        .Q(s_axi_lite_rdata[29]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[2]),
        .Q(s_axi_lite_rdata[2]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[30]),
        .Q(s_axi_lite_rdata[30]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
MUXF7 \GEN_SYNC_READ.s_axi_lite_rdata_reg[30]_i_3 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_6 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_7 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata_reg[30]_i_3 ),
        .S(p_64_in[4]));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[31]),
        .Q(s_axi_lite_rdata[31]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[3]),
        .Q(s_axi_lite_rdata[3]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[4]),
        .Q(s_axi_lite_rdata[4]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[5]),
        .Q(s_axi_lite_rdata[5]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[6]),
        .Q(s_axi_lite_rdata[6]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[7]),
        .Q(s_axi_lite_rdata[7]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[8]),
        .Q(s_axi_lite_rdata[8]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[9]),
        .Q(s_axi_lite_rdata[9]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT4 #(
    .INIT(16'h0C88)) 
     \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1 
       (.I0(rvalid),
        .I1(axi_lite_reset_n),
        .I2(s_axi_lite_rready),
        .I3(O1),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1 ),
        .Q(O1),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \GEN_SYNC_WRITE.awvalid_d1_i_1 
       (.I0(awvalid),
        .I1(axi_lite_reset_n),
        .I2(O2),
        .O(\n_0_GEN_SYNC_WRITE.awvalid_d1_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.awvalid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_WRITE.awvalid_d1_i_1 ),
        .Q(awvalid_d1),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT5 #(
    .INIT(32'h00000200)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1 
       (.I0(rdy),
        .I1(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[2]_i_2 ),
        .I2(s_axi_lite_awaddr[1]),
        .I3(axi_lite_reset_n),
        .I4(s_axi_lite_awaddr[0]),
        .O(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1 ));
LUT5 #(
    .INIT(32'h00000200)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[12]_i_1 
       (.I0(rdy),
        .I1(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[14]_i_2 ),
        .I2(s_axi_lite_awaddr[1]),
        .I3(axi_lite_reset_n),
        .I4(s_axi_lite_awaddr[0]),
        .O(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[12]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT5 #(
    .INIT(32'h02000000)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[13]_i_1 
       (.I0(rdy),
        .I1(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[14]_i_2 ),
        .I2(s_axi_lite_awaddr[1]),
        .I3(s_axi_lite_awaddr[0]),
        .I4(axi_lite_reset_n),
        .O(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[13]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT5 #(
    .INIT(32'h00002000)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[14]_i_1 
       (.I0(rdy),
        .I1(s_axi_lite_awaddr[0]),
        .I2(s_axi_lite_awaddr[1]),
        .I3(axi_lite_reset_n),
        .I4(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[14]_i_2 ),
        .O(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[14]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT3 #(
    .INIT(8'hDF)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[14]_i_2 
       (.I0(s_axi_lite_awaddr[3]),
        .I1(s_axi_lite_awaddr[4]),
        .I2(s_axi_lite_awaddr[2]),
        .O(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[14]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT5 #(
    .INIT(32'h00000200)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1 
       (.I0(rdy),
        .I1(I47),
        .I2(s_axi_lite_awaddr[2]),
        .I3(s_axi_lite_awaddr[4]),
        .I4(s_axi_lite_awaddr[3]),
        .O(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1 ));
LUT5 #(
    .INIT(32'h02000000)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1 
       (.I0(rdy),
        .I1(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[2]_i_2 ),
        .I2(s_axi_lite_awaddr[1]),
        .I3(s_axi_lite_awaddr[0]),
        .I4(axi_lite_reset_n),
        .O(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT5 #(
    .INIT(32'h02000000)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[2]_i_1 
       (.I0(rdy),
        .I1(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[2]_i_2 ),
        .I2(s_axi_lite_awaddr[0]),
        .I3(s_axi_lite_awaddr[1]),
        .I4(axi_lite_reset_n),
        .O(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[2]_i_2 
       (.I0(s_axi_lite_awaddr[2]),
        .I1(s_axi_lite_awaddr[3]),
        .I2(s_axi_lite_awaddr[4]),
        .O(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[2]_i_2 ));
LUT6 #(
    .INIT(64'h0002000000000000)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1 
       (.I0(rdy),
        .I1(s_axi_lite_awaddr[1]),
        .I2(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[4]_i_2 ),
        .I3(s_axi_lite_awaddr[0]),
        .I4(s_axi_lite_awaddr[2]),
        .I5(axi_lite_reset_n),
        .O(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[4]_i_2 
       (.I0(s_axi_lite_awaddr[4]),
        .I1(s_axi_lite_awaddr[3]),
        .O(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[4]_i_2 ));
FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1 ),
        .Q(p_2_out[0]),
        .R(\<const0> ));
FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[12]_i_1 ),
        .Q(p_2_out[4]),
        .R(\<const0> ));
FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[13]_i_1 ),
        .Q(p_2_out[5]),
        .R(\<const0> ));
FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[14]_i_1 ),
        .Q(p_2_out[6]),
        .R(\<const0> ));
FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1 ),
        .Q(p_2_out[7]),
        .R(\<const0> ));
FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1 ),
        .Q(p_2_out[1]),
        .R(\<const0> ));
FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[2]_i_1 ),
        .Q(p_2_out[2]),
        .R(\<const0> ));
FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1 ),
        .Q(p_2_out[3]),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT4 #(
    .INIT(16'h0C88)) 
     \GEN_SYNC_WRITE.bvalid_i_i_1 
       (.I0(s_axi_lite_wready),
        .I1(axi_lite_reset_n),
        .I2(s_axi_lite_bready),
        .I3(O2),
        .O(\n_0_GEN_SYNC_WRITE.bvalid_i_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.bvalid_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_WRITE.bvalid_i_i_1 ),
        .Q(O2),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'h0080)) 
     \GEN_SYNC_WRITE.rdy_i_1 
       (.I0(wr_addr_cap),
        .I1(wr_data_cap),
        .I2(axi_lite_reset_n),
        .I3(rdy),
        .O(\n_0_GEN_SYNC_WRITE.rdy_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.rdy_reg 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_WRITE.rdy_i_1 ),
        .Q(rdy),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h00000000ABAA0000)) 
     \GEN_SYNC_WRITE.wr_addr_cap_i_1 
       (.I0(wr_addr_cap),
        .I1(wr_in_progress),
        .I2(awvalid_d1),
        .I3(awvalid),
        .I4(axi_lite_reset_n),
        .I5(rdy),
        .O(\n_0_GEN_SYNC_WRITE.wr_addr_cap_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.wr_addr_cap_reg 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_WRITE.wr_addr_cap_i_1 ),
        .Q(wr_addr_cap),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h0000BA00)) 
     \GEN_SYNC_WRITE.wr_data_cap_i_1 
       (.I0(wr_data_cap),
        .I1(wvalid_d1),
        .I2(wvalid),
        .I3(axi_lite_reset_n),
        .I4(rdy),
        .O(\n_0_GEN_SYNC_WRITE.wr_data_cap_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.wr_data_cap_reg 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_WRITE.wr_data_cap_i_1 ),
        .Q(wr_data_cap),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT5 #(
    .INIT(32'h0000BA00)) 
     \GEN_SYNC_WRITE.wr_in_progress_i_1 
       (.I0(wr_in_progress),
        .I1(awvalid_d1),
        .I2(awvalid),
        .I3(axi_lite_reset_n),
        .I4(O2),
        .O(\n_0_GEN_SYNC_WRITE.wr_in_progress_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.wr_in_progress_reg 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_WRITE.wr_in_progress_i_1 ),
        .Q(wr_in_progress),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.wready_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(rdy),
        .Q(s_axi_lite_wready),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \GEN_SYNC_WRITE.wvalid_d1_i_1 
       (.I0(wvalid),
        .I1(axi_lite_reset_n),
        .I2(O2),
        .O(\n_0_GEN_SYNC_WRITE.wvalid_d1_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.wvalid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_WRITE.wvalid_d1_i_1 ),
        .Q(wvalid_d1),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(s_axi_lite_araddr[0]),
        .Q(araddr[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(s_axi_lite_araddr[1]),
        .Q(araddr[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(s_axi_lite_araddr[2]),
        .Q(araddr[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(s_axi_lite_araddr[3]),
        .Q(araddr[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(s_axi_lite_araddr[4]),
        .Q(araddr[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(s_axi_lite_araddr[5]),
        .Q(araddr[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(s_axi_lite_araddr[6]),
        .Q(araddr[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(s_axi_lite_araddr[7]),
        .Q(araddr[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(s_axi_lite_araddr[8]),
        .Q(araddr[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(s_axi_lite_araddr[9]),
        .Q(araddr[9]),
        .R(SR));
LUT3 #(
    .INIT(8'h02)) 
     arready_i_i_2
       (.I0(arvalid),
        .I1(arvalid_d1),
        .I2(O1),
        .O(arvalid_re));
FDRE #(
    .INIT(1'b0)) 
     arready_i_reg
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(arvalid_re),
        .Q(s_axi_lite_arready),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT3 #(
    .INIT(8'h08)) 
     arvalid_d1_i_1
       (.I0(arvalid),
        .I1(axi_lite_reset_n),
        .I2(O1),
        .O(n_0_arvalid_d1_i_1));
FDRE #(
    .INIT(1'b0)) 
     arvalid_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(n_0_arvalid_d1_i_1),
        .Q(arvalid_d1),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     arvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(s_axi_lite_arvalid),
        .Q(arvalid),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     awvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(s_axi_lite_awvalid),
        .Q(awvalid),
        .R(SR));
LUT5 #(
    .INIT(32'hFFFFE2FF)) 
     \dmacr_i[16]_i_1 
       (.I0(I18),
        .I1(p_2_out[0]),
        .I2(s_axi_lite_wdata[1]),
        .I3(m_axi_sg_aresetn),
        .I4(\n_0_dmacr_i[23]_i_2 ),
        .O(O18));
LUT5 #(
    .INIT(32'hFFFFE2FF)) 
     \dmacr_i[16]_i_1__0 
       (.I0(O45),
        .I1(p_2_out[4]),
        .I2(s_axi_lite_wdata[1]),
        .I3(m_axi_sg_aresetn),
        .I4(\n_0_dmacr_i[23]_i_2__0 ),
        .O(O26));
LUT5 #(
    .INIT(32'h0000E200)) 
     \dmacr_i[17]_i_1 
       (.I0(I17),
        .I1(p_2_out[0]),
        .I2(s_axi_lite_wdata[2]),
        .I3(m_axi_sg_aresetn),
        .I4(\n_0_dmacr_i[23]_i_2 ),
        .O(O17));
LUT5 #(
    .INIT(32'h0000E200)) 
     \dmacr_i[17]_i_1__0 
       (.I0(O44),
        .I1(p_2_out[4]),
        .I2(s_axi_lite_wdata[2]),
        .I3(m_axi_sg_aresetn),
        .I4(\n_0_dmacr_i[23]_i_2__0 ),
        .O(O25));
LUT5 #(
    .INIT(32'h0000E200)) 
     \dmacr_i[18]_i_1 
       (.I0(I16),
        .I1(p_2_out[0]),
        .I2(s_axi_lite_wdata[3]),
        .I3(m_axi_sg_aresetn),
        .I4(\n_0_dmacr_i[23]_i_2 ),
        .O(O16));
LUT5 #(
    .INIT(32'h0000E200)) 
     \dmacr_i[18]_i_1__0 
       (.I0(O43),
        .I1(p_2_out[4]),
        .I2(s_axi_lite_wdata[3]),
        .I3(m_axi_sg_aresetn),
        .I4(\n_0_dmacr_i[23]_i_2__0 ),
        .O(O24));
LUT5 #(
    .INIT(32'h0000E200)) 
     \dmacr_i[19]_i_1 
       (.I0(I15),
        .I1(p_2_out[0]),
        .I2(s_axi_lite_wdata[4]),
        .I3(m_axi_sg_aresetn),
        .I4(\n_0_dmacr_i[23]_i_2 ),
        .O(O15));
LUT5 #(
    .INIT(32'h0000E200)) 
     \dmacr_i[19]_i_1__0 
       (.I0(O46),
        .I1(p_2_out[4]),
        .I2(s_axi_lite_wdata[4]),
        .I3(m_axi_sg_aresetn),
        .I4(\n_0_dmacr_i[23]_i_2__0 ),
        .O(O23));
LUT5 #(
    .INIT(32'h0000E200)) 
     \dmacr_i[20]_i_1 
       (.I0(I14),
        .I1(p_2_out[0]),
        .I2(s_axi_lite_wdata[5]),
        .I3(m_axi_sg_aresetn),
        .I4(\n_0_dmacr_i[23]_i_2 ),
        .O(O13));
LUT5 #(
    .INIT(32'h0000E200)) 
     \dmacr_i[20]_i_1__0 
       (.I0(O48),
        .I1(p_2_out[4]),
        .I2(s_axi_lite_wdata[5]),
        .I3(m_axi_sg_aresetn),
        .I4(\n_0_dmacr_i[23]_i_2__0 ),
        .O(O22));
LUT5 #(
    .INIT(32'h0000E200)) 
     \dmacr_i[21]_i_1 
       (.I0(I13),
        .I1(p_2_out[0]),
        .I2(s_axi_lite_wdata[6]),
        .I3(m_axi_sg_aresetn),
        .I4(\n_0_dmacr_i[23]_i_2 ),
        .O(O8));
LUT5 #(
    .INIT(32'h0000E200)) 
     \dmacr_i[21]_i_1__0 
       (.I0(O47),
        .I1(p_2_out[4]),
        .I2(s_axi_lite_wdata[6]),
        .I3(m_axi_sg_aresetn),
        .I4(\n_0_dmacr_i[23]_i_2__0 ),
        .O(O21));
LUT5 #(
    .INIT(32'h0000E200)) 
     \dmacr_i[22]_i_1 
       (.I0(I12),
        .I1(p_2_out[0]),
        .I2(s_axi_lite_wdata[7]),
        .I3(m_axi_sg_aresetn),
        .I4(\n_0_dmacr_i[23]_i_2 ),
        .O(O7));
LUT5 #(
    .INIT(32'h0000E200)) 
     \dmacr_i[22]_i_1__0 
       (.I0(O50),
        .I1(p_2_out[4]),
        .I2(s_axi_lite_wdata[7]),
        .I3(m_axi_sg_aresetn),
        .I4(\n_0_dmacr_i[23]_i_2__0 ),
        .O(O20));
LUT5 #(
    .INIT(32'h0000E200)) 
     \dmacr_i[23]_i_1 
       (.I0(I11),
        .I1(p_2_out[0]),
        .I2(s_axi_lite_wdata[8]),
        .I3(m_axi_sg_aresetn),
        .I4(\n_0_dmacr_i[23]_i_2 ),
        .O(O6));
LUT5 #(
    .INIT(32'h0000E200)) 
     \dmacr_i[23]_i_1__0 
       (.I0(O49),
        .I1(p_2_out[4]),
        .I2(s_axi_lite_wdata[8]),
        .I3(m_axi_sg_aresetn),
        .I4(\n_0_dmacr_i[23]_i_2__0 ),
        .O(O19));
LUT4 #(
    .INIT(16'h1000)) 
     \dmacr_i[23]_i_2 
       (.I0(s_axi_lite_wdata[5]),
        .I1(s_axi_lite_wdata[2]),
        .I2(p_2_out[0]),
        .I3(I9),
        .O(\n_0_dmacr_i[23]_i_2 ));
LUT4 #(
    .INIT(16'h1000)) 
     \dmacr_i[23]_i_2__0 
       (.I0(s_axi_lite_wdata[5]),
        .I1(s_axi_lite_wdata[4]),
        .I2(p_2_out[4]),
        .I3(I10),
        .O(\n_0_dmacr_i[23]_i_2__0 ));
LUT6 #(
    .INIT(64'h0000FFF8FFF8FFF8)) 
     \dmacr_i[2]_i_1 
       (.I0(p_2_out[0]),
        .I1(s_axi_lite_wdata[0]),
        .I2(I1),
        .I3(I2),
        .I4(mm2s_soft_reset_done),
        .I5(s2mm_soft_reset_done),
        .O(O3));
LUT6 #(
    .INIT(64'h0000FFF8FFF8FFF8)) 
     \dmacr_i[2]_i_1__0 
       (.I0(p_2_out[4]),
        .I1(s_axi_lite_wdata[0]),
        .I2(I2),
        .I3(I1),
        .I4(mm2s_soft_reset_done),
        .I5(s2mm_soft_reset_done),
        .O(O5));
FDRE #(
    .INIT(1'b0)) 
     wvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(s_axi_lite_wvalid),
        .Q(wvalid),
        .R(SR));
endmodule

module axi_dma_0axi_dma_mm2s_cmdsts_if
   (p_3_out,
    p_5_out,
    p_4_out,
    dma_mm2s_error,
    D,
    s_axis_mm2s_cmd_tvalid_split,
    I5,
    O1,
    m_axis_mm2s_sts_tready,
    SR,
    mm2s_decerr_i,
    m_axi_sg_aclk,
    mm2s_interr_i,
    mm2s_slverr_i,
    I2,
    I3,
    out,
    p_36_out,
    mm2s_halt,
    sts_received_d1,
    mm2s_scndry_resetn,
    m_axis_mm2s_sts_tvalid_int,
    updt_desc_reg2,
    s_axis_mm2s_updtsts_tvalid,
    sts_queue_full);
  output p_3_out;
  output p_5_out;
  output p_4_out;
  output dma_mm2s_error;
  output [0:0]D;
  output s_axis_mm2s_cmd_tvalid_split;
  output [0:0]I5;
  output O1;
  output m_axis_mm2s_sts_tready;
  input [0:0]SR;
  input mm2s_decerr_i;
  input m_axi_sg_aclk;
  input mm2s_interr_i;
  input mm2s_slverr_i;
  input I2;
  input I3;
  input [0:0]out;
  input p_36_out;
  input mm2s_halt;
  input sts_received_d1;
  input mm2s_scndry_resetn;
  input m_axis_mm2s_sts_tvalid_int;
  input [0:0]updt_desc_reg2;
  input s_axis_mm2s_updtsts_tvalid;
  input sts_queue_full;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]D;
  wire I2;
  wire I3;
  wire [0:0]I5;
  wire O1;
  wire [0:0]SR;
  wire dma_mm2s_error;
  wire m_axi_sg_aclk;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid_int;
  wire mm2s_decerr_i;
  wire mm2s_error0;
  wire mm2s_halt;
  wire mm2s_interr_i;
  wire mm2s_scndry_resetn;
  wire mm2s_slverr_i;
  wire n_0_mm2s_error_i_1;
  wire n_0_sts_received_i_i_1;
  wire n_0_sts_tready_i_1;
  wire [0:0]out;
  wire p_36_out;
  wire p_3_out;
  wire p_4_out;
  wire p_5_out;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire s_axis_mm2s_updtsts_tvalid;
  wire sts_queue_full;
  wire sts_received_d1;
  wire [0:0]updt_desc_reg2;

FDRE \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I3),
        .Q(s_axis_mm2s_cmd_tvalid_split),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     mm2s_decerr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(mm2s_decerr_i),
        .Q(p_3_out),
        .R(SR));
LUT3 #(
    .INIT(8'hA8)) 
     mm2s_error_i_1
       (.I0(mm2s_scndry_resetn),
        .I1(dma_mm2s_error),
        .I2(mm2s_error0),
        .O(n_0_mm2s_error_i_1));
LUT5 #(
    .INIT(32'hFFFFFFF8)) 
     mm2s_error_i_2
       (.I0(out),
        .I1(p_36_out),
        .I2(p_3_out),
        .I3(p_4_out),
        .I4(p_5_out),
        .O(mm2s_error0));
FDRE mm2s_error_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_mm2s_error_i_1),
        .Q(dma_mm2s_error),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     mm2s_interr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(mm2s_interr_i),
        .Q(p_5_out),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     mm2s_slverr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(mm2s_slverr_i),
        .Q(p_4_out),
        .R(SR));
FDRE \mm2s_tag_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I2),
        .Q(D),
        .R(SR));
LUT6 #(
    .INIT(64'hE0E0E0E000E0E0E0)) 
     sts_received_i_i_1
       (.I0(O1),
        .I1(m_axis_mm2s_sts_tvalid_int),
        .I2(mm2s_scndry_resetn),
        .I3(updt_desc_reg2),
        .I4(s_axis_mm2s_updtsts_tvalid),
        .I5(sts_queue_full),
        .O(n_0_sts_received_i_i_1));
FDRE #(
    .INIT(1'b0)) 
     sts_received_i_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_sts_received_i_i_1),
        .Q(O1),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'h0C44)) 
     sts_tready_i_1
       (.I0(O1),
        .I1(mm2s_scndry_resetn),
        .I2(m_axis_mm2s_sts_tvalid_int),
        .I3(m_axis_mm2s_sts_tready),
        .O(n_0_sts_tready_i_1));
FDRE #(
    .INIT(1'b0)) 
     sts_tready_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_sts_tready_i_1),
        .Q(m_axis_mm2s_sts_tready),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h04)) 
     \updt_desc_reg2[32]_i_1 
       (.I0(mm2s_halt),
        .I1(O1),
        .I2(sts_received_d1),
        .O(I5));
endmodule

module axi_dma_0axi_dma_mm2s_mngr
   (D,
    dma_mm2s_error,
    mm2s_all_idle,
    p_7_out,
    mm2s_stop,
    soft_reset_d1,
    soft_reset_d2,
    s_axis_mm2s_cmd_tvalid_split,
    O1,
    O2,
    queue_rden_new,
    mm2s_pending_ptr_updt,
    O3,
    p_13_out,
    mm2s_cntrl_strm_stop,
    O4,
    s_axis_mm2s_updtsts_tvalid,
    E,
    O5,
    O6,
    m_axis_mm2s_sts_tready,
    Q,
    updtptr_tlast,
    SR,
    m_axi_sg_aclk,
    p_36_out,
    out,
    in0,
    mm2s_decerr_i,
    mm2s_interr_i,
    mm2s_slverr_i,
    I1,
    mm2s_stop_i,
    soft_reset,
    I2,
    I3,
    I4,
    m_axi_sg_aresetn,
    I5,
    I6,
    ch1_ftch_queue_empty,
    I7,
    mm2s_halt_cmplt,
    p_59_out,
    p_53_out,
    mm2s_halt,
    mm2s_scndry_resetn,
    sts_queue_full,
    ptr_queue_full,
    queue_sinit,
    m_axis_mm2s_sts_tvalid_int,
    I8,
    I9);
  output [48:0]D;
  output dma_mm2s_error;
  output mm2s_all_idle;
  output p_7_out;
  output mm2s_stop;
  output soft_reset_d1;
  output soft_reset_d2;
  output s_axis_mm2s_cmd_tvalid_split;
  output O1;
  output O2;
  output queue_rden_new;
  output mm2s_pending_ptr_updt;
  output [0:0]O3;
  output p_13_out;
  output mm2s_cntrl_strm_stop;
  output [28:0]O4;
  output s_axis_mm2s_updtsts_tvalid;
  output [0:0]E;
  output [0:0]O5;
  output O6;
  output m_axis_mm2s_sts_tready;
  output [25:0]Q;
  output updtptr_tlast;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input p_36_out;
  input [83:0]out;
  input [0:0]in0;
  input mm2s_decerr_i;
  input mm2s_interr_i;
  input mm2s_slverr_i;
  input I1;
  input mm2s_stop_i;
  input soft_reset;
  input I2;
  input I3;
  input I4;
  input m_axi_sg_aresetn;
  input I5;
  input I6;
  input ch1_ftch_queue_empty;
  input I7;
  input mm2s_halt_cmplt;
  input p_59_out;
  input p_53_out;
  input mm2s_halt;
  input mm2s_scndry_resetn;
  input sts_queue_full;
  input ptr_queue_full;
  input queue_sinit;
  input m_axis_mm2s_sts_tvalid_int;
  input I8;
  input I9;

  wire \<const0> ;
  wire \<const1> ;
  wire [48:0]D;
  wire [0:0]E;
  wire \GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire [0:0]O3;
  wire [28:0]O4;
  wire [0:0]O5;
  wire O6;
  wire [25:0]Q;
  wire [0:0]SR;
  wire ch1_ftch_queue_empty;
  wire dma_mm2s_error;
(* MARK_DEBUG *)   wire [0:0]in0;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid_int;
  wire mm2s_all_idle;
(* MARK_DEBUG *)   wire [149:14]mm2s_cmnd_data;
  wire mm2s_cntrl_strm_stop;
(* MARK_DEBUG *)   wire mm2s_decerr;
  wire mm2s_decerr_i;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_halted_set0;
(* MARK_DEBUG *)   wire mm2s_interr;
  wire mm2s_interr_i;
  wire mm2s_pending_ptr_updt;
  wire mm2s_scndry_resetn;
(* MARK_DEBUG *)   wire mm2s_slverr;
  wire mm2s_slverr_i;
  wire mm2s_stop;
  wire mm2s_stop_i;
  wire \n_0_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM ;
  wire \n_1_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM ;
  wire \n_39_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF ;
  wire \n_4_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_5_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF ;
  wire \n_7_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF ;
(* MARK_DEBUG *)   wire [83:0]out;
  wire p_12_out;
  wire p_13_out;
  wire p_36_out;
  wire p_53_out;
  wire p_59_out;
  wire p_7_out;
  wire ptr_queue_full;
  wire queue_rden_new;
  wire queue_sinit;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire s_axis_mm2s_updtsts_tvalid;
  wire soft_reset;
  wire soft_reset_d1;
  wire soft_reset_d2;
  wire sts_queue_full;
  wire sts_received_d1;
  wire [33:33]updt_desc_reg2;
  wire updtptr_tlast;
  wire xb_fifo_full;

FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.soft_reset_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(soft_reset),
        .Q(soft_reset_d1),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.soft_reset_d2_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(soft_reset_d1),
        .Q(soft_reset_d2),
        .R(SR));
axi_dma_0axi_dma_mm2s_sg_if \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF 
       (.D({\n_4_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,mm2s_decerr,mm2s_slverr,mm2s_interr}),
        .E(E),
        .I1(p_7_out),
        .I2(\n_1_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM ),
        .I3(\n_0_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM ),
        .I4(I1),
        .I5(\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .I6(I6),
        .I9(I9),
        .O1(mm2s_pending_ptr_updt),
        .O2(\n_5_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF ),
        .O3(p_13_out),
        .O4(\n_7_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF ),
        .O5(O4),
        .O6(s_axis_mm2s_updtsts_tvalid),
        .O7(\n_39_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF ),
        .O8(O5),
        .O9(O6),
        .Q(Q),
        .SR(SR),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .mm2s_halt(mm2s_halt),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .mm2s_stop_i(mm2s_stop_i),
        .out({out[83:58],out[56:32]}),
        .p_12_out(p_12_out),
        .p_36_out(p_36_out),
        .ptr_queue_full(ptr_queue_full),
        .queue_rden_new(queue_rden_new),
        .queue_sinit(queue_sinit),
        .sts_queue_full(sts_queue_full),
        .sts_received_d1(sts_received_d1),
        .updt_desc_reg2(updt_desc_reg2),
        .updtptr_tlast(updtptr_tlast),
        .xb_fifo_full(xb_fifo_full));
axi_dma_0axi_dma_mm2s_sm \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM 
       (.I1(s_axis_mm2s_cmd_tvalid_split),
        .I2(mm2s_pending_ptr_updt),
        .I3(\n_39_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF ),
        .I4(I1),
        .I5(\n_7_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF ),
        .I6(I6),
        .I7(\n_5_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF ),
        .I8(I8),
        .O1(\n_0_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM ),
        .O2(\n_1_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM ),
        .O3(mm2s_all_idle),
        .SR(SR),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_halted_set0(mm2s_halted_set0),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .mm2s_stop_i(mm2s_stop_i),
        .p_12_out(p_12_out),
        .p_53_out(p_53_out),
        .p_59_out(p_59_out),
        .xb_fifo_full(xb_fifo_full));
axi_dma_0axi_dma_mm2s_cmdsts_if \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS 
       (.D(\n_4_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ),
        .I2(I2),
        .I3(I3),
        .I5(\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .O1(p_7_out),
        .SR(SR),
        .dma_mm2s_error(dma_mm2s_error),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid_int(m_axis_mm2s_sts_tvalid_int),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_halt(mm2s_halt),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .mm2s_slverr_i(mm2s_slverr_i),
        .out(out[57]),
        .p_36_out(p_36_out),
        .p_3_out(mm2s_decerr),
        .p_4_out(mm2s_slverr),
        .p_5_out(mm2s_interr),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .s_axis_mm2s_updtsts_tvalid(s_axis_mm2s_updtsts_tvalid),
        .sts_queue_full(sts_queue_full),
        .sts_received_d1(sts_received_d1),
        .updt_desc_reg2(updt_desc_reg2));
axi_dma_0axi_dma_mm2s_sts_mngr \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR 
       (.I1(I1),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_halted_set0(mm2s_halted_set0));
FDRE \GEN_MM2S_DMA_CONTROL.mm2s_stop_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(mm2s_stop_i),
        .Q(mm2s_stop),
        .R(SR));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT4 #(
    .INIT(16'hF2FF)) 
     \gpr1.dout_i[32]_i_1 
       (.I0(soft_reset_d1),
        .I1(soft_reset_d2),
        .I2(I7),
        .I3(m_axi_sg_aresetn),
        .O(O3));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[149]));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[148]));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[139]));
LUT1 #(
    .INIT(2'h2)) 
     i_100
       (.I0(out[31]),
        .O(D[47]));
LUT1 #(
    .INIT(2'h2)) 
     i_101
       (.I0(out[30]),
        .O(D[46]));
LUT1 #(
    .INIT(2'h2)) 
     i_102
       (.I0(out[29]),
        .O(D[45]));
LUT1 #(
    .INIT(2'h2)) 
     i_103
       (.I0(out[28]),
        .O(D[44]));
LUT1 #(
    .INIT(2'h2)) 
     i_104
       (.I0(out[27]),
        .O(D[43]));
LUT1 #(
    .INIT(2'h2)) 
     i_105
       (.I0(out[26]),
        .O(D[42]));
LUT1 #(
    .INIT(2'h2)) 
     i_106
       (.I0(out[25]),
        .O(D[41]));
LUT1 #(
    .INIT(2'h2)) 
     i_107
       (.I0(out[24]),
        .O(D[40]));
LUT1 #(
    .INIT(2'h2)) 
     i_108
       (.I0(out[23]),
        .O(D[39]));
LUT1 #(
    .INIT(2'h2)) 
     i_109
       (.I0(out[22]),
        .O(D[38]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[138]));
LUT1 #(
    .INIT(2'h2)) 
     i_110
       (.I0(out[21]),
        .O(D[37]));
LUT1 #(
    .INIT(2'h2)) 
     i_111
       (.I0(out[20]),
        .O(D[36]));
LUT1 #(
    .INIT(2'h2)) 
     i_112
       (.I0(out[19]),
        .O(D[35]));
LUT1 #(
    .INIT(2'h2)) 
     i_113
       (.I0(out[18]),
        .O(D[34]));
LUT1 #(
    .INIT(2'h2)) 
     i_114
       (.I0(out[17]),
        .O(D[33]));
LUT1 #(
    .INIT(2'h2)) 
     i_115
       (.I0(out[16]),
        .O(D[32]));
LUT1 #(
    .INIT(2'h2)) 
     i_116
       (.I0(out[15]),
        .O(D[31]));
LUT1 #(
    .INIT(2'h2)) 
     i_117
       (.I0(out[14]),
        .O(D[30]));
LUT1 #(
    .INIT(2'h2)) 
     i_118
       (.I0(out[13]),
        .O(D[29]));
LUT1 #(
    .INIT(2'h2)) 
     i_119
       (.I0(out[12]),
        .O(D[28]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[137]));
LUT1 #(
    .INIT(2'h2)) 
     i_120
       (.I0(out[11]),
        .O(D[27]));
LUT1 #(
    .INIT(2'h2)) 
     i_121
       (.I0(out[10]),
        .O(D[26]));
LUT1 #(
    .INIT(2'h2)) 
     i_122
       (.I0(out[9]),
        .O(D[25]));
LUT1 #(
    .INIT(2'h2)) 
     i_123
       (.I0(out[8]),
        .O(D[24]));
LUT1 #(
    .INIT(2'h2)) 
     i_124
       (.I0(out[7]),
        .O(D[23]));
LUT1 #(
    .INIT(2'h2)) 
     i_125
       (.I0(out[6]),
        .O(D[22]));
LUT1 #(
    .INIT(2'h2)) 
     i_126
       (.I0(out[5]),
        .O(D[21]));
LUT1 #(
    .INIT(2'h2)) 
     i_127
       (.I0(out[4]),
        .O(D[20]));
LUT1 #(
    .INIT(2'h2)) 
     i_128
       (.I0(out[3]),
        .O(D[19]));
LUT1 #(
    .INIT(2'h2)) 
     i_129
       (.I0(out[2]),
        .O(D[18]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[136]));
LUT1 #(
    .INIT(2'h2)) 
     i_130
       (.I0(out[1]),
        .O(D[17]));
LUT1 #(
    .INIT(2'h2)) 
     i_131
       (.I0(out[0]),
        .O(D[16]));
LUT1 #(
    .INIT(2'h2)) 
     i_132
       (.I0(out[55]),
        .O(D[15]));
LUT1 #(
    .INIT(2'h2)) 
     i_133
       (.I0(in0),
        .O(D[14]));
LUT1 #(
    .INIT(2'h2)) 
     i_134
       (.I0(out[45]),
        .O(D[13]));
LUT1 #(
    .INIT(2'h2)) 
     i_135
       (.I0(out[44]),
        .O(D[12]));
LUT1 #(
    .INIT(2'h2)) 
     i_136
       (.I0(out[43]),
        .O(D[11]));
LUT1 #(
    .INIT(2'h2)) 
     i_137
       (.I0(out[42]),
        .O(D[10]));
LUT1 #(
    .INIT(2'h2)) 
     i_138
       (.I0(out[41]),
        .O(D[9]));
LUT1 #(
    .INIT(2'h2)) 
     i_139
       (.I0(out[40]),
        .O(D[8]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[135]));
LUT1 #(
    .INIT(2'h2)) 
     i_140
       (.I0(out[39]),
        .O(D[7]));
LUT1 #(
    .INIT(2'h2)) 
     i_141
       (.I0(out[38]),
        .O(D[6]));
LUT1 #(
    .INIT(2'h2)) 
     i_142
       (.I0(out[37]),
        .O(D[5]));
LUT1 #(
    .INIT(2'h2)) 
     i_143
       (.I0(out[36]),
        .O(D[4]));
LUT1 #(
    .INIT(2'h2)) 
     i_144
       (.I0(out[35]),
        .O(D[3]));
LUT1 #(
    .INIT(2'h2)) 
     i_145
       (.I0(out[34]),
        .O(D[2]));
LUT1 #(
    .INIT(2'h2)) 
     i_146
       (.I0(out[33]),
        .O(D[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_147
       (.I0(out[32]),
        .O(D[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[134]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[133]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[132]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[131]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[130]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[147]));
LUT1 #(
    .INIT(2'h2)) 
     i_20
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[129]));
LUT1 #(
    .INIT(2'h2)) 
     i_21
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[128]));
LUT1 #(
    .INIT(2'h2)) 
     i_22
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[127]));
LUT1 #(
    .INIT(2'h2)) 
     i_23
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[126]));
LUT1 #(
    .INIT(2'h2)) 
     i_24
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[125]));
LUT1 #(
    .INIT(2'h2)) 
     i_25
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[124]));
LUT1 #(
    .INIT(2'h2)) 
     i_26
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[123]));
LUT1 #(
    .INIT(2'h2)) 
     i_27
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[122]));
LUT1 #(
    .INIT(2'h2)) 
     i_28
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[121]));
LUT1 #(
    .INIT(2'h2)) 
     i_29
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[120]));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[146]));
LUT1 #(
    .INIT(2'h2)) 
     i_30
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[119]));
LUT1 #(
    .INIT(2'h2)) 
     i_31
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[118]));
LUT1 #(
    .INIT(2'h2)) 
     i_32
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[117]));
LUT1 #(
    .INIT(2'h2)) 
     i_33
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[116]));
LUT1 #(
    .INIT(2'h2)) 
     i_34
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[115]));
LUT1 #(
    .INIT(2'h2)) 
     i_35
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[114]));
LUT1 #(
    .INIT(2'h2)) 
     i_36
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[113]));
LUT1 #(
    .INIT(2'h2)) 
     i_37
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[112]));
LUT1 #(
    .INIT(2'h2)) 
     i_38
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[111]));
LUT1 #(
    .INIT(2'h2)) 
     i_39
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[110]));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[145]));
LUT1 #(
    .INIT(2'h2)) 
     i_40
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[109]));
LUT1 #(
    .INIT(2'h2)) 
     i_41
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[108]));
LUT1 #(
    .INIT(2'h2)) 
     i_42
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[107]));
LUT1 #(
    .INIT(2'h2)) 
     i_43
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[106]));
LUT1 #(
    .INIT(2'h2)) 
     i_44
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[105]));
LUT1 #(
    .INIT(2'h2)) 
     i_45
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[104]));
LUT1 #(
    .INIT(2'h2)) 
     i_46
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[103]));
LUT1 #(
    .INIT(2'h2)) 
     i_47
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[102]));
LUT1 #(
    .INIT(2'h2)) 
     i_48
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[101]));
LUT1 #(
    .INIT(2'h2)) 
     i_49
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[100]));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[144]));
LUT1 #(
    .INIT(2'h2)) 
     i_50
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[99]));
LUT1 #(
    .INIT(2'h2)) 
     i_51
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[98]));
LUT1 #(
    .INIT(2'h2)) 
     i_52
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[97]));
LUT1 #(
    .INIT(2'h2)) 
     i_53
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[96]));
LUT1 #(
    .INIT(2'h2)) 
     i_54
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[95]));
LUT1 #(
    .INIT(2'h2)) 
     i_55
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[94]));
LUT1 #(
    .INIT(2'h2)) 
     i_56
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[93]));
LUT1 #(
    .INIT(2'h2)) 
     i_57
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[92]));
LUT1 #(
    .INIT(2'h2)) 
     i_58
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[91]));
LUT1 #(
    .INIT(2'h2)) 
     i_59
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[90]));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[143]));
LUT1 #(
    .INIT(2'h2)) 
     i_60
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[89]));
LUT1 #(
    .INIT(2'h2)) 
     i_61
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[88]));
LUT1 #(
    .INIT(2'h2)) 
     i_62
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[87]));
LUT1 #(
    .INIT(2'h2)) 
     i_63
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[86]));
LUT1 #(
    .INIT(2'h2)) 
     i_64
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[85]));
LUT1 #(
    .INIT(2'h2)) 
     i_65
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[84]));
LUT1 #(
    .INIT(2'h2)) 
     i_66
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[83]));
LUT1 #(
    .INIT(2'h2)) 
     i_67
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[82]));
LUT1 #(
    .INIT(2'h2)) 
     i_68
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[81]));
LUT1 #(
    .INIT(2'h2)) 
     i_69
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[80]));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[142]));
LUT1 #(
    .INIT(2'h2)) 
     i_70
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[79]));
LUT1 #(
    .INIT(2'h2)) 
     i_71
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[78]));
LUT1 #(
    .INIT(2'h2)) 
     i_72
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[77]));
LUT1 #(
    .INIT(2'h2)) 
     i_73
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[76]));
LUT1 #(
    .INIT(2'h2)) 
     i_74
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[75]));
LUT1 #(
    .INIT(2'h2)) 
     i_75
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[74]));
LUT1 #(
    .INIT(2'h2)) 
     i_76
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[73]));
LUT1 #(
    .INIT(2'h2)) 
     i_77
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[72]));
LUT1 #(
    .INIT(2'h2)) 
     i_78
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[71]));
LUT1 #(
    .INIT(2'h2)) 
     i_79
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[70]));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[141]));
LUT1 #(
    .INIT(2'h2)) 
     i_80
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[69]));
LUT1 #(
    .INIT(2'h2)) 
     i_81
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[68]));
LUT1 #(
    .INIT(2'h2)) 
     i_82
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[67]));
LUT1 #(
    .INIT(2'h2)) 
     i_83
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[66]));
LUT1 #(
    .INIT(2'h2)) 
     i_84
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[29]));
LUT1 #(
    .INIT(2'h2)) 
     i_85
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[28]));
LUT1 #(
    .INIT(2'h2)) 
     i_86
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[27]));
LUT1 #(
    .INIT(2'h2)) 
     i_87
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[26]));
LUT1 #(
    .INIT(2'h2)) 
     i_88
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[25]));
LUT1 #(
    .INIT(2'h2)) 
     i_89
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[24]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[140]));
LUT1 #(
    .INIT(2'h2)) 
     i_90
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[22]));
LUT1 #(
    .INIT(2'h2)) 
     i_91
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[21]));
LUT1 #(
    .INIT(2'h2)) 
     i_92
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[20]));
LUT1 #(
    .INIT(2'h2)) 
     i_93
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[19]));
LUT1 #(
    .INIT(2'h2)) 
     i_94
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[18]));
LUT1 #(
    .INIT(2'h2)) 
     i_95
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[17]));
LUT1 #(
    .INIT(2'h2)) 
     i_96
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[16]));
LUT1 #(
    .INIT(2'h2)) 
     i_97
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[15]));
LUT1 #(
    .INIT(2'h2)) 
     i_98
       (.I0(\<const0> ),
        .O(mm2s_cmnd_data[14]));
LUT1 #(
    .INIT(2'h2)) 
     i_99
       (.I0(out[55]),
        .O(D[48]));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT3 #(
    .INIT(8'hBA)) 
     m_axis_mm2s_cntrl_tlast_INST_0_i_1
       (.I0(I7),
        .I1(soft_reset_d2),
        .I2(soft_reset_d1),
        .O(mm2s_cntrl_strm_stop));
endmodule

module axi_dma_0axi_dma_mm2s_sg_if
   (xb_fifo_full,
    sts_received_d1,
    p_12_out,
    queue_rden_new,
    O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    updt_desc_reg2,
    O7,
    E,
    O8,
    O9,
    Q,
    updtptr_tlast,
    SR,
    m_axi_sg_aclk,
    p_36_out,
    I1,
    I6,
    I2,
    I3,
    ch1_ftch_queue_empty,
    I4,
    mm2s_stop_i,
    mm2s_halt,
    mm2s_scndry_resetn,
    sts_queue_full,
    ptr_queue_full,
    queue_sinit,
    out,
    I9,
    I5,
    D);
  output xb_fifo_full;
  output sts_received_d1;
  output p_12_out;
  output queue_rden_new;
  output O1;
  output O2;
  output O3;
  output O4;
  output [28:0]O5;
  output O6;
  output [0:0]updt_desc_reg2;
  output O7;
  output [0:0]E;
  output [0:0]O8;
  output O9;
  output [25:0]Q;
  output updtptr_tlast;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input p_36_out;
  input I1;
  input I6;
  input I2;
  input I3;
  input ch1_ftch_queue_empty;
  input I4;
  input mm2s_stop_i;
  input mm2s_halt;
  input mm2s_scndry_resetn;
  input sts_queue_full;
  input ptr_queue_full;
  input queue_sinit;
  input [50:0]out;
  input I9;
  input [0:0]I5;
  input [3:0]D;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]D;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire [0:0]I5;
  wire I6;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [28:0]O5;
  wire O6;
  wire O7;
  wire [0:0]O8;
  wire O9;
  wire [25:0]Q;
  wire [0:0]SR;
  wire ch1_ftch_queue_empty;
  wire m_axi_sg_aclk;
  wire mm2s_halt;
  wire mm2s_scndry_resetn;
  wire mm2s_stop_i;
  wire n_0_desc_update_done_i_1;
  wire n_0_packet_in_progress_i_1;
  wire n_0_updt_data_i_1;
  wire \n_0_updt_desc_reg2[31]_i_1 ;
  wire \n_0_updt_desc_reg2[33]_i_1 ;
  wire n_0_updt_sts_i_1;
  wire [50:0]out;
  wire [0:22]p_0_out;
  wire p_12_out;
  wire p_36_out;
  wire ptr_queue_full;
  wire queue_rden_new;
  wire queue_sinit;
  wire sts_queue_full;
  wire sts_received_d1;
  wire [0:0]updt_desc_reg2;
  wire updtptr_tlast;
  wire xb_fifo_full;

(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout[31]_i_1 
       (.I0(O1),
        .I1(ptr_queue_full),
        .O(O8));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout[33]_i_1 
       (.I0(O6),
        .I1(sts_queue_full),
        .O(E));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout[33]_i_2 
       (.I0(O6),
        .I1(updt_desc_reg2),
        .O(O5[28]));
axi_dma_0srl_fifo_f__parameterized2 \GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO 
       (.I1(O1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(O3),
        .I6(I6),
        .I7(sts_received_d1),
        .I8(I1),
        .I9(out[22:0]),
        .O1(xb_fifo_full),
        .O2(O2),
        .O4(O4),
        .O7(O7),
        .O9(O9),
        .SR(SR),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .mm2s_halt(mm2s_halt),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .mm2s_stop_i(mm2s_stop_i),
        .out({p_0_out[0],p_0_out[1],p_0_out[2],p_0_out[3],p_0_out[4],p_0_out[5],p_0_out[6],p_0_out[7],p_0_out[8],p_0_out[9],p_0_out[10],p_0_out[11],p_0_out[12],p_0_out[13],p_0_out[14],p_0_out[15],p_0_out[16],p_0_out[17],p_0_out[18],p_0_out[19],p_0_out[20],p_0_out[21],p_0_out[22]}),
        .p_36_out(p_36_out),
        .queue_rden_new(queue_rden_new),
        .queue_sinit(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_UPDT_FOR_QUEUE.sts_received_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I1),
        .Q(sts_received_d1),
        .R(SR));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT3 #(
    .INIT(8'h08)) 
     desc_update_done_i_1
       (.I0(updt_desc_reg2),
        .I1(O6),
        .I2(sts_queue_full),
        .O(n_0_desc_update_done_i_1));
FDRE desc_update_done_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_desc_update_done_i_1),
        .Q(p_12_out),
        .R(SR));
LUT5 #(
    .INIT(32'h00A0E0A0)) 
     packet_in_progress_i_1
       (.I0(O3),
        .I1(out[24]),
        .I2(mm2s_scndry_resetn),
        .I3(p_36_out),
        .I4(out[23]),
        .O(n_0_packet_in_progress_i_1));
FDRE packet_in_progress_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_packet_in_progress_i_1),
        .Q(O3),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT5 #(
    .INIT(32'hC8C808C8)) 
     updt_data_i_1
       (.I0(p_36_out),
        .I1(mm2s_scndry_resetn),
        .I2(O1),
        .I3(updtptr_tlast),
        .I4(ptr_queue_full),
        .O(n_0_updt_data_i_1));
FDRE #(
    .INIT(1'b0)) 
     updt_data_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_updt_data_i_1),
        .Q(O1),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(p_36_out),
        .D(out[29]),
        .Q(Q[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(p_36_out),
        .D(out[30]),
        .Q(Q[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(p_36_out),
        .D(out[31]),
        .Q(Q[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(p_36_out),
        .D(out[32]),
        .Q(Q[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(p_36_out),
        .D(out[33]),
        .Q(Q[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(p_36_out),
        .D(out[34]),
        .Q(Q[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(p_36_out),
        .D(out[35]),
        .Q(Q[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(p_36_out),
        .D(out[36]),
        .Q(Q[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(p_36_out),
        .D(out[37]),
        .Q(Q[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(p_36_out),
        .D(out[38]),
        .Q(Q[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(p_36_out),
        .D(out[39]),
        .Q(Q[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(p_36_out),
        .D(out[40]),
        .Q(Q[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(p_36_out),
        .D(out[41]),
        .Q(Q[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(p_36_out),
        .D(out[42]),
        .Q(Q[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(p_36_out),
        .D(out[43]),
        .Q(Q[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(p_36_out),
        .D(out[44]),
        .Q(Q[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(p_36_out),
        .D(out[45]),
        .Q(Q[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(p_36_out),
        .D(out[46]),
        .Q(Q[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(p_36_out),
        .D(out[47]),
        .Q(Q[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(p_36_out),
        .D(out[48]),
        .Q(Q[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(p_36_out),
        .D(out[49]),
        .Q(Q[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(p_36_out),
        .D(out[50]),
        .Q(Q[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I9),
        .Q(updtptr_tlast),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(p_36_out),
        .D(out[25]),
        .Q(Q[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(p_36_out),
        .D(out[26]),
        .Q(Q[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(p_36_out),
        .D(out[27]),
        .Q(Q[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(p_36_out),
        .D(out[28]),
        .Q(Q[3]),
        .R(SR));
LUT5 #(
    .INIT(32'h88888A88)) 
     \updt_desc_reg2[31]_i_1 
       (.I0(mm2s_scndry_resetn),
        .I1(O5[26]),
        .I2(sts_received_d1),
        .I3(I1),
        .I4(mm2s_halt),
        .O(\n_0_updt_desc_reg2[31]_i_1 ));
LUT5 #(
    .INIT(32'h88888A88)) 
     \updt_desc_reg2[33]_i_1 
       (.I0(mm2s_scndry_resetn),
        .I1(updt_desc_reg2),
        .I2(sts_received_d1),
        .I3(I1),
        .I4(mm2s_halt),
        .O(\n_0_updt_desc_reg2[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(I5),
        .D(p_0_out[22]),
        .Q(O5[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(I5),
        .D(p_0_out[12]),
        .Q(O5[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(I5),
        .D(p_0_out[11]),
        .Q(O5[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(I5),
        .D(p_0_out[10]),
        .Q(O5[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(I5),
        .D(p_0_out[9]),
        .Q(O5[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(I5),
        .D(p_0_out[8]),
        .Q(O5[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(I5),
        .D(p_0_out[7]),
        .Q(O5[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(I5),
        .D(p_0_out[6]),
        .Q(O5[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(I5),
        .D(p_0_out[5]),
        .Q(O5[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(I5),
        .D(p_0_out[4]),
        .Q(O5[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(I5),
        .D(p_0_out[3]),
        .Q(O5[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(I5),
        .D(p_0_out[21]),
        .Q(O5[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(I5),
        .D(p_0_out[2]),
        .Q(O5[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(I5),
        .D(p_0_out[1]),
        .Q(O5[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(I5),
        .D(p_0_out[0]),
        .Q(O5[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(I5),
        .D(D[0]),
        .Q(O5[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(I5),
        .D(D[1]),
        .Q(O5[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(I5),
        .D(p_0_out[20]),
        .Q(O5[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(I5),
        .D(D[2]),
        .Q(O5[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_updt_desc_reg2[31]_i_1 ),
        .Q(O5[26]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(I5),
        .D(D[3]),
        .Q(O5[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_updt_desc_reg2[33]_i_1 ),
        .Q(updt_desc_reg2),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(I5),
        .D(p_0_out[19]),
        .Q(O5[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(I5),
        .D(p_0_out[18]),
        .Q(O5[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(I5),
        .D(p_0_out[17]),
        .Q(O5[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(I5),
        .D(p_0_out[16]),
        .Q(O5[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(I5),
        .D(p_0_out[15]),
        .Q(O5[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(I5),
        .D(p_0_out[14]),
        .Q(O5[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(I5),
        .D(p_0_out[13]),
        .Q(O5[9]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT5 #(
    .INIT(32'hCC880C88)) 
     updt_sts_i_1
       (.I0(I5),
        .I1(mm2s_scndry_resetn),
        .I2(updt_desc_reg2),
        .I3(O6),
        .I4(sts_queue_full),
        .O(n_0_updt_sts_i_1));
FDRE #(
    .INIT(1'b0)) 
     updt_sts_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_updt_sts_i_1),
        .Q(O6),
        .R(\<const0> ));
endmodule

module axi_dma_0axi_dma_mm2s_sm
   (O1,
    O2,
    mm2s_halted_set0,
    O3,
    SR,
    m_axi_sg_aclk,
    I6,
    I1,
    I2,
    xb_fifo_full,
    ch1_ftch_queue_empty,
    I3,
    mm2s_stop_i,
    mm2s_halt_cmplt,
    I4,
    p_59_out,
    p_53_out,
    I5,
    I7,
    p_12_out,
    mm2s_scndry_resetn,
    I8);
  output O1;
  output O2;
  output mm2s_halted_set0;
  output O3;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input I6;
  input I1;
  input I2;
  input xb_fifo_full;
  input ch1_ftch_queue_empty;
  input I3;
  input mm2s_stop_i;
  input mm2s_halt_cmplt;
  input I4;
  input p_59_out;
  input p_53_out;
  input I5;
  input I7;
  input p_12_out;
  input mm2s_scndry_resetn;
  input I8;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]SR;
  wire ch1_ftch_queue_empty;
  wire [3:0]cmnds_queued_shift;
  wire m_axi_sg_aclk;
(* MARK_DEBUG *)   wire mm2s_cmnd_wr_i;
  wire mm2s_halt_cmplt;
  wire mm2s_halted_set0;
  wire mm2s_scndry_resetn;
  wire mm2s_stop_i;
  wire \n_0_FSM_onehot_mm2s_cs[0]_i_1 ;
  wire \n_0_FSM_onehot_mm2s_cs[0]_i_2 ;
  wire \n_0_FSM_onehot_mm2s_cs[1]_i_1 ;
  wire \n_0_FSM_onehot_mm2s_cs[2]_i_2 ;
  wire \n_0_FSM_onehot_mm2s_cs[2]_i_4 ;
  wire \n_0_FSM_onehot_mm2s_cs_reg[1] ;
  wire \n_0_QUEUE_COUNT.cmnds_queued_shift[0]_i_1 ;
  wire \n_0_QUEUE_COUNT.cmnds_queued_shift[1]_i_1 ;
  wire \n_0_QUEUE_COUNT.cmnds_queued_shift[2]_i_1 ;
  wire \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1 ;
  wire p_12_out;
  wire p_53_out;
  wire p_59_out;
  wire write_cmnd_cmb;
  wire xb_fifo_full;

LUT6 #(
    .INIT(64'h00FFFFFF00FD0000)) 
     \FSM_onehot_mm2s_cs[0]_i_1 
       (.I0(\n_0_FSM_onehot_mm2s_cs_reg[1] ),
        .I1(O1),
        .I2(I7),
        .I3(\n_0_FSM_onehot_mm2s_cs[0]_i_2 ),
        .I4(\n_0_FSM_onehot_mm2s_cs[2]_i_4 ),
        .I5(O2),
        .O(\n_0_FSM_onehot_mm2s_cs[0]_i_1 ));
LUT5 #(
    .INIT(32'h00405500)) 
     \FSM_onehot_mm2s_cs[0]_i_2 
       (.I0(O1),
        .I1(I6),
        .I2(I1),
        .I3(O2),
        .I4(\n_0_FSM_onehot_mm2s_cs_reg[1] ),
        .O(\n_0_FSM_onehot_mm2s_cs[0]_i_2 ));
LUT6 #(
    .INIT(64'h0040FFFF55000000)) 
     \FSM_onehot_mm2s_cs[1]_i_1 
       (.I0(O1),
        .I1(I6),
        .I2(I1),
        .I3(O2),
        .I4(\n_0_FSM_onehot_mm2s_cs[2]_i_4 ),
        .I5(\n_0_FSM_onehot_mm2s_cs_reg[1] ),
        .O(\n_0_FSM_onehot_mm2s_cs[1]_i_1 ));
LUT6 #(
    .INIT(64'h0000FFFF00040000)) 
     \FSM_onehot_mm2s_cs[2]_i_2 
       (.I0(I1),
        .I1(\n_0_FSM_onehot_mm2s_cs_reg[1] ),
        .I2(O2),
        .I3(I7),
        .I4(\n_0_FSM_onehot_mm2s_cs[2]_i_4 ),
        .I5(O1),
        .O(\n_0_FSM_onehot_mm2s_cs[2]_i_2 ));
LUT6 #(
    .INIT(64'hF0FCF0FFF5FFF0FF)) 
     \FSM_onehot_mm2s_cs[2]_i_4 
       (.I0(ch1_ftch_queue_empty),
        .I1(I1),
        .I2(O1),
        .I3(O2),
        .I4(I6),
        .I5(I3),
        .O(\n_0_FSM_onehot_mm2s_cs[2]_i_4 ));
FDSE #(
    .INIT(1'b1)) 
     \FSM_onehot_mm2s_cs_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_mm2s_cs[0]_i_1 ),
        .Q(O2),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_mm2s_cs_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_mm2s_cs[1]_i_1 ),
        .Q(\n_0_FSM_onehot_mm2s_cs_reg[1] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_mm2s_cs_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_mm2s_cs[2]_i_2 ),
        .Q(O1),
        .R(SR));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_1 
       (.I0(I6),
        .I1(I1),
        .I2(O1),
        .I3(O2),
        .I4(I2),
        .I5(xb_fifo_full),
        .O(write_cmnd_cmb));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(write_cmnd_cmb),
        .Q(mm2s_cmnd_wr_i),
        .R(SR));
GND GND
       (.G(\<const0> ));
LUT6 #(
    .INIT(64'h00000000BE8E0000)) 
     \QUEUE_COUNT.cmnds_queued_shift[0]_i_1 
       (.I0(cmnds_queued_shift[0]),
        .I1(mm2s_cmnd_wr_i),
        .I2(p_12_out),
        .I3(cmnds_queued_shift[1]),
        .I4(mm2s_scndry_resetn),
        .I5(mm2s_stop_i),
        .O(\n_0_QUEUE_COUNT.cmnds_queued_shift[0]_i_1 ));
LUT6 #(
    .INIT(64'h00000000BEB28E82)) 
     \QUEUE_COUNT.cmnds_queued_shift[1]_i_1 
       (.I0(cmnds_queued_shift[1]),
        .I1(p_12_out),
        .I2(mm2s_cmnd_wr_i),
        .I3(cmnds_queued_shift[2]),
        .I4(cmnds_queued_shift[0]),
        .I5(I8),
        .O(\n_0_QUEUE_COUNT.cmnds_queued_shift[1]_i_1 ));
LUT6 #(
    .INIT(64'h00000000BEB28E82)) 
     \QUEUE_COUNT.cmnds_queued_shift[2]_i_1 
       (.I0(cmnds_queued_shift[2]),
        .I1(p_12_out),
        .I2(mm2s_cmnd_wr_i),
        .I3(cmnds_queued_shift[3]),
        .I4(cmnds_queued_shift[1]),
        .I5(I8),
        .O(\n_0_QUEUE_COUNT.cmnds_queued_shift[2]_i_1 ));
LUT6 #(
    .INIT(64'h00000000B2820000)) 
     \QUEUE_COUNT.cmnds_queued_shift[3]_i_1 
       (.I0(cmnds_queued_shift[3]),
        .I1(p_12_out),
        .I2(mm2s_cmnd_wr_i),
        .I3(cmnds_queued_shift[2]),
        .I4(mm2s_scndry_resetn),
        .I5(mm2s_stop_i),
        .O(\n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \QUEUE_COUNT.cmnds_queued_shift_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_QUEUE_COUNT.cmnds_queued_shift[0]_i_1 ),
        .Q(cmnds_queued_shift[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \QUEUE_COUNT.cmnds_queued_shift_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_QUEUE_COUNT.cmnds_queued_shift[1]_i_1 ),
        .Q(cmnds_queued_shift[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \QUEUE_COUNT.cmnds_queued_shift_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_QUEUE_COUNT.cmnds_queued_shift[2]_i_1 ),
        .Q(cmnds_queued_shift[2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \QUEUE_COUNT.cmnds_queued_shift_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1 ),
        .Q(cmnds_queued_shift[3]),
        .R(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h0000000000002000)) 
     all_is_idle_d1_i_1
       (.I0(p_59_out),
        .I1(cmnds_queued_shift[0]),
        .I2(p_53_out),
        .I3(O2),
        .I4(O1),
        .I5(I5),
        .O(O3));
LUT4 #(
    .INIT(16'h00A2)) 
     mm2s_halted_set_i_1
       (.I0(O3),
        .I1(mm2s_stop_i),
        .I2(mm2s_halt_cmplt),
        .I3(I4),
        .O(mm2s_halted_set0));
endmodule

module axi_dma_0axi_dma_mm2s_sts_mngr
   (O1,
    O2,
    SR,
    I1,
    m_axi_sg_aclk,
    mm2s_halted_set0,
    mm2s_all_idle,
    I4,
    m_axi_sg_aresetn,
    I5);
  output O1;
  output O2;
  input [0:0]SR;
  input I1;
  input m_axi_sg_aclk;
  input mm2s_halted_set0;
  input mm2s_all_idle;
  input I4;
  input m_axi_sg_aresetn;
  input I5;

  wire \<const1> ;
  wire I1;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [0:0]SR;
  wire all_is_idle_d1;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire mm2s_all_idle;
  wire mm2s_halted_clr;
  wire mm2s_halted_set;
  wire mm2s_halted_set0;

VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     all_is_idle_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(mm2s_all_idle),
        .Q(all_is_idle_d1),
        .R(SR));
LUT4 #(
    .INIT(16'hFF4F)) 
     halted_i_1
       (.I0(mm2s_halted_clr),
        .I1(I4),
        .I2(m_axi_sg_aresetn),
        .I3(mm2s_halted_set),
        .O(O1));
LUT6 #(
    .INIT(64'h0A000E0000000A00)) 
     idle_i_1
       (.I0(I5),
        .I1(I1),
        .I2(mm2s_halted_set),
        .I3(m_axi_sg_aresetn),
        .I4(all_is_idle_d1),
        .I5(mm2s_all_idle),
        .O(O2));
FDRE mm2s_halted_clr_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I1),
        .Q(mm2s_halted_clr),
        .R(SR));
FDRE mm2s_halted_set_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(mm2s_halted_set0),
        .Q(mm2s_halted_set),
        .R(SR));
endmodule

module axi_dma_0axi_dma_reg_module
   (s_axi_lite_wready,
    s_axi_lite_arready,
    O1,
    O2,
    mm2s_irqthresh_wren,
    mm2s_irqdelay_wren,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    p_10_out,
    mm2s_introut,
    s2mm_run_stop_del,
    s2mm_irqthresh_wren,
    s2mm_irqdelay_wren,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    p_70_out,
    s2mm_introut,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    O30,
    queue_sinit,
    Q,
    O31,
    O32,
    O33,
    soft_reset_re0,
    soft_reset_re0_0,
    in0,
    O34,
    O35,
    O36,
    O37,
    O38,
    O39,
    O40,
    O41,
    O42,
    O43,
    O44,
    O45,
    O46,
    O47,
    O48,
    O49,
    O50,
    O51,
    O52,
    O53,
    O54,
    p_23_out_1,
    O55,
    O56,
    O57,
    O58,
    s_axi_lite_rdata,
    O59,
    soft_reset,
    s_axi_lite_aclk,
    SR,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    s_axi_lite_arvalid,
    m_axi_sg_aclk,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    sg_ftch_error0,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    sg_ftch_error0_2,
    s_axi_lite_awaddr,
    axi_lite_reset_n,
    mm2s_stop,
    p_50_out,
    p_49_out,
    p_51_out,
    m_axi_sg_aresetn,
    s_axi_lite_wdata,
    p_36_out,
    mm2s_soft_reset_done,
    s2mm_soft_reset_done,
    p_23_out,
    p_22_out,
    p_24_out,
    p_8_out,
    S,
    I19,
    I20,
    I21,
    ch1_delay_cnt_en,
    I22,
    p_44_out,
    ch2_delay_cnt_en,
    I23,
    p_17_out,
    p_13_out,
    mm2s_stop_i,
    out,
    I24,
    s_axis_ftch_cmd_tdata,
    ch2_nxtdesc_wren,
    I25,
    soft_reset_d1,
    s_axi_lite_rready,
    p_45_out,
    p_18_out,
    I26,
    I27,
    ch1_sg_idle,
    ch1_nxtdesc_wren,
    queue_sinit2,
    I28,
    I29,
    I30,
    I31,
    dma_s2mm_error,
    p_27_out,
    p_15_out,
    s_axi_lite_bready,
    I32,
    s_axi_lite_araddr,
    D,
    I33,
    I34);
  output s_axi_lite_wready;
  output s_axi_lite_arready;
  output O1;
  output O2;
  output mm2s_irqthresh_wren;
  output mm2s_irqdelay_wren;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output p_10_out;
  output mm2s_introut;
  output s2mm_run_stop_del;
  output s2mm_irqthresh_wren;
  output s2mm_irqdelay_wren;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output p_70_out;
  output s2mm_introut;
  output O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output O24;
  output O25;
  output [0:0]O26;
  output O27;
  output [0:0]O28;
  output O29;
  output O30;
  output queue_sinit;
  output [1:0]Q;
  output [1:0]O31;
  output O32;
  output O33;
  output soft_reset_re0;
  output soft_reset_re0_0;
  output [0:0]in0;
  output O34;
  output O35;
  output O36;
  output O37;
  output O38;
  output O39;
  output O40;
  output O41;
  output [5:0]O42;
  output O43;
  output O44;
  output O45;
  output O46;
  output O47;
  output O48;
  output O49;
  output O50;
  output [6:0]O51;
  output [25:0]O52;
  output [0:0]O53;
  output O54;
  output p_23_out_1;
  output O55;
  output O56;
  output [0:0]O57;
  output [0:0]O58;
  output [31:0]s_axi_lite_rdata;
  output [25:0]O59;
  output soft_reset;
  input s_axi_lite_aclk;
  input [0:0]SR;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input s_axi_lite_arvalid;
  input m_axi_sg_aclk;
  input [0:0]I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input sg_ftch_error0;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input sg_ftch_error0_2;
  input [4:0]s_axi_lite_awaddr;
  input axi_lite_reset_n;
  input mm2s_stop;
  input p_50_out;
  input p_49_out;
  input p_51_out;
  input m_axi_sg_aresetn;
  input [29:0]s_axi_lite_wdata;
  input p_36_out;
  input mm2s_soft_reset_done;
  input s2mm_soft_reset_done;
  input p_23_out;
  input p_22_out;
  input p_24_out;
  input p_8_out;
  input [1:0]S;
  input [0:0]I19;
  input [1:0]I20;
  input [0:0]I21;
  input ch1_delay_cnt_en;
  input I22;
  input p_44_out;
  input ch2_delay_cnt_en;
  input I23;
  input p_17_out;
  input p_13_out;
  input mm2s_stop_i;
  input [23:0]out;
  input [23:0]I24;
  input [0:0]s_axis_ftch_cmd_tdata;
  input ch2_nxtdesc_wren;
  input I25;
  input soft_reset_d1;
  input s_axi_lite_rready;
  input p_45_out;
  input p_18_out;
  input [7:0]I26;
  input [7:0]I27;
  input ch1_sg_idle;
  input ch1_nxtdesc_wren;
  input queue_sinit2;
  input I28;
  input I29;
  input I30;
  input [7:0]I31;
  input dma_s2mm_error;
  input p_27_out;
  input p_15_out;
  input s_axi_lite_bready;
  input I32;
  input [9:0]s_axi_lite_araddr;
  input [25:0]D;
  input [25:0]I33;
  input [7:0]I34;

  wire [25:0]D;
  wire [0:0]I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire [0:0]I19;
  wire I2;
  wire [1:0]I20;
  wire [0:0]I21;
  wire I22;
  wire I23;
  wire [23:0]I24;
  wire I25;
  wire [7:0]I26;
  wire [7:0]I27;
  wire I28;
  wire I29;
  wire I3;
  wire I30;
  wire [7:0]I31;
  wire I32;
  wire [25:0]I33;
  wire [7:0]I34;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire [0:0]O26;
  wire O27;
  wire [0:0]O28;
  wire O29;
  wire O3;
  wire O30;
  wire [1:0]O31;
  wire O32;
  wire O33;
  wire O34;
  wire O35;
  wire O36;
  wire O37;
  wire O38;
  wire O39;
  wire O4;
  wire O40;
  wire O41;
  wire [5:0]O42;
  wire O43;
  wire O44;
  wire O45;
  wire O46;
  wire O47;
  wire O48;
  wire O49;
  wire O5;
  wire O50;
  wire [6:0]O51;
  wire [25:0]O52;
  wire [0:0]O53;
  wire O54;
  wire O55;
  wire O56;
  wire [0:0]O57;
  wire [0:0]O58;
  wire [25:0]O59;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire axi_lite_reset_n;
  wire ch1_delay_cnt_en;
  wire ch1_nxtdesc_wren;
  wire ch1_sg_idle;
  wire ch2_delay_cnt_en;
  wire ch2_nxtdesc_wren;
  wire dma_s2mm_error;
  wire [0:0]in0;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire mm2s_introut;
  wire mm2s_irqdelay_wren;
  wire mm2s_irqthresh_wren;
  wire mm2s_soft_reset_done;
  wire mm2s_stop;
  wire mm2s_stop_i;
  wire [29:6]mm2s_taildesc;
  wire \n_12_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_12_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ;
  wire \n_13_GEN_AXI_LITE_IF.AXI_LITE_IF_I ;
  wire \n_13_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_13_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ;
  wire \n_14_GEN_AXI_LITE_IF.AXI_LITE_IF_I ;
  wire \n_14_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_14_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ;
  wire \n_15_GEN_AXI_LITE_IF.AXI_LITE_IF_I ;
  wire \n_16_GEN_AXI_LITE_IF.AXI_LITE_IF_I ;
  wire \n_17_GEN_AXI_LITE_IF.AXI_LITE_IF_I ;
  wire \n_18_GEN_AXI_LITE_IF.AXI_LITE_IF_I ;
  wire \n_19_GEN_AXI_LITE_IF.AXI_LITE_IF_I ;
  wire \n_1_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ;
  wire \n_20_GEN_AXI_LITE_IF.AXI_LITE_IF_I ;
  wire \n_21_GEN_AXI_LITE_IF.AXI_LITE_IF_I ;
  wire \n_22_GEN_AXI_LITE_IF.AXI_LITE_IF_I ;
  wire \n_23_GEN_AXI_LITE_IF.AXI_LITE_IF_I ;
  wire \n_24_GEN_AXI_LITE_IF.AXI_LITE_IF_I ;
  wire \n_25_GEN_AXI_LITE_IF.AXI_LITE_IF_I ;
  wire \n_25_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_25_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ;
  wire \n_26_GEN_AXI_LITE_IF.AXI_LITE_IF_I ;
  wire \n_27_GEN_AXI_LITE_IF.AXI_LITE_IF_I ;
  wire \n_27_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_28_GEN_AXI_LITE_IF.AXI_LITE_IF_I ;
  wire \n_28_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ;
  wire \n_29_GEN_AXI_LITE_IF.AXI_LITE_IF_I ;
  wire \n_29_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_30_GEN_AXI_LITE_IF.AXI_LITE_IF_I ;
  wire \n_30_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ;
  wire \n_4_GEN_AXI_LITE_IF.AXI_LITE_IF_I ;
  wire \n_61_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ;
  wire \n_62_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_63_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_63_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ;
  wire \n_64_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_67_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_68_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ;
  wire \n_74_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_75_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ;
  wire [23:0]out;
  wire p_10_out;
  wire p_13_out;
  wire p_15_out;
  wire p_17_out;
  wire p_18_out;
  wire p_22_out;
  wire p_23_out;
  wire p_23_out_1;
  wire p_24_out;
  wire p_27_out;
  wire [16:0]p_2_out;
  wire p_36_out;
  wire p_44_out;
  wire p_45_out;
  wire p_49_out;
  wire p_50_out;
  wire p_51_out;
  wire p_70_out;
  wire p_8_out;
  wire queue_sinit;
  wire queue_sinit2;
  wire s2mm_introut;
  wire s2mm_irqdelay_wren;
  wire s2mm_irqthresh_wren;
  wire s2mm_run_stop_del;
  wire s2mm_soft_reset_done;
  wire [29:6]s2mm_taildesc;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [4:0]s_axi_lite_awaddr;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [29:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire [0:0]s_axis_ftch_cmd_tdata;
  wire sg_ftch_error0;
  wire sg_ftch_error0_2;
  wire soft_reset;
  wire soft_reset_d1;
  wire soft_reset_re0;
  wire soft_reset_re0_0;

axi_dma_0axi_dma_lite_if \GEN_AXI_LITE_IF.AXI_LITE_IF_I 
       (.I1(O2),
        .I10(\n_75_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .I11(O41),
        .I12(O40),
        .I13(O37),
        .I14(O38),
        .I15(O39),
        .I16(O34),
        .I17(O35),
        .I18(O36),
        .I19(O6),
        .I2(\n_1_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .I20(\n_27_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .I21(O22),
        .I22({\n_64_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ,O42[5:4],\n_67_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ,O42[3:0]}),
        .I23({O31,s2mm_taildesc}),
        .I24(\n_29_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .I25(\n_14_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .I26(I26),
        .I27(I27),
        .I28(\n_12_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .I29(O8),
        .I3(O1),
        .I30(O7),
        .I31(\n_62_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .I32(\n_30_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .I33(\n_63_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .I34(\n_61_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .I35(O13),
        .I36(O15),
        .I37(O16),
        .I38(O17),
        .I39(O18),
        .I4(O3),
        .I40(\n_12_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .I41(\n_28_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .I42(O25),
        .I43(\n_13_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .I44(\n_14_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .I45(I34),
        .I46(I31),
        .I47(I32),
        .I5(O4),
        .I6(\n_63_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .I7(O5),
        .I8(\n_13_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .I9(\n_74_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .O1(O19),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O13(\n_18_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O14(O14),
        .O15(\n_19_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O16(\n_20_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O17(\n_21_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O18(\n_22_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O19(\n_23_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O2(O20),
        .O20(\n_24_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O21(\n_25_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O22(\n_26_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O23(\n_27_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O24(\n_28_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O25(\n_29_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O26(\n_30_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O3(\n_4_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O36({O51[6:3],\n_68_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ,O51[2:0]}),
        .O4(\n_13_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O43(O43),
        .O44(O44),
        .O45(O45),
        .O46(O46),
        .O47(O47),
        .O48(O48),
        .O49(O49),
        .O5(\n_14_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O50(O50),
        .O52(O52),
        .O59(O59),
        .O6(\n_15_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O7(\n_16_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O8(\n_17_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O9(O9),
        .Q({Q,mm2s_taildesc}),
        .SR(SR),
        .axi_lite_reset_n(axi_lite_reset_n),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_soft_reset_done(mm2s_soft_reset_done),
        .p_2_out({p_2_out[16],p_2_out[14:12],p_2_out[4],p_2_out[2:0]}),
        .s2mm_run_stop_del(s2mm_run_stop_del),
        .s2mm_soft_reset_done(s2mm_soft_reset_done),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_wdata({s_axi_lite_wdata[21:14],s_axi_lite_wdata[1]}),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid));
axi_dma_0axi_dma_register \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER 
       (.D(D),
        .I1(\n_25_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .I10(I8),
        .I11(I9),
        .I12(\n_13_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .I13(\n_15_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .I14(\n_16_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .I15(\n_17_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .I16(\n_18_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .I17(\n_19_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .I18(\n_20_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .I19(\n_21_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .I2(\n_4_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .I20(\n_22_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .I21(I19),
        .I22(I22),
        .I23(\n_1_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .I27({I27[7:6],I27[4],I27[2:1]}),
        .I28(I28),
        .I29(I29),
        .I3(I1),
        .I30(I30),
        .I4(I2),
        .I5(I3),
        .I6(I4),
        .I7(I5),
        .I8(I6),
        .I9(I7),
        .O1(O1),
        .O10(O10),
        .O11(\n_12_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .O12(\n_13_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .O13(\n_14_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .O14(p_10_out),
        .O15(\n_25_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .O16(\n_27_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .O17(O22),
        .O18(\n_29_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .O19(\n_62_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .O2(O2),
        .O20(\n_63_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .O21(O21),
        .O22({\n_64_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ,O42[5:4],\n_67_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ,O42[3:0]}),
        .O23(\n_74_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .O26(O26),
        .O27(O27),
        .O3(O3),
        .O34(O34),
        .O35(O35),
        .O36(O36),
        .O37(O37),
        .O38(O38),
        .O39(O39),
        .O4(O4),
        .O40(O40),
        .O41(O41),
        .O5(O5),
        .O54(O54),
        .O57(O57),
        .O59(O59),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q({Q,mm2s_taildesc}),
        .S(S),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_nxtdesc_wren(ch1_nxtdesc_wren),
        .ch1_sg_idle(ch1_sg_idle),
        .in0(in0),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_introut(mm2s_introut),
        .mm2s_irqdelay_wren(mm2s_irqdelay_wren),
        .mm2s_irqthresh_wren(mm2s_irqthresh_wren),
        .mm2s_stop_i(mm2s_stop_i),
        .out(out),
        .p_13_out(p_13_out),
        .p_23_out_1(p_23_out_1),
        .p_2_out({p_2_out[4],p_2_out[2:0]}),
        .p_36_out(p_36_out),
        .p_44_out(p_44_out),
        .p_45_out(p_45_out),
        .p_49_out(p_49_out),
        .p_50_out(p_50_out),
        .p_51_out(p_51_out),
        .queue_sinit(queue_sinit),
        .s_axi_lite_wdata({s_axi_lite_wdata[29:2],s_axi_lite_wdata[0]}),
        .sg_ftch_error0(sg_ftch_error0),
        .soft_reset_d1(soft_reset_d1),
        .soft_reset_re0(soft_reset_re0),
        .soft_reset_re0_0(soft_reset_re0_0));
axi_dma_0axi_dma_register_s2mm \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER 
       (.I1(\n_14_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I19(\n_30_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .I2(I1),
        .I20(\n_25_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .I21(p_10_out),
        .I22(I20),
        .I23(I21),
        .I24(I23),
        .I25(I24),
        .I26(\n_63_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .I27(I25),
        .I28(O2),
        .I3(\n_23_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .I31({I31[7:6],I31[4:3]}),
        .I33(I33),
        .I4(\n_24_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .I5(\n_25_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .I6(\n_26_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .I7(\n_27_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .I8(\n_28_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .I9(\n_29_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O1(s2mm_run_stop_del),
        .O10(O49),
        .O11(O11),
        .O12(O12),
        .O13(O50),
        .O14(O47),
        .O15(O48),
        .O16(O16),
        .O17(O17),
        .O18(O18),
        .O19(O46),
        .O2(\n_1_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .O20(O43),
        .O21(O44),
        .O22(O45),
        .O23(\n_25_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .O24(O23),
        .O25(O24),
        .O26(\n_28_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .O27(O25),
        .O28(\n_30_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .O29(O28),
        .O3(O13),
        .O30(O29),
        .O31(O30),
        .O32(O32),
        .O33(\n_61_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .O34(O33),
        .O35(\n_63_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .O36({O51[6:3],\n_68_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ,O51[2:0]}),
        .O37(\n_75_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .O4(O14),
        .O5(O15),
        .O52(O52),
        .O53(O53),
        .O55(O55),
        .O56(O56),
        .O58(O58),
        .O6(\n_12_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .O7(\n_13_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .O8(\n_14_GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER ),
        .O9(p_70_out),
        .Q({O31,s2mm_taildesc}),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_nxtdesc_wren(ch2_nxtdesc_wren),
        .dma_s2mm_error(dma_s2mm_error),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_stop(mm2s_stop),
        .p_15_out(p_15_out),
        .p_17_out(p_17_out),
        .p_18_out(p_18_out),
        .p_22_out(p_22_out),
        .p_23_out(p_23_out),
        .p_24_out(p_24_out),
        .p_27_out(p_27_out),
        .p_2_out({p_2_out[16],p_2_out[14:12]}),
        .p_8_out(p_8_out),
        .queue_sinit2(queue_sinit2),
        .s2mm_introut(s2mm_introut),
        .s2mm_irqdelay_wren(s2mm_irqdelay_wren),
        .s2mm_irqthresh_wren(s2mm_irqthresh_wren),
        .s_axi_lite_wdata({s_axi_lite_wdata[29:2],s_axi_lite_wdata[0]}),
        .s_axis_ftch_cmd_tdata(s_axis_ftch_cmd_tdata),
        .sg_ftch_error0_2(sg_ftch_error0_2),
        .soft_reset(soft_reset));
endmodule

module axi_dma_0axi_dma_register
   (O1,
    O2,
    mm2s_irqthresh_wren,
    mm2s_irqdelay_wren,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    mm2s_introut,
    O41,
    O40,
    O37,
    O38,
    O39,
    O34,
    O35,
    O36,
    O15,
    O21,
    O16,
    O17,
    O18,
    O26,
    O27,
    queue_sinit,
    Q,
    soft_reset_re0,
    soft_reset_re0_0,
    in0,
    O19,
    O20,
    O22,
    O54,
    p_23_out_1,
    O23,
    O57,
    O59,
    I1,
    m_axi_sg_aclk,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    sg_ftch_error0,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    p_2_out,
    p_50_out,
    p_49_out,
    p_51_out,
    m_axi_sg_aresetn,
    s_axi_lite_wdata,
    p_36_out,
    S,
    I21,
    ch1_delay_cnt_en,
    I22,
    p_44_out,
    p_13_out,
    mm2s_stop_i,
    out,
    I23,
    soft_reset_d1,
    p_45_out,
    ch1_sg_idle,
    ch1_nxtdesc_wren,
    I27,
    I28,
    I29,
    I30,
    D);
  output O1;
  output O2;
  output mm2s_irqthresh_wren;
  output mm2s_irqdelay_wren;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output mm2s_introut;
  output O41;
  output O40;
  output O37;
  output O38;
  output O39;
  output O34;
  output O35;
  output O36;
  output O15;
  output O21;
  output O16;
  output O17;
  output O18;
  output [0:0]O26;
  output O27;
  output queue_sinit;
  output [25:0]Q;
  output soft_reset_re0;
  output soft_reset_re0_0;
  output [0:0]in0;
  output O19;
  output O20;
  output [7:0]O22;
  output O54;
  output p_23_out_1;
  output O23;
  output [0:0]O57;
  output [25:0]O59;
  input I1;
  input m_axi_sg_aclk;
  input I2;
  input [0:0]I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input sg_ftch_error0;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input [3:0]p_2_out;
  input p_50_out;
  input p_49_out;
  input p_51_out;
  input m_axi_sg_aresetn;
  input [28:0]s_axi_lite_wdata;
  input p_36_out;
  input [1:0]S;
  input [0:0]I21;
  input ch1_delay_cnt_en;
  input I22;
  input p_44_out;
  input p_13_out;
  input mm2s_stop_i;
  input [23:0]out;
  input I23;
  input soft_reset_d1;
  input p_45_out;
  input ch1_sg_idle;
  input ch1_nxtdesc_wren;
  input [4:0]I27;
  input I28;
  input I29;
  input I30;
  input [25:0]D;

  wire \<const0> ;
  wire \<const1> ;
  wire [25:0]D;
  wire \GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_2_out ;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire [0:0]I21;
  wire I22;
  wire I23;
  wire [4:0]I27;
  wire I28;
  wire I29;
  wire [0:0]I3;
  wire I30;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire [7:0]O22;
  wire O23;
  wire [0:0]O26;
  wire O27;
  wire O3;
  wire O34;
  wire O35;
  wire O36;
  wire O37;
  wire O38;
  wire O39;
  wire O4;
  wire O40;
  wire O41;
  wire O5;
  wire O54;
  wire [0:0]O57;
  wire [25:0]O59;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [25:0]Q;
  wire [1:0]S;
  wire ch1_delay_cnt_en;
  wire ch1_nxtdesc_wren;
  wire ch1_sg_idle;
  wire error_d1;
  wire error_pointer_set;
  wire [0:0]in0;
  wire introut04_out;
  wire irqdelay_wren0;
  wire irqthresh_wren0;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire mm2s_introut;
  wire mm2s_irqdelay_wren;
  wire mm2s_irqthresh_wren;
  wire mm2s_stop_i;
  wire \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ;
  wire \n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_i_1 ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3 ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6 ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7 ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_9 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_10 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_11 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_12 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_13 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_14 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_6 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_7 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_9 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8 ;
  wire n_0_dly_irq_i_1;
  wire \n_0_dmacr_i[12]_i_1 ;
  wire \n_0_dmacr_i[13]_i_1 ;
  wire \n_0_dmacr_i[14]_i_1 ;
  wire \n_0_dmacr_i[3]_i_1 ;
  wire \n_0_dmacr_i[4]_i_1 ;
  wire n_0_err_irq_i_1;
  wire n_0_introut_i_1;
  wire n_0_ioc_irq_i_1;
  wire n_0_irqdelay_wren_i_2;
  wire n_0_irqdelay_wren_i_3;
  wire n_0_irqdelay_wren_i_4;
  wire n_0_irqthresh_wren_i_2;
  wire n_0_irqthresh_wren_i_3;
  wire n_0_irqthresh_wren_i_4;
  wire \n_1_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 ;
  wire \n_1_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8 ;
  wire \n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_3 ;
  wire \n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 ;
  wire \n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8 ;
  wire \n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_3 ;
  wire \n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 ;
  wire \n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8 ;
  wire [23:0]out;
  wire p_13_out;
  wire p_23_out_1;
  wire [3:0]p_2_out;
  wire p_36_out;
  wire p_44_out;
  wire p_45_out;
  wire p_49_out;
  wire p_50_out;
  wire p_51_out;
  wire queue_sinit;
  wire [28:0]s_axi_lite_wdata;
  wire sg_ftch_error;
  wire sg_ftch_error0;
  wire sg_updt_error;
  wire sg_updt_error0;
  wire soft_reset_d1;
  wire soft_reset_re0;
  wire soft_reset_re0_0;
  wire tailpntr_updated_d1;
  wire tailpntr_updated_d2;
  wire [3:3]\NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8_O_UNCONNECTED ;

FDRE \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I12),
        .Q(tailpntr_updated_d1),
        .R(\<const0> ));
FDRE \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d2_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(tailpntr_updated_d1),
        .Q(tailpntr_updated_d2),
        .R(I3));
LUT6 #(
    .INIT(64'h00000000FFF8F8F8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 
       (.I0(O1),
        .I1(p_36_out),
        .I2(O21),
        .I3(p_2_out[2]),
        .I4(O3),
        .I5(error_pointer_set),
        .O(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ));
LUT2 #(
    .INIT(4'hE)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3 
       (.I0(sg_updt_error),
        .I1(sg_ftch_error),
        .O(O21));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[4]),
        .Q(O59[4]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[5]),
        .Q(O59[5]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[6]),
        .Q(O59[6]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[7]),
        .Q(O59[7]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[8]),
        .Q(O59[8]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[9]),
        .Q(O59[9]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[10]),
        .Q(O59[10]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[11]),
        .Q(O59[11]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[12]),
        .Q(O59[12]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[13]),
        .Q(O59[13]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[14]),
        .Q(O59[14]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[15]),
        .Q(O59[15]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[16]),
        .Q(O59[16]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[17]),
        .Q(O59[17]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[18]),
        .Q(O59[18]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[19]),
        .Q(O59[19]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[20]),
        .Q(O59[20]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[21]),
        .Q(O59[21]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[22]),
        .Q(O59[22]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[23]),
        .Q(O59[23]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[24]),
        .Q(O59[24]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[25]),
        .Q(O59[25]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[0]),
        .Q(O59[0]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[1]),
        .Q(O59[1]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[2]),
        .Q(O59[2]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(D[3]),
        .Q(O59[3]),
        .R(I3));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     \GEN_DESC_REG_FOR_SG.error_pointer_set_i_1 
       (.I0(m_axi_sg_aresetn),
        .I1(error_pointer_set),
        .I2(O21),
        .O(\n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.error_pointer_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_i_1 ),
        .Q(error_pointer_set),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[7]),
        .Q(Q[4]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[8]),
        .Q(Q[5]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[9]),
        .Q(Q[6]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[10]),
        .Q(Q[7]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[11]),
        .Q(Q[8]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[12]),
        .Q(Q[9]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[13]),
        .Q(Q[10]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[14]),
        .Q(Q[11]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[15]),
        .Q(Q[12]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[16]),
        .Q(Q[13]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[17]),
        .Q(Q[14]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[18]),
        .Q(Q[15]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[19]),
        .Q(Q[16]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[20]),
        .Q(Q[17]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[21]),
        .Q(Q[18]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[22]),
        .Q(Q[19]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[23]),
        .Q(Q[20]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[24]),
        .Q(Q[21]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[25]),
        .Q(Q[22]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[26]),
        .Q(Q[23]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[27]),
        .Q(Q[24]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[28]),
        .Q(Q[25]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[3]),
        .Q(Q[0]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[4]),
        .Q(Q[1]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[5]),
        .Q(Q[2]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[6]),
        .Q(Q[3]),
        .R(I3));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT4 #(
    .INIT(16'hFFEF)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1 
       (.I0(O27),
        .I1(mm2s_irqdelay_wren),
        .I2(ch1_delay_cnt_en),
        .I3(I22),
        .O(O26));
LUT5 #(
    .INIT(32'hFFFFFBFF)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 ),
        .I1(m_axi_sg_aresetn),
        .I2(p_44_out),
        .I3(O1),
        .I4(O12),
        .O(O27));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT5 #(
    .INIT(32'hFFFFFFEF)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1 
       (.I0(O27),
        .I1(mm2s_irqdelay_wren),
        .I2(ch1_delay_cnt_en),
        .I3(I22),
        .I4(p_23_out_1),
        .O(O57));
LUT6 #(
    .INIT(64'h4500000000000000)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 ),
        .I1(O22[6]),
        .I2(I27[3]),
        .I3(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3 ),
        .I4(I28),
        .I5(I29),
        .O(p_23_out_1));
LUT3 #(
    .INIT(8'h10)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 
       (.I0(O22[1]),
        .I1(O22[0]),
        .I2(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6 ),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 ));
LUT3 #(
    .INIT(8'h80)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7 ),
        .I1(I30),
        .I2(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_9 ),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6 
       (.I0(O22[3]),
        .I1(O22[2]),
        .I2(O22[6]),
        .I3(O22[7]),
        .I4(O22[4]),
        .I5(O22[5]),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6 ));
LUT6 #(
    .INIT(64'hDD0D0000DD0DDD0D)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7 
       (.I0(O22[4]),
        .I1(I27[2]),
        .I2(O22[2]),
        .I3(I27[1]),
        .I4(O22[7]),
        .I5(I27[4]),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7 ));
LUT6 #(
    .INIT(64'hDD0D0000DD0DDD0D)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_9 
       (.I0(O22[7]),
        .I1(I27[4]),
        .I2(I27[2]),
        .I3(O22[4]),
        .I4(I27[0]),
        .I5(O22[1]),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_9 ));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT4 #(
    .INIT(16'hF1FF)) 
     \GEN_MM2S.queue_dout_new[90]_i_1 
       (.I0(O1),
        .I1(p_13_out),
        .I2(mm2s_stop_i),
        .I3(m_axi_sg_aresetn),
        .O(queue_sinit));
LUT6 #(
    .INIT(64'hFFCFEECEEECEEECE)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_1 
       (.I0(ch1_sg_idle),
        .I1(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2 ),
        .I2(tailpntr_updated_d1),
        .I3(tailpntr_updated_d2),
        .I4(\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_2_out ),
        .I5(ch1_nxtdesc_wren),
        .O(O54));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_10 
       (.I0(Q[12]),
        .I1(out[12]),
        .I2(Q[13]),
        .I3(out[13]),
        .I4(out[14]),
        .I5(Q[14]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_10 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_11 
       (.I0(Q[11]),
        .I1(out[11]),
        .I2(Q[9]),
        .I3(out[9]),
        .I4(out[10]),
        .I5(Q[10]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_11 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_12 
       (.I0(Q[6]),
        .I1(out[6]),
        .I2(Q[7]),
        .I3(out[7]),
        .I4(out[8]),
        .I5(Q[8]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_12 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_13 
       (.I0(Q[4]),
        .I1(out[4]),
        .I2(Q[5]),
        .I3(out[5]),
        .I4(out[3]),
        .I5(Q[3]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_13 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_14 
       (.I0(Q[0]),
        .I1(out[0]),
        .I2(Q[1]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(Q[2]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_14 ));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2 
       (.I0(queue_sinit),
        .I1(O1),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_6 
       (.I0(Q[21]),
        .I1(out[21]),
        .I2(Q[22]),
        .I3(out[22]),
        .I4(out[23]),
        .I5(Q[23]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_6 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_7 
       (.I0(Q[18]),
        .I1(out[18]),
        .I2(Q[19]),
        .I3(out[19]),
        .I4(out[20]),
        .I5(Q[20]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_7 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_9 
       (.I0(Q[17]),
        .I1(out[17]),
        .I2(Q[15]),
        .I3(out[15]),
        .I4(out[16]),
        .I5(Q[16]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_9 ));
CARRY4 \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_3 
       (.CI(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 ),
        .CO({\NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_3_CO_UNCONNECTED [3],\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_2_out ,\n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_3 ,\n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_3_O_UNCONNECTED [3:0]),
        .S({\<const0> ,I21,\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_6 ,\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_7 }));
CARRY4 \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 
       (.CI(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8 ),
        .CO({\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 ,\n_1_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 ,\n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 ,\n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4_O_UNCONNECTED [3:0]),
        .S({\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_9 ,\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_10 ,\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_11 ,\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_12 }));
CARRY4 \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8 
       (.CI(\<const0> ),
        .CO({\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8 ,\n_1_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8 ,\n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8 ,\n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8 }),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8_O_UNCONNECTED [3:0]),
        .S({\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_13 ,\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_14 ,S}));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT5 #(
    .INIT(32'hA0A8A8A8)) 
     dly_irq_i_1
       (.I0(m_axi_sg_aresetn),
        .I1(O12),
        .I2(p_44_out),
        .I3(p_2_out[1]),
        .I4(s_axi_lite_wdata[10]),
        .O(n_0_dly_irq_i_1));
FDRE #(
    .INIT(1'b0)) 
     dly_irq_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_dly_irq_i_1),
        .Q(O12),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     dma_decerr_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I8),
        .Q(O7),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     dma_interr_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I6),
        .Q(O5),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     dma_slverr_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I7),
        .Q(O6),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'hBBBFFFBF)) 
     \dmacr_i[0]_i_2 
       (.I0(O2),
        .I1(m_axi_sg_aresetn),
        .I2(O1),
        .I3(p_2_out[0]),
        .I4(s_axi_lite_wdata[0]),
        .O(O15));
LUT4 #(
    .INIT(16'hC808)) 
     \dmacr_i[12]_i_1 
       (.I0(O16),
        .I1(m_axi_sg_aresetn),
        .I2(p_2_out[0]),
        .I3(s_axi_lite_wdata[9]),
        .O(\n_0_dmacr_i[12]_i_1 ));
LUT4 #(
    .INIT(16'hC808)) 
     \dmacr_i[13]_i_1 
       (.I0(O17),
        .I1(m_axi_sg_aresetn),
        .I2(p_2_out[0]),
        .I3(s_axi_lite_wdata[10]),
        .O(\n_0_dmacr_i[13]_i_1 ));
LUT4 #(
    .INIT(16'hC808)) 
     \dmacr_i[14]_i_1 
       (.I0(O18),
        .I1(m_axi_sg_aresetn),
        .I2(p_2_out[0]),
        .I3(s_axi_lite_wdata[11]),
        .O(\n_0_dmacr_i[14]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \dmacr_i[23]_i_3 
       (.I0(s_axi_lite_wdata[18]),
        .I1(s_axi_lite_wdata[16]),
        .I2(s_axi_lite_wdata[15]),
        .I3(s_axi_lite_wdata[20]),
        .I4(s_axi_lite_wdata[19]),
        .I5(s_axi_lite_wdata[13]),
        .O(O23));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT4 #(
    .INIT(16'hC808)) 
     \dmacr_i[3]_i_1 
       (.I0(O19),
        .I1(m_axi_sg_aresetn),
        .I2(p_2_out[0]),
        .I3(s_axi_lite_wdata[1]),
        .O(\n_0_dmacr_i[3]_i_1 ));
LUT4 #(
    .INIT(16'hC808)) 
     \dmacr_i[4]_i_1 
       (.I0(O20),
        .I1(m_axi_sg_aresetn),
        .I2(p_2_out[0]),
        .I3(s_axi_lite_wdata[2]),
        .O(\n_0_dmacr_i[4]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I1),
        .Q(O1),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_dmacr_i[12]_i_1 ),
        .Q(O16),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_dmacr_i[13]_i_1 ),
        .Q(O17),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_dmacr_i[14]_i_1 ),
        .Q(O18),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I20),
        .Q(O36),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I19),
        .Q(O35),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I18),
        .Q(O34),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I17),
        .Q(O39),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I16),
        .Q(O38),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I15),
        .Q(O37),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I14),
        .Q(O40),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I13),
        .Q(O41),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(s_axi_lite_wdata[21]),
        .Q(O22[0]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(s_axi_lite_wdata[22]),
        .Q(O22[1]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(s_axi_lite_wdata[23]),
        .Q(O22[2]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(s_axi_lite_wdata[24]),
        .Q(O22[3]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(s_axi_lite_wdata[25]),
        .Q(O22[4]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(s_axi_lite_wdata[26]),
        .Q(O22[5]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I2),
        .Q(O2),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(s_axi_lite_wdata[27]),
        .Q(O22[6]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(s_axi_lite_wdata[28]),
        .Q(O22[7]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_dmacr_i[3]_i_1 ),
        .Q(O19),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_dmacr_i[4]_i_1 ),
        .Q(O20),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0A008A888A888A88)) 
     err_irq_i_1
       (.I0(m_axi_sg_aresetn),
        .I1(O13),
        .I2(error_d1),
        .I3(O14),
        .I4(p_2_out[1]),
        .I5(s_axi_lite_wdata[11]),
        .O(n_0_err_irq_i_1));
FDRE #(
    .INIT(1'b0)) 
     err_irq_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_err_irq_i_1),
        .Q(O13),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     error_d1_i_1
       (.I0(O6),
        .I1(O5),
        .I2(O9),
        .I3(O8),
        .I4(O10),
        .I5(O7),
        .O(O14));
FDRE #(
    .INIT(1'b0)) 
     error_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(O14),
        .Q(error_d1),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     halted_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I4),
        .Q(O3),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     idle_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I5),
        .Q(O4),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT3 #(
    .INIT(8'h40)) 
     introut_i_1
       (.I0(O2),
        .I1(m_axi_sg_aresetn),
        .I2(introut04_out),
        .O(n_0_introut_i_1));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     introut_i_2
       (.I0(O16),
        .I1(O11),
        .I2(O12),
        .I3(O17),
        .I4(O13),
        .I5(O18),
        .O(introut04_out));
FDRE introut_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_introut_i_1),
        .Q(mm2s_introut),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'hA0A8A8A8)) 
     ioc_irq_i_1
       (.I0(m_axi_sg_aresetn),
        .I1(O11),
        .I2(p_45_out),
        .I3(p_2_out[1]),
        .I4(s_axi_lite_wdata[9]),
        .O(n_0_ioc_irq_i_1));
FDRE #(
    .INIT(1'b0)) 
     ioc_irq_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_ioc_irq_i_1),
        .Q(O11),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'h2AAA)) 
     irqdelay_wren_i_1
       (.I0(p_2_out[0]),
        .I1(n_0_irqdelay_wren_i_2),
        .I2(n_0_irqdelay_wren_i_3),
        .I3(n_0_irqdelay_wren_i_4),
        .O(irqdelay_wren0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     irqdelay_wren_i_2
       (.I0(O22[5]),
        .I1(s_axi_lite_wdata[26]),
        .I2(O22[4]),
        .I3(s_axi_lite_wdata[25]),
        .I4(s_axi_lite_wdata[24]),
        .I5(O22[3]),
        .O(n_0_irqdelay_wren_i_2));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     irqdelay_wren_i_3
       (.I0(O22[2]),
        .I1(s_axi_lite_wdata[23]),
        .I2(O22[1]),
        .I3(s_axi_lite_wdata[22]),
        .I4(s_axi_lite_wdata[21]),
        .I5(O22[0]),
        .O(n_0_irqdelay_wren_i_3));
LUT4 #(
    .INIT(16'h9009)) 
     irqdelay_wren_i_4
       (.I0(s_axi_lite_wdata[27]),
        .I1(O22[6]),
        .I2(s_axi_lite_wdata[28]),
        .I3(O22[7]),
        .O(n_0_irqdelay_wren_i_4));
FDRE irqdelay_wren_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(irqdelay_wren0),
        .Q(mm2s_irqdelay_wren),
        .R(I3));
LUT4 #(
    .INIT(16'h2AAA)) 
     irqthresh_wren_i_1
       (.I0(p_2_out[0]),
        .I1(n_0_irqthresh_wren_i_2),
        .I2(n_0_irqthresh_wren_i_3),
        .I3(n_0_irqthresh_wren_i_4),
        .O(irqthresh_wren0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     irqthresh_wren_i_2
       (.I0(s_axi_lite_wdata[18]),
        .I1(O37),
        .I2(s_axi_lite_wdata[17]),
        .I3(O38),
        .I4(O39),
        .I5(s_axi_lite_wdata[16]),
        .O(n_0_irqthresh_wren_i_2));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     irqthresh_wren_i_3
       (.I0(s_axi_lite_wdata[15]),
        .I1(O34),
        .I2(s_axi_lite_wdata[14]),
        .I3(O35),
        .I4(O36),
        .I5(s_axi_lite_wdata[13]),
        .O(n_0_irqthresh_wren_i_3));
LUT4 #(
    .INIT(16'h9009)) 
     irqthresh_wren_i_4
       (.I0(O40),
        .I1(s_axi_lite_wdata[19]),
        .I2(O41),
        .I3(s_axi_lite_wdata[20]),
        .O(n_0_irqthresh_wren_i_4));
FDRE irqthresh_wren_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(irqthresh_wren0),
        .Q(mm2s_irqthresh_wren),
        .R(I3));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT1 #(
    .INIT(2'h1)) 
     mm2s_cmnd_data_inferred_i_1
       (.I0(O19),
        .O(in0));
FDRE #(
    .INIT(1'b0)) 
     sg_decerr_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I11),
        .Q(O10),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sg_ftch_error_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(sg_ftch_error0),
        .Q(sg_ftch_error),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     sg_interr_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I9),
        .Q(O8),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sg_slverr_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I10),
        .Q(O9),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     sg_updt_error_i_1
       (.I0(O6),
        .I1(O5),
        .I2(p_50_out),
        .I3(p_49_out),
        .I4(p_51_out),
        .I5(O7),
        .O(sg_updt_error0));
FDRE #(
    .INIT(1'b0)) 
     sg_updt_error_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(sg_updt_error0),
        .Q(sg_updt_error),
        .R(I3));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT3 #(
    .INIT(8'h0E)) 
     soft_reset_re_i_1
       (.I0(O2),
        .I1(I23),
        .I2(soft_reset_d1),
        .O(soft_reset_re0));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT3 #(
    .INIT(8'h0E)) 
     soft_reset_re_i_1__0
       (.I0(O2),
        .I1(I23),
        .I2(soft_reset_d1),
        .O(soft_reset_re0_0));
endmodule

module axi_dma_0axi_dma_register_s2mm
   (O1,
    O2,
    s2mm_irqthresh_wren,
    s2mm_irqdelay_wren,
    O11,
    O12,
    O3,
    O4,
    O5,
    O16,
    O17,
    O18,
    O6,
    O7,
    O8,
    O9,
    s2mm_introut,
    O10,
    O13,
    O14,
    O15,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    O30,
    O31,
    Q,
    O32,
    O33,
    O34,
    O35,
    O36,
    O53,
    O55,
    O56,
    O37,
    O58,
    soft_reset,
    O52,
    I10,
    m_axi_sg_aclk,
    I1,
    I2,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    sg_ftch_error0_2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I19,
    I20,
    mm2s_stop,
    I21,
    p_2_out,
    p_23_out,
    p_22_out,
    p_24_out,
    m_axi_sg_aresetn,
    s_axi_lite_wdata,
    p_8_out,
    I22,
    I23,
    ch2_delay_cnt_en,
    I24,
    p_17_out,
    I25,
    I26,
    s_axis_ftch_cmd_tdata,
    ch2_nxtdesc_wren,
    I27,
    p_18_out,
    queue_sinit2,
    I31,
    dma_s2mm_error,
    p_27_out,
    I28,
    p_15_out,
    I33);
  output O1;
  output O2;
  output s2mm_irqthresh_wren;
  output s2mm_irqdelay_wren;
  output O11;
  output O12;
  output O3;
  output O4;
  output O5;
  output O16;
  output O17;
  output O18;
  output O6;
  output O7;
  output O8;
  output O9;
  output s2mm_introut;
  output O10;
  output O13;
  output O14;
  output O15;
  output O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output O24;
  output O25;
  output O26;
  output O27;
  output O28;
  output [0:0]O29;
  output O30;
  output O31;
  output [25:0]Q;
  output O32;
  output O33;
  output O34;
  output O35;
  output [7:0]O36;
  output [0:0]O53;
  output O55;
  output O56;
  output O37;
  output [0:0]O58;
  output soft_reset;
  output [25:0]O52;
  input I10;
  input m_axi_sg_aclk;
  input I1;
  input [0:0]I2;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input sg_ftch_error0_2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I19;
  input I20;
  input mm2s_stop;
  input I21;
  input [3:0]p_2_out;
  input p_23_out;
  input p_22_out;
  input p_24_out;
  input m_axi_sg_aresetn;
  input [28:0]s_axi_lite_wdata;
  input p_8_out;
  input [1:0]I22;
  input [0:0]I23;
  input ch2_delay_cnt_en;
  input I24;
  input p_17_out;
  input [23:0]I25;
  input I26;
  input [0:0]s_axis_ftch_cmd_tdata;
  input ch2_nxtdesc_wren;
  input I27;
  input p_18_out;
  input queue_sinit2;
  input [3:0]I31;
  input dma_s2mm_error;
  input p_27_out;
  input I28;
  input p_15_out;
  input [25:0]I33;

  wire \<const0> ;
  wire \<const1> ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_0_out ;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire [0:0]I2;
  wire I20;
  wire I21;
  wire [1:0]I22;
  wire [0:0]I23;
  wire I24;
  wire [23:0]I25;
  wire I26;
  wire I27;
  wire I28;
  wire I3;
  wire [3:0]I31;
  wire [25:0]I33;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire [0:0]O29;
  wire O3;
  wire O30;
  wire O31;
  wire O32;
  wire O33;
  wire O34;
  wire O35;
  wire [7:0]O36;
  wire O37;
  wire O4;
  wire O5;
  wire [25:0]O52;
  wire [0:0]O53;
  wire O55;
  wire O56;
  wire [0:0]O58;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [25:0]Q;
  wire ch2_delay_cnt_en;
  wire ch2_nxtdesc_wren;
  wire dma_s2mm_error;
  wire error_d1;
  wire error_pointer_set;
  wire introut04_out;
  wire irqdelay_wren0;
  wire irqthresh_wren0;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire mm2s_stop;
  wire \n_0_GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_1__0 ;
  wire \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ;
  wire \n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_i_1__0 ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_8 ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_9 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_10 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_11 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_12 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_13 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_14 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_3 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_6 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_7 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_9 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8 ;
  wire n_0_dly_irq_i_1__0;
  wire \n_0_dmacr_i[12]_i_1__0 ;
  wire \n_0_dmacr_i[13]_i_1__0 ;
  wire \n_0_dmacr_i[14]_i_1__0 ;
  wire \n_0_dmacr_i[3]_i_1__0 ;
  wire \n_0_dmacr_i[4]_i_1__0 ;
  wire n_0_err_irq_i_1__0;
  wire n_0_introut_i_1__0;
  wire n_0_ioc_irq_i_1__0;
  wire n_0_irqdelay_wren_i_2__0;
  wire n_0_irqdelay_wren_i_3__0;
  wire n_0_irqdelay_wren_i_4__0;
  wire n_0_irqthresh_wren_i_2__0;
  wire n_0_irqthresh_wren_i_3__0;
  wire n_0_irqthresh_wren_i_4__0;
  wire \n_1_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4 ;
  wire \n_1_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8 ;
  wire \n_2_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_2 ;
  wire \n_2_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4 ;
  wire \n_2_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8 ;
  wire \n_3_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_2 ;
  wire \n_3_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4 ;
  wire \n_3_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8 ;
  wire p_15_out;
  wire p_17_out;
  wire p_18_out;
  wire p_22_out;
  wire p_23_out;
  wire p_24_out;
  wire p_27_out;
  wire [3:0]p_2_out;
  wire p_8_out;
  wire queue_sinit2;
  wire s2mm_introut;
  wire s2mm_irqdelay_wren;
  wire s2mm_irqthresh_wren;
  wire [28:0]s_axi_lite_wdata;
  wire [0:0]s_axis_ftch_cmd_tdata;
  wire sg_ftch_error;
  wire sg_ftch_error0_2;
  wire sg_updt_error;
  wire sg_updt_error0;
  wire soft_reset;
  wire tailpntr_updated_d1;
  wire tailpntr_updated_d2;
  wire [3:3]\NLW_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8_O_UNCONNECTED ;

LUT3 #(
    .INIT(8'hCA)) 
     \FLOP_FOR_NOQUEUE.FETCH_Q.data_concat[95]_i_2 
       (.I0(O33),
        .I1(I26),
        .I2(s_axis_ftch_cmd_tdata),
        .O(O32));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_1__0 
       (.I0(O1),
        .I1(m_axi_sg_aresetn),
        .I2(p_2_out[3]),
        .O(\n_0_GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_1__0 ));
FDRE \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_1__0 ),
        .Q(tailpntr_updated_d1),
        .R(\<const0> ));
FDRE \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d2_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(tailpntr_updated_d1),
        .Q(tailpntr_updated_d2),
        .R(I2));
LUT6 #(
    .INIT(64'h00000000FFD5D5D5)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 
       (.I0(O25),
        .I1(p_8_out),
        .I2(O1),
        .I3(p_2_out[2]),
        .I4(O11),
        .I5(error_pointer_set),
        .O(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ));
LUT2 #(
    .INIT(4'h1)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0 
       (.I0(sg_updt_error),
        .I1(sg_ftch_error),
        .O(O25));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I33[4]),
        .Q(O52[4]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I33[5]),
        .Q(O52[5]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I33[6]),
        .Q(O52[6]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I33[7]),
        .Q(O52[7]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I33[8]),
        .Q(O52[8]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I33[9]),
        .Q(O52[9]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I33[10]),
        .Q(O52[10]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I33[11]),
        .Q(O52[11]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I33[12]),
        .Q(O52[12]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I33[13]),
        .Q(O52[13]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I33[14]),
        .Q(O52[14]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I33[15]),
        .Q(O52[15]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I33[16]),
        .Q(O52[16]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I33[17]),
        .Q(O52[17]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I33[18]),
        .Q(O52[18]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I33[19]),
        .Q(O52[19]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I33[20]),
        .Q(O52[20]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I33[21]),
        .Q(O52[21]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I33[22]),
        .Q(O52[22]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I33[23]),
        .Q(O52[23]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I33[24]),
        .Q(O52[24]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I33[25]),
        .Q(O52[25]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I33[0]),
        .Q(O52[0]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I33[1]),
        .Q(O52[1]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I33[2]),
        .Q(O52[2]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 ),
        .D(I33[3]),
        .Q(O52[3]),
        .R(I2));
LUT3 #(
    .INIT(8'h8A)) 
     \GEN_DESC_REG_FOR_SG.error_pointer_set_i_1__0 
       (.I0(m_axi_sg_aresetn),
        .I1(error_pointer_set),
        .I2(O25),
        .O(\n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.error_pointer_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_i_1__0 ),
        .Q(error_pointer_set),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[7]),
        .Q(Q[4]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[8]),
        .Q(Q[5]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[9]),
        .Q(Q[6]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[10]),
        .Q(Q[7]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[11]),
        .Q(Q[8]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[12]),
        .Q(Q[9]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[13]),
        .Q(Q[10]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[14]),
        .Q(Q[11]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[15]),
        .Q(Q[12]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[16]),
        .Q(Q[13]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[17]),
        .Q(Q[14]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[18]),
        .Q(Q[15]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[19]),
        .Q(Q[16]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[20]),
        .Q(Q[17]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[21]),
        .Q(Q[18]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[22]),
        .Q(Q[19]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[23]),
        .Q(Q[20]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[24]),
        .Q(Q[21]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[25]),
        .Q(Q[22]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[26]),
        .Q(Q[23]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[27]),
        .Q(Q[24]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[28]),
        .Q(Q[25]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[3]),
        .Q(Q[0]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[4]),
        .Q(Q[1]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[5]),
        .Q(Q[2]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(s_axi_lite_wdata[6]),
        .Q(Q[3]),
        .R(I2));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT4 #(
    .INIT(16'hFFEF)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1 
       (.I0(O30),
        .I1(s2mm_irqdelay_wren),
        .I2(ch2_delay_cnt_en),
        .I3(I24),
        .O(O29));
LUT5 #(
    .INIT(32'hFFFFFFBF)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_2 
       (.I0(O31),
        .I1(m_axi_sg_aresetn),
        .I2(O1),
        .I3(O7),
        .I4(p_17_out),
        .O(O30));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT5 #(
    .INIT(32'hFFFFFFEF)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1 
       (.I0(O30),
        .I1(s2mm_irqdelay_wren),
        .I2(ch2_delay_cnt_en),
        .I3(I24),
        .I4(p_15_out),
        .O(O58));
LUT6 #(
    .INIT(64'h0082000000820082)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4 
       (.I0(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_8 ),
        .I1(I31[0]),
        .I2(O36[3]),
        .I3(I24),
        .I4(I31[1]),
        .I5(O36[4]),
        .O(O55));
LUT3 #(
    .INIT(8'h10)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5 
       (.I0(O36[1]),
        .I1(O36[0]),
        .I2(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_9 ),
        .O(O31));
LUT4 #(
    .INIT(16'hB0BB)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_8 
       (.I0(O36[7]),
        .I1(I31[3]),
        .I2(I31[2]),
        .I3(O36[6]),
        .O(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_8 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_9 
       (.I0(O36[3]),
        .I1(O36[2]),
        .I2(O36[6]),
        .I3(O36[7]),
        .I4(O36[4]),
        .I5(O36[5]),
        .O(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_9 ));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \GEN_MM2S_DMA_CONTROL.mm2s_stop_i_2 
       (.I0(dma_s2mm_error),
        .I1(p_27_out),
        .I2(O2),
        .I3(I28),
        .O(O56));
LUT6 #(
    .INIT(64'hFFFFF0FFF8F8F0F8)) 
     \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_1 
       (.I0(ch2_nxtdesc_wren),
        .I1(\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_0_out ),
        .I2(\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_3 ),
        .I3(tailpntr_updated_d1),
        .I4(tailpntr_updated_d2),
        .I5(I27),
        .O(O34));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_10 
       (.I0(Q[12]),
        .I1(I25[12]),
        .I2(Q[13]),
        .I3(I25[13]),
        .I4(I25[14]),
        .I5(Q[14]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_10 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_11 
       (.I0(Q[11]),
        .I1(I25[11]),
        .I2(Q[9]),
        .I3(I25[9]),
        .I4(I25[10]),
        .I5(Q[10]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_11 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_12 
       (.I0(Q[6]),
        .I1(I25[6]),
        .I2(Q[7]),
        .I3(I25[7]),
        .I4(I25[8]),
        .I5(Q[8]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_12 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_13 
       (.I0(Q[3]),
        .I1(I25[3]),
        .I2(Q[4]),
        .I3(I25[4]),
        .I4(I25[5]),
        .I5(Q[5]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_13 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_14 
       (.I0(Q[1]),
        .I1(I25[1]),
        .I2(Q[2]),
        .I3(I25[2]),
        .I4(I25[0]),
        .I5(Q[0]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_14 ));
LUT2 #(
    .INIT(4'hB)) 
     \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_3 
       (.I0(queue_sinit2),
        .I1(O1),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_3 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_6 
       (.I0(Q[21]),
        .I1(I25[21]),
        .I2(Q[22]),
        .I3(I25[22]),
        .I4(I25[23]),
        .I5(Q[23]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_6 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_7 
       (.I0(Q[18]),
        .I1(I25[18]),
        .I2(Q[19]),
        .I3(I25[19]),
        .I4(I25[20]),
        .I5(Q[20]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_7 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_9 
       (.I0(Q[17]),
        .I1(I25[17]),
        .I2(Q[15]),
        .I3(I25[15]),
        .I4(I25[16]),
        .I5(Q[16]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_9 ));
CARRY4 \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_2 
       (.CI(\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4 ),
        .CO({\NLW_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_2_CO_UNCONNECTED [3],\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_0_out ,\n_2_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_2 ,\n_3_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_2_O_UNCONNECTED [3:0]),
        .S({\<const0> ,I23,\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_6 ,\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_7 }));
CARRY4 \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4 
       (.CI(\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8 ),
        .CO({\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4 ,\n_1_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4 ,\n_2_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4 ,\n_3_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_4_O_UNCONNECTED [3:0]),
        .S({\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_9 ,\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_10 ,\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_11 ,\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_12 }));
CARRY4 \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8 
       (.CI(\<const0> ),
        .CO({\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8 ,\n_1_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8 ,\n_2_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8 ,\n_3_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8 }),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_i_8_O_UNCONNECTED [3:0]),
        .S({\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_13 ,\n_0_GEN_PNTR_FOR_CH2.ch2_sg_idle_i_14 ,I22}));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT5 #(
    .INIT(32'hA0A8A8A8)) 
     dly_irq_i_1__0
       (.I0(m_axi_sg_aresetn),
        .I1(O7),
        .I2(p_17_out),
        .I3(p_2_out[1]),
        .I4(s_axi_lite_wdata[10]),
        .O(n_0_dly_irq_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     dly_irq_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_dly_irq_i_1__0),
        .Q(O7),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     dma_decerr_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I15),
        .Q(O5),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     dma_interr_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I13),
        .Q(O3),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     dma_slverr_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I14),
        .Q(O4),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h00000001)) 
     \dmacr_i[0]_i_1 
       (.I0(I20),
        .I1(O9),
        .I2(mm2s_stop),
        .I3(O2),
        .I4(I21),
        .O(O23));
LUT5 #(
    .INIT(32'hBBBFFFBF)) 
     \dmacr_i[0]_i_2__0 
       (.I0(O2),
        .I1(m_axi_sg_aresetn),
        .I2(O1),
        .I3(p_2_out[0]),
        .I4(s_axi_lite_wdata[0]),
        .O(O24));
LUT4 #(
    .INIT(16'hC808)) 
     \dmacr_i[12]_i_1__0 
       (.I0(O26),
        .I1(m_axi_sg_aresetn),
        .I2(p_2_out[0]),
        .I3(s_axi_lite_wdata[9]),
        .O(\n_0_dmacr_i[12]_i_1__0 ));
LUT4 #(
    .INIT(16'hC808)) 
     \dmacr_i[13]_i_1__0 
       (.I0(O27),
        .I1(m_axi_sg_aresetn),
        .I2(p_2_out[0]),
        .I3(s_axi_lite_wdata[10]),
        .O(\n_0_dmacr_i[13]_i_1__0 ));
LUT4 #(
    .INIT(16'hC808)) 
     \dmacr_i[14]_i_1__0 
       (.I0(O28),
        .I1(m_axi_sg_aresetn),
        .I2(p_2_out[0]),
        .I3(s_axi_lite_wdata[11]),
        .O(\n_0_dmacr_i[14]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \dmacr_i[23]_i_3__0 
       (.I0(s_axi_lite_wdata[18]),
        .I1(s_axi_lite_wdata[14]),
        .I2(s_axi_lite_wdata[13]),
        .I3(s_axi_lite_wdata[15]),
        .I4(s_axi_lite_wdata[20]),
        .I5(s_axi_lite_wdata[19]),
        .O(O37));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT4 #(
    .INIT(16'hC808)) 
     \dmacr_i[3]_i_1__0 
       (.I0(O35),
        .I1(m_axi_sg_aresetn),
        .I2(p_2_out[0]),
        .I3(s_axi_lite_wdata[1]),
        .O(\n_0_dmacr_i[3]_i_1__0 ));
LUT4 #(
    .INIT(16'hC808)) 
     \dmacr_i[4]_i_1__0 
       (.I0(O33),
        .I1(m_axi_sg_aresetn),
        .I2(p_2_out[0]),
        .I3(s_axi_lite_wdata[2]),
        .O(\n_0_dmacr_i[4]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I10),
        .Q(O1),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_dmacr_i[12]_i_1__0 ),
        .Q(O26),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_dmacr_i[13]_i_1__0 ),
        .Q(O27),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_dmacr_i[14]_i_1__0 ),
        .Q(O28),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I19),
        .Q(O22),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I9),
        .Q(O21),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I8),
        .Q(O20),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I7),
        .Q(O19),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I6),
        .Q(O15),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I5),
        .Q(O14),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I4),
        .Q(O13),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I3),
        .Q(O10),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(s_axi_lite_wdata[21]),
        .Q(O36[0]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(s_axi_lite_wdata[22]),
        .Q(O36[1]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(s_axi_lite_wdata[23]),
        .Q(O36[2]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(s_axi_lite_wdata[24]),
        .Q(O36[3]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(s_axi_lite_wdata[25]),
        .Q(O36[4]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(s_axi_lite_wdata[26]),
        .Q(O36[5]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I1),
        .Q(O2),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(s_axi_lite_wdata[27]),
        .Q(O36[6]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(s_axi_lite_wdata[28]),
        .Q(O36[7]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_dmacr_i[3]_i_1__0 ),
        .Q(O35),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_dmacr_i[4]_i_1__0 ),
        .Q(O33),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0A008A888A888A88)) 
     err_irq_i_1__0
       (.I0(m_axi_sg_aresetn),
        .I1(O8),
        .I2(error_d1),
        .I3(O9),
        .I4(p_2_out[1]),
        .I5(s_axi_lite_wdata[11]),
        .O(n_0_err_irq_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     err_irq_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_err_irq_i_1__0),
        .Q(O8),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     error_d1_i_1__0
       (.I0(O4),
        .I1(O3),
        .I2(O17),
        .I3(O16),
        .I4(O18),
        .I5(O5),
        .O(O9));
FDRE #(
    .INIT(1'b0)) 
     error_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(O9),
        .Q(error_d1),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     halted_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I11),
        .Q(O11),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     idle_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I12),
        .Q(O12),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT3 #(
    .INIT(8'h40)) 
     introut_i_1__0
       (.I0(O2),
        .I1(m_axi_sg_aresetn),
        .I2(introut04_out),
        .O(n_0_introut_i_1__0));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     introut_i_2__0
       (.I0(O26),
        .I1(O6),
        .I2(O7),
        .I3(O27),
        .I4(O8),
        .I5(O28),
        .O(introut04_out));
FDRE introut_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_introut_i_1__0),
        .Q(s2mm_introut),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'hA0A8A8A8)) 
     ioc_irq_i_1__0
       (.I0(m_axi_sg_aresetn),
        .I1(O6),
        .I2(p_18_out),
        .I3(p_2_out[1]),
        .I4(s_axi_lite_wdata[9]),
        .O(n_0_ioc_irq_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     ioc_irq_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_ioc_irq_i_1__0),
        .Q(O6),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'h2AAA)) 
     irqdelay_wren_i_1__0
       (.I0(p_2_out[0]),
        .I1(n_0_irqdelay_wren_i_2__0),
        .I2(n_0_irqdelay_wren_i_3__0),
        .I3(n_0_irqdelay_wren_i_4__0),
        .O(irqdelay_wren0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     irqdelay_wren_i_2__0
       (.I0(O36[3]),
        .I1(s_axi_lite_wdata[24]),
        .I2(O36[5]),
        .I3(s_axi_lite_wdata[26]),
        .I4(s_axi_lite_wdata[25]),
        .I5(O36[4]),
        .O(n_0_irqdelay_wren_i_2__0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     irqdelay_wren_i_3__0
       (.I0(O36[2]),
        .I1(s_axi_lite_wdata[23]),
        .I2(O36[1]),
        .I3(s_axi_lite_wdata[22]),
        .I4(s_axi_lite_wdata[21]),
        .I5(O36[0]),
        .O(n_0_irqdelay_wren_i_3__0));
LUT4 #(
    .INIT(16'h9009)) 
     irqdelay_wren_i_4__0
       (.I0(s_axi_lite_wdata[28]),
        .I1(O36[7]),
        .I2(s_axi_lite_wdata[27]),
        .I3(O36[6]),
        .O(n_0_irqdelay_wren_i_4__0));
FDRE irqdelay_wren_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(irqdelay_wren0),
        .Q(s2mm_irqdelay_wren),
        .R(I2));
LUT4 #(
    .INIT(16'h2AAA)) 
     irqthresh_wren_i_1__0
       (.I0(p_2_out[0]),
        .I1(n_0_irqthresh_wren_i_2__0),
        .I2(n_0_irqthresh_wren_i_3__0),
        .I3(n_0_irqthresh_wren_i_4__0),
        .O(irqthresh_wren0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     irqthresh_wren_i_2__0
       (.I0(s_axi_lite_wdata[16]),
        .I1(O19),
        .I2(s_axi_lite_wdata[18]),
        .I3(O14),
        .I4(O15),
        .I5(s_axi_lite_wdata[17]),
        .O(n_0_irqthresh_wren_i_2__0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     irqthresh_wren_i_3__0
       (.I0(s_axi_lite_wdata[15]),
        .I1(O20),
        .I2(s_axi_lite_wdata[14]),
        .I3(O21),
        .I4(O22),
        .I5(s_axi_lite_wdata[13]),
        .O(n_0_irqthresh_wren_i_3__0));
LUT4 #(
    .INIT(16'h9009)) 
     irqthresh_wren_i_4__0
       (.I0(O10),
        .I1(s_axi_lite_wdata[20]),
        .I2(O13),
        .I3(s_axi_lite_wdata[19]),
        .O(n_0_irqthresh_wren_i_4__0));
FDRE irqthresh_wren_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(irqthresh_wren0),
        .Q(s2mm_irqthresh_wren),
        .R(I2));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT1 #(
    .INIT(2'h1)) 
     s2mm_cmnd_data_inferred_i_1
       (.I0(O35),
        .O(O53));
FDRE #(
    .INIT(1'b0)) 
     sg_decerr_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I18),
        .Q(O18),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sg_ftch_error_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(sg_ftch_error0_2),
        .Q(sg_ftch_error),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     sg_interr_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I16),
        .Q(O16),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sg_slverr_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I17),
        .Q(O17),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     sg_updt_error_i_1__0
       (.I0(O4),
        .I1(O3),
        .I2(p_23_out),
        .I3(p_22_out),
        .I4(p_24_out),
        .I5(O5),
        .O(sg_updt_error0));
FDRE #(
    .INIT(1'b0)) 
     sg_updt_error_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(sg_updt_error0),
        .Q(sg_updt_error),
        .R(I2));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT2 #(
    .INIT(4'hE)) 
     soft_reset_d1_i_1
       (.I0(O2),
        .I1(I28),
        .O(soft_reset));
endmodule

module axi_dma_0axi_dma_reset
   (s_soft_reset_i,
    assert_sftrst_d1,
    min_assert_sftrst,
    s2mm_halt,
    s2mm_prmry_reset_out_n,
    s2mm_sts_reset_out_n,
    O1,
    s2mm_prmry_resetn,
    O2,
    fifo_sinit,
    s_axis_s2mm_sts_tready,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O12,
    O13,
    s2mm_aresetn,
    m_axi_sg_aclk,
    soft_reset_re0_0,
    s2mm_all_idle,
    I1,
    I2,
    I3,
    m_axi_sg_hrdresetn,
    s2mm_stop,
    I4,
    p_48_out,
    I5,
    p_47_out,
    I6,
    p_46_out,
    I7,
    p_21_out,
    I8,
    p_20_out,
    I9,
    p_19_out,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    updtptr_tlast_1,
    m_axis_ch2_ftch_tvalid_new,
    p_13_out,
    sts_received_d1,
    I10,
    I11,
    soft_reset,
    s2mm_halt_cmplt);
  output s_soft_reset_i;
  output assert_sftrst_d1;
  output min_assert_sftrst;
  output s2mm_halt;
  output s2mm_prmry_reset_out_n;
  output s2mm_sts_reset_out_n;
  output O1;
  output s2mm_prmry_resetn;
  output O2;
  output fifo_sinit;
  output s_axis_s2mm_sts_tready;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O12;
  output [0:0]O13;
  output s2mm_aresetn;
  input m_axi_sg_aclk;
  input soft_reset_re0_0;
  input s2mm_all_idle;
  input I1;
  input I2;
  input I3;
  input m_axi_sg_hrdresetn;
  input s2mm_stop;
  input I4;
  input p_48_out;
  input I5;
  input p_47_out;
  input I6;
  input p_46_out;
  input I7;
  input p_21_out;
  input I8;
  input p_20_out;
  input I9;
  input p_19_out;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  input updtptr_tlast_1;
  input m_axis_ch2_ftch_tvalid_new;
  input p_13_out;
  input sts_received_d1;
  input I10;
  input I11;
  input soft_reset;
  input s2mm_halt_cmplt;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire I10;
  wire I11;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O12;
  wire [0:0]O13;
  wire O2;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire assert_sftrst_d1;
  wire fifo_sinit;
  wire m_axi_sg_aclk;
  wire m_axi_sg_hrdresetn;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rvalid;
  wire m_axis_ch2_ftch_tvalid_new;
  wire min_assert_sftrst;
  wire \n_0_GNE_SYNC_RESET.halt_i_i_1__0 ;
  wire \n_0_GNE_SYNC_RESET.min_assert_sftrst_i_1 ;
  wire \n_0_GNE_SYNC_RESET.prmry_reset_out_n_i_1__0 ;
  wire \n_0_GNE_SYNC_RESET.s_soft_reset_i_i_1 ;
  wire \n_0_GNE_SYNC_RESET.scndry_resetn_i_1 ;
  wire \n_0_GNE_SYNC_RESET.sft_rst_dly1_i_1 ;
  wire \n_0_GNE_SYNC_RESET.sft_rst_dly1_reg ;
  wire \n_0_GNE_SYNC_RESET.sft_rst_dly2_reg ;
  wire \n_0_GNE_SYNC_RESET.sft_rst_dly3_reg ;
  wire \n_0_GNE_SYNC_RESET.sft_rst_dly4_reg ;
  wire \n_0_GNE_SYNC_RESET.sft_rst_dly5_reg ;
  wire \n_0_GNE_SYNC_RESET.sft_rst_dly6_reg ;
  wire \n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1__0 ;
  wire \n_0_GNE_SYNC_RESET.sft_rst_dly7_reg ;
  wire p_13_out;
  wire p_19_out;
  wire p_20_out;
  wire p_21_out;
  wire p_46_out;
  wire p_47_out;
  wire p_48_out;
  wire s2mm_all_idle;
  wire s2mm_aresetn;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_prmry_reset_out_n;
  wire s2mm_prmry_resetn;
  wire s2mm_stop;
  wire s2mm_sts_reset_out_n;
  wire s_axis_s2mm_sts_tready;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire soft_reset;
  wire soft_reset_re;
  wire soft_reset_re0_0;
  wire sts_received_d1;
  wire updtptr_tlast_1;

(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[2]_i_1 
       (.I0(O1),
        .O(fifo_sinit));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT4 #(
    .INIT(16'h04FF)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_1 
       (.I0(s2mm_halt),
        .I1(p_13_out),
        .I2(sts_received_d1),
        .I3(O1),
        .O(O13));
GND GND
       (.G(\<const0> ));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b1)) 
     \GNE_SYNC_RESET.GEN_ALT_RESET_OUT.altrnt_reset_out_n_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GNE_SYNC_RESET.prmry_reset_out_n_i_1__0 ),
        .Q(s2mm_sts_reset_out_n),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h1010101010101000)) 
     \GNE_SYNC_RESET.halt_i_i_1__0 
       (.I0(s_soft_reset_i),
        .I1(min_assert_sftrst),
        .I2(m_axi_sg_hrdresetn),
        .I3(s2mm_halt),
        .I4(s2mm_stop),
        .I5(soft_reset_re),
        .O(\n_0_GNE_SYNC_RESET.halt_i_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.halt_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GNE_SYNC_RESET.halt_i_i_1__0 ),
        .Q(s2mm_halt),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT4 #(
    .INIT(16'h4F44)) 
     \GNE_SYNC_RESET.min_assert_sftrst_i_1 
       (.I0(\n_0_GNE_SYNC_RESET.sft_rst_dly7_reg ),
        .I1(min_assert_sftrst),
        .I2(s_soft_reset_i_d1),
        .I3(s_soft_reset_i),
        .O(\n_0_GNE_SYNC_RESET.min_assert_sftrst_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.min_assert_sftrst_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GNE_SYNC_RESET.min_assert_sftrst_i_1 ),
        .Q(min_assert_sftrst),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \GNE_SYNC_RESET.prmry_reset_out_n_i_1__0 
       (.I0(min_assert_sftrst),
        .I1(m_axi_sg_hrdresetn),
        .I2(s_soft_reset_i),
        .O(\n_0_GNE_SYNC_RESET.prmry_reset_out_n_i_1__0 ));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b1)) 
     \GNE_SYNC_RESET.prmry_reset_out_n_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GNE_SYNC_RESET.prmry_reset_out_n_i_1__0 ),
        .Q(s2mm_prmry_reset_out_n),
        .R(\<const0> ));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.prmry_resetn_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GNE_SYNC_RESET.scndry_resetn_i_1 ),
        .Q(s2mm_prmry_resetn),
        .R(I1));
LUT6 #(
    .INIT(64'hFF70707070707070)) 
     \GNE_SYNC_RESET.s_soft_reset_i_i_1 
       (.I0(I10),
        .I1(I11),
        .I2(s_soft_reset_i),
        .I3(soft_reset),
        .I4(s2mm_halt_cmplt),
        .I5(s2mm_all_idle),
        .O(\n_0_GNE_SYNC_RESET.s_soft_reset_i_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.s_soft_reset_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GNE_SYNC_RESET.s_soft_reset_i_i_1 ),
        .Q(s_soft_reset_i),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \GNE_SYNC_RESET.scndry_resetn_i_1 
       (.I0(s_soft_reset_i),
        .I1(min_assert_sftrst),
        .O(\n_0_GNE_SYNC_RESET.scndry_resetn_i_1 ));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b1)) 
     \GNE_SYNC_RESET.scndry_resetn_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GNE_SYNC_RESET.scndry_resetn_i_1 ),
        .Q(O1),
        .R(I1));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT4 #(
    .INIT(16'h4F44)) 
     \GNE_SYNC_RESET.sft_rst_dly1_i_1 
       (.I0(s2mm_all_idle),
        .I1(\n_0_GNE_SYNC_RESET.sft_rst_dly1_reg ),
        .I2(s_soft_reset_i_d1),
        .I3(s_soft_reset_i),
        .O(\n_0_GNE_SYNC_RESET.sft_rst_dly1_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.sft_rst_dly1_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GNE_SYNC_RESET.sft_rst_dly1_i_1 ),
        .Q(\n_0_GNE_SYNC_RESET.sft_rst_dly1_reg ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.sft_rst_dly2_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\n_0_GNE_SYNC_RESET.sft_rst_dly1_reg ),
        .Q(\n_0_GNE_SYNC_RESET.sft_rst_dly2_reg ),
        .R(\n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.sft_rst_dly3_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\n_0_GNE_SYNC_RESET.sft_rst_dly2_reg ),
        .Q(\n_0_GNE_SYNC_RESET.sft_rst_dly3_reg ),
        .R(\n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.sft_rst_dly4_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\n_0_GNE_SYNC_RESET.sft_rst_dly3_reg ),
        .Q(\n_0_GNE_SYNC_RESET.sft_rst_dly4_reg ),
        .R(\n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.sft_rst_dly5_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\n_0_GNE_SYNC_RESET.sft_rst_dly4_reg ),
        .Q(\n_0_GNE_SYNC_RESET.sft_rst_dly5_reg ),
        .R(\n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.sft_rst_dly6_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\n_0_GNE_SYNC_RESET.sft_rst_dly5_reg ),
        .Q(\n_0_GNE_SYNC_RESET.sft_rst_dly6_reg ),
        .R(\n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1__0 ));
LUT2 #(
    .INIT(4'h2)) 
     \GNE_SYNC_RESET.sft_rst_dly7_i_1__0 
       (.I0(s_soft_reset_i),
        .I1(s_soft_reset_i_d1),
        .O(\n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.sft_rst_dly7_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\n_0_GNE_SYNC_RESET.sft_rst_dly6_reg ),
        .Q(\n_0_GNE_SYNC_RESET.sft_rst_dly7_reg ),
        .R(\n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1__0 ));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     assert_sftrst_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(min_assert_sftrst),
        .Q(assert_sftrst_d1),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT3 #(
    .INIT(8'h8F)) 
     \counter[12]_i_1 
       (.I0(m_axi_sg_rlast),
        .I1(m_axi_sg_rvalid),
        .I2(O2),
        .O(O10));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     dma_decerr_i_1__0
       (.I0(O2),
        .I1(I6),
        .I2(p_46_out),
        .O(O6));
LUT3 #(
    .INIT(8'hA8)) 
     dma_decerr_i_1__1
       (.I0(O2),
        .I1(I9),
        .I2(p_19_out),
        .O(O9));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     dma_interr_i_1__0
       (.I0(O2),
        .I1(I4),
        .I2(p_48_out),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     dma_interr_i_1__1
       (.I0(O2),
        .I1(I7),
        .I2(p_21_out),
        .O(O7));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     dma_slverr_i_1__0
       (.I0(O2),
        .I1(I5),
        .I2(p_47_out),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     dma_slverr_i_1__1
       (.I0(O2),
        .I1(I8),
        .I2(p_20_out),
        .O(O8));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT2 #(
    .INIT(4'hE)) 
     m_axis_ftch_sts_tready_i_1
       (.I0(O1),
        .I1(I2),
        .O(O2));
LUT2 #(
    .INIT(4'h2)) 
     s_axis_s2mm_sts_tready_INST_0
       (.I0(O1),
        .I1(I3),
        .O(s_axis_s2mm_sts_tready));
FDRE #(
    .INIT(1'b0)) 
     s_soft_reset_i_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(s_soft_reset_i),
        .Q(s_soft_reset_i_d1),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h02)) 
     sig_cmd_stat_rst_user_reg_n_cdc_from_i_1
       (.I0(m_axi_sg_hrdresetn),
        .I1(min_assert_sftrst),
        .I2(s_soft_reset_i),
        .O(s2mm_aresetn));
FDRE #(
    .INIT(1'b0)) 
     soft_reset_re_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(soft_reset_re0_0),
        .Q(soft_reset_re),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     \updt_desc_reg0[32]_i_1__0 
       (.I0(O1),
        .I1(updtptr_tlast_1),
        .I2(m_axis_ch2_ftch_tvalid_new),
        .O(O12));
endmodule

(* ORIG_REF_NAME = "axi_dma_reset" *) 
module axi_dma_0axi_dma_reset_31
   (assert_sftrst_d1,
    min_assert_sftrst,
    soft_reset_d1,
    mm2s_halt,
    mm2s_prmry_reset_out_n,
    mm2s_cntrl_reset_out_n,
    O1,
    mm2s_prmry_resetn,
    O2,
    O3,
    O11,
    dm_resetn,
    mm2s_aresetn,
    m_axi_sg_aclk,
    soft_reset,
    soft_reset_re0,
    mm2s_all_idle,
    I1,
    s2mm_scndry_resetn,
    m_axi_sg_hrdresetn,
    mm2s_stop,
    updtptr_tlast,
    m_axis_ch1_ftch_tvalid_new,
    s_soft_reset_i,
    min_assert_sftrst_0,
    I2,
    I3,
    mm2s_halt_cmplt);
  output assert_sftrst_d1;
  output min_assert_sftrst;
  output soft_reset_d1;
  output mm2s_halt;
  output mm2s_prmry_reset_out_n;
  output mm2s_cntrl_reset_out_n;
  output O1;
  output mm2s_prmry_resetn;
  output [0:0]O2;
  output [0:0]O3;
  output O11;
  output dm_resetn;
  output mm2s_aresetn;
  input m_axi_sg_aclk;
  input soft_reset;
  input soft_reset_re0;
  input mm2s_all_idle;
  input I1;
  input s2mm_scndry_resetn;
  input m_axi_sg_hrdresetn;
  input mm2s_stop;
  input updtptr_tlast;
  input m_axis_ch1_ftch_tvalid_new;
  input s_soft_reset_i;
  input min_assert_sftrst_0;
  input I2;
  input I3;
  input mm2s_halt_cmplt;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O11;
  wire [0:0]O2;
  wire [0:0]O3;
  wire assert_sftrst_d1;
  wire dm_resetn;
  wire m_axi_sg_aclk;
  wire m_axi_sg_hrdresetn;
  wire m_axis_ch1_ftch_tvalid_new;
  wire min_assert_sftrst;
  wire min_assert_sftrst_0;
  wire mm2s_all_idle;
  wire mm2s_aresetn;
  wire mm2s_cntrl_reset_out_n;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_prmry_reset_out_n;
  wire mm2s_prmry_resetn;
  wire mm2s_stop;
  wire \n_0_GNE_SYNC_RESET.halt_i_i_1 ;
  wire \n_0_GNE_SYNC_RESET.min_assert_sftrst_i_1 ;
  wire \n_0_GNE_SYNC_RESET.prmry_reset_out_n_i_1 ;
  wire \n_0_GNE_SYNC_RESET.s_soft_reset_i_i_1 ;
  wire \n_0_GNE_SYNC_RESET.scndry_resetn_i_2 ;
  wire \n_0_GNE_SYNC_RESET.sft_rst_dly1_i_1 ;
  wire \n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1 ;
  wire s2mm_scndry_resetn;
  wire s_soft_reset_i;
  wire s_soft_reset_i_0;
  wire s_soft_reset_i_d1;
  wire sft_rst_dly1;
  wire sft_rst_dly2;
  wire sft_rst_dly3;
  wire sft_rst_dly4;
  wire sft_rst_dly5;
  wire sft_rst_dly6;
  wire sft_rst_dly7;
  wire soft_reset;
  wire soft_reset_d1;
  wire soft_reset_re;
  wire soft_reset_re0;
  wire updtptr_tlast;

LUT1 #(
    .INIT(2'h1)) 
     \FSM_onehot_mm2s_cs[2]_i_1 
       (.I0(O1),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s[31]_i_1 
       (.I0(O1),
        .I1(s2mm_scndry_resetn),
        .O(O2));
GND GND
       (.G(\<const0> ));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b1)) 
     \GNE_SYNC_RESET.GEN_ALT_RESET_OUT.altrnt_reset_out_n_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GNE_SYNC_RESET.prmry_reset_out_n_i_1 ),
        .Q(mm2s_cntrl_reset_out_n),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h1010101010101000)) 
     \GNE_SYNC_RESET.halt_i_i_1 
       (.I0(s_soft_reset_i_0),
        .I1(min_assert_sftrst),
        .I2(m_axi_sg_hrdresetn),
        .I3(mm2s_halt),
        .I4(mm2s_stop),
        .I5(soft_reset_re),
        .O(\n_0_GNE_SYNC_RESET.halt_i_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.halt_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GNE_SYNC_RESET.halt_i_i_1 ),
        .Q(mm2s_halt),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT4 #(
    .INIT(16'h4F44)) 
     \GNE_SYNC_RESET.min_assert_sftrst_i_1 
       (.I0(sft_rst_dly7),
        .I1(min_assert_sftrst),
        .I2(s_soft_reset_i_d1),
        .I3(s_soft_reset_i_0),
        .O(\n_0_GNE_SYNC_RESET.min_assert_sftrst_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.min_assert_sftrst_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GNE_SYNC_RESET.min_assert_sftrst_i_1 ),
        .Q(min_assert_sftrst),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \GNE_SYNC_RESET.prmry_reset_out_n_i_1 
       (.I0(min_assert_sftrst),
        .I1(m_axi_sg_hrdresetn),
        .I2(s_soft_reset_i_0),
        .O(\n_0_GNE_SYNC_RESET.prmry_reset_out_n_i_1 ));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b1)) 
     \GNE_SYNC_RESET.prmry_reset_out_n_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GNE_SYNC_RESET.prmry_reset_out_n_i_1 ),
        .Q(mm2s_prmry_reset_out_n),
        .R(\<const0> ));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.prmry_resetn_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GNE_SYNC_RESET.scndry_resetn_i_2 ),
        .Q(mm2s_prmry_resetn),
        .R(I1));
LUT6 #(
    .INIT(64'hFF70707070707070)) 
     \GNE_SYNC_RESET.s_soft_reset_i_i_1 
       (.I0(I2),
        .I1(I3),
        .I2(s_soft_reset_i_0),
        .I3(soft_reset),
        .I4(mm2s_halt_cmplt),
        .I5(mm2s_all_idle),
        .O(\n_0_GNE_SYNC_RESET.s_soft_reset_i_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.s_soft_reset_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GNE_SYNC_RESET.s_soft_reset_i_i_1 ),
        .Q(s_soft_reset_i_0),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \GNE_SYNC_RESET.scndry_resetn_i_2 
       (.I0(s_soft_reset_i_0),
        .I1(min_assert_sftrst),
        .O(\n_0_GNE_SYNC_RESET.scndry_resetn_i_2 ));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b1)) 
     \GNE_SYNC_RESET.scndry_resetn_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GNE_SYNC_RESET.scndry_resetn_i_2 ),
        .Q(O1),
        .R(I1));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT4 #(
    .INIT(16'h4F44)) 
     \GNE_SYNC_RESET.sft_rst_dly1_i_1 
       (.I0(mm2s_all_idle),
        .I1(sft_rst_dly1),
        .I2(s_soft_reset_i_d1),
        .I3(s_soft_reset_i_0),
        .O(\n_0_GNE_SYNC_RESET.sft_rst_dly1_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.sft_rst_dly1_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GNE_SYNC_RESET.sft_rst_dly1_i_1 ),
        .Q(sft_rst_dly1),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.sft_rst_dly2_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly1),
        .Q(sft_rst_dly2),
        .R(\n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.sft_rst_dly3_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly2),
        .Q(sft_rst_dly3),
        .R(\n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.sft_rst_dly4_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly3),
        .Q(sft_rst_dly4),
        .R(\n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.sft_rst_dly5_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly4),
        .Q(sft_rst_dly5),
        .R(\n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.sft_rst_dly6_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly5),
        .Q(sft_rst_dly6),
        .R(\n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \GNE_SYNC_RESET.sft_rst_dly7_i_1 
       (.I0(s_soft_reset_i_0),
        .I1(s_soft_reset_i_d1),
        .O(\n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.sft_rst_dly7_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly6),
        .Q(sft_rst_dly7),
        .R(\n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1 ));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     assert_sftrst_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(min_assert_sftrst),
        .Q(assert_sftrst_d1),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     s_soft_reset_i_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(s_soft_reset_i_0),
        .Q(s_soft_reset_i_d1),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT5 #(
    .INIT(32'h111F0000)) 
     sig_cmd_stat_rst_user_reg_n_cdc_from_i_1
       (.I0(s_soft_reset_i_0),
        .I1(min_assert_sftrst),
        .I2(s_soft_reset_i),
        .I3(min_assert_sftrst_0),
        .I4(m_axi_sg_hrdresetn),
        .O(dm_resetn));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT3 #(
    .INIT(8'h02)) 
     sig_cmd_stat_rst_user_reg_n_cdc_from_i_1__0
       (.I0(m_axi_sg_hrdresetn),
        .I1(min_assert_sftrst),
        .I2(s_soft_reset_i_0),
        .O(mm2s_aresetn));
FDRE #(
    .INIT(1'b0)) 
     soft_reset_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(soft_reset),
        .Q(soft_reset_d1),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     soft_reset_re_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(soft_reset_re0),
        .Q(soft_reset_re),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     \updt_desc_reg0[32]_i_1 
       (.I0(O1),
        .I1(updtptr_tlast),
        .I2(m_axis_ch1_ftch_tvalid_new),
        .O(O11));
endmodule

module axi_dma_0axi_dma_rst_module
   (soft_reset_d1,
    mm2s_halt,
    mm2s_prmry_reset_out_n,
    mm2s_cntrl_reset_out_n,
    s2mm_halt,
    s2mm_prmry_reset_out_n,
    s2mm_sts_reset_out_n,
    axi_lite_reset_n,
    mm2s_scndry_resetn,
    mm2s_prmry_resetn,
    s2mm_scndry_resetn,
    s2mm_prmry_resetn,
    SR,
    O1,
    O2,
    m_axi_sg_aresetn,
    O3,
    fifo_sinit,
    s_axis_s2mm_sts_tready,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    s2mm_soft_reset_done,
    mm2s_soft_reset_done,
    mm2s_aresetn,
    s2mm_aresetn,
    dm_resetn,
    m_axi_sg_aclk,
    soft_reset,
    soft_reset_re0,
    soft_reset_re0_0,
    s_axi_lite_aclk,
    mm2s_all_idle,
    s2mm_all_idle,
    axi_resetn,
    s_axi_lite_awaddr,
    I1,
    mm2s_stop,
    s2mm_stop,
    I2,
    p_48_out,
    I3,
    p_47_out,
    I4,
    p_46_out,
    I5,
    p_21_out,
    I6,
    p_20_out,
    I7,
    p_19_out,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    updtptr_tlast,
    m_axis_ch1_ftch_tvalid_new,
    updtptr_tlast_1,
    m_axis_ch2_ftch_tvalid_new,
    p_13_out,
    sts_received_d1,
    mm2s_halt_cmplt,
    s2mm_halt_cmplt);
  output soft_reset_d1;
  output mm2s_halt;
  output mm2s_prmry_reset_out_n;
  output mm2s_cntrl_reset_out_n;
  output s2mm_halt;
  output s2mm_prmry_reset_out_n;
  output s2mm_sts_reset_out_n;
  output axi_lite_reset_n;
  output mm2s_scndry_resetn;
  output mm2s_prmry_resetn;
  output s2mm_scndry_resetn;
  output s2mm_prmry_resetn;
  output [0:0]SR;
  output O1;
  output [0:0]O2;
  output m_axi_sg_aresetn;
  output [0:0]O3;
  output fifo_sinit;
  output s_axis_s2mm_sts_tready;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output [0:0]O13;
  output s2mm_soft_reset_done;
  output mm2s_soft_reset_done;
  output mm2s_aresetn;
  output s2mm_aresetn;
  output dm_resetn;
  input m_axi_sg_aclk;
  input soft_reset;
  input soft_reset_re0;
  input soft_reset_re0_0;
  input s_axi_lite_aclk;
  input mm2s_all_idle;
  input s2mm_all_idle;
  input axi_resetn;
  input [1:0]s_axi_lite_awaddr;
  input I1;
  input mm2s_stop;
  input s2mm_stop;
  input I2;
  input p_48_out;
  input I3;
  input p_47_out;
  input I4;
  input p_46_out;
  input I5;
  input p_21_out;
  input I6;
  input p_20_out;
  input I7;
  input p_19_out;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  input updtptr_tlast;
  input m_axis_ch1_ftch_tvalid_new;
  input updtptr_tlast_1;
  input m_axis_ch2_ftch_tvalid_new;
  input p_13_out;
  input sts_received_d1;
  input mm2s_halt_cmplt;
  input s2mm_halt_cmplt;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire [0:0]O13;
  wire [0:0]O2;
  wire [0:0]O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]SR;
  wire assert_sftrst_d1;
  wire assert_sftrst_d1_1;
  wire axi_lite_reset_n;
  wire axi_resetn;
  wire dm_resetn;
  wire fifo_sinit;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire m_axi_sg_hrdresetn;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rvalid;
  wire m_axis_ch1_ftch_tvalid_new;
  wire m_axis_ch2_ftch_tvalid_new;
  wire min_assert_sftrst;
  wire min_assert_sftrst_0;
  wire mm2s_all_idle;
  wire mm2s_aresetn;
  wire mm2s_cntrl_reset_out_n;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_prmry_reset_out_n;
  wire mm2s_prmry_resetn;
  wire mm2s_scndry_resetn;
  wire mm2s_soft_reset_done;
  wire mm2s_stop;
  wire \n_0_GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_i_1 ;
  wire \n_0_GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_i_1 ;
  wire n_1_REG_HRD_RST;
  wire p_13_out;
  wire p_19_out;
  wire p_20_out;
  wire p_21_out;
  wire p_46_out;
  wire p_47_out;
  wire p_48_out;
  wire s2mm_all_idle;
  wire s2mm_aresetn;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_prmry_reset_out_n;
  wire s2mm_prmry_resetn;
  wire s2mm_scndry_resetn;
  wire s2mm_soft_reset_done;
  wire s2mm_stop;
  wire s2mm_sts_reset_out_n;
  wire s_axi_lite_aclk;
  wire [1:0]s_axi_lite_awaddr;
  wire s_axis_s2mm_sts_tready;
  wire s_soft_reset_i;
  wire soft_reset;
  wire soft_reset_d1;
  wire soft_reset_re0;
  wire soft_reset_re0_0;
  wire sts_received_d1;
  wire updtptr_tlast;
  wire updtptr_tlast_1;

axi_dma_0axi_dma_reset_31 \GEN_RESET_FOR_MM2S.RESET_I 
       (.I1(n_1_REG_HRD_RST),
        .I2(s2mm_soft_reset_done),
        .I3(mm2s_soft_reset_done),
        .O1(mm2s_scndry_resetn),
        .O11(O11),
        .O2(O2),
        .O3(O3),
        .assert_sftrst_d1(assert_sftrst_d1_1),
        .dm_resetn(dm_resetn),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_hrdresetn(m_axi_sg_hrdresetn),
        .m_axis_ch1_ftch_tvalid_new(m_axis_ch1_ftch_tvalid_new),
        .min_assert_sftrst(min_assert_sftrst_0),
        .min_assert_sftrst_0(min_assert_sftrst),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_aresetn(mm2s_aresetn),
        .mm2s_cntrl_reset_out_n(mm2s_cntrl_reset_out_n),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_prmry_reset_out_n(mm2s_prmry_reset_out_n),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .mm2s_stop(mm2s_stop),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_soft_reset_i(s_soft_reset_i),
        .soft_reset(soft_reset),
        .soft_reset_d1(soft_reset_d1),
        .soft_reset_re0(soft_reset_re0),
        .updtptr_tlast(updtptr_tlast));
LUT5 #(
    .INIT(32'h00F04040)) 
     \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_i_1 
       (.I0(min_assert_sftrst_0),
        .I1(assert_sftrst_d1_1),
        .I2(m_axi_sg_hrdresetn),
        .I3(s2mm_soft_reset_done),
        .I4(mm2s_soft_reset_done),
        .O(\n_0_GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_i_1 ),
        .Q(mm2s_soft_reset_done),
        .R(\<const0> ));
axi_dma_0axi_dma_reset \GEN_RESET_FOR_S2MM.RESET_I 
       (.I1(n_1_REG_HRD_RST),
        .I10(s2mm_soft_reset_done),
        .I11(mm2s_soft_reset_done),
        .I2(mm2s_scndry_resetn),
        .I3(I1),
        .I4(I2),
        .I5(I3),
        .I6(I4),
        .I7(I5),
        .I8(I6),
        .I9(I7),
        .O1(s2mm_scndry_resetn),
        .O10(O10),
        .O12(O12),
        .O13(O13),
        .O2(m_axi_sg_aresetn),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .assert_sftrst_d1(assert_sftrst_d1),
        .fifo_sinit(fifo_sinit),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_hrdresetn(m_axi_sg_hrdresetn),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axis_ch2_ftch_tvalid_new(m_axis_ch2_ftch_tvalid_new),
        .min_assert_sftrst(min_assert_sftrst),
        .p_13_out(p_13_out),
        .p_19_out(p_19_out),
        .p_20_out(p_20_out),
        .p_21_out(p_21_out),
        .p_46_out(p_46_out),
        .p_47_out(p_47_out),
        .p_48_out(p_48_out),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_aresetn(s2mm_aresetn),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_prmry_reset_out_n(s2mm_prmry_reset_out_n),
        .s2mm_prmry_resetn(s2mm_prmry_resetn),
        .s2mm_stop(s2mm_stop),
        .s2mm_sts_reset_out_n(s2mm_sts_reset_out_n),
        .s_axis_s2mm_sts_tready(s_axis_s2mm_sts_tready),
        .s_soft_reset_i(s_soft_reset_i),
        .soft_reset(soft_reset),
        .soft_reset_re0_0(soft_reset_re0_0),
        .sts_received_d1(sts_received_d1),
        .updtptr_tlast_1(updtptr_tlast_1));
LUT5 #(
    .INIT(32'h0040F040)) 
     \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_i_1 
       (.I0(min_assert_sftrst),
        .I1(assert_sftrst_d1),
        .I2(m_axi_sg_hrdresetn),
        .I3(s2mm_soft_reset_done),
        .I4(mm2s_soft_reset_done),
        .O(\n_0_GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_i_1 ),
        .Q(s2mm_soft_reset_done),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
axi_dma_0cdc_sync_32 REG_HRD_RST
       (.O1(n_1_REG_HRD_RST),
        .axi_resetn(axi_resetn),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_hrdresetn(m_axi_sg_hrdresetn));
axi_dma_0cdc_sync REG_HRD_RST_OUT
       (.O1(O1),
        .SR(SR),
        .axi_lite_reset_n(axi_lite_reset_n),
        .axi_resetn(axi_resetn),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_awaddr(s_axi_lite_awaddr));
VCC VCC
       (.P(\<const1> ));
endmodule

module axi_dma_0axi_dma_s2mm_cmdsts_if
   (p_8_out_0,
    p_10_out_1,
    p_9_out,
    dma_s2mm_error,
    s_axis_s2mm_cmd_tvalid_split,
    O1,
    O2,
    O3,
    m_axis_s2mm_sts_tready,
    fifo_sinit,
    s2mm_decerr_i,
    m_axi_sg_aclk,
    s2mm_interr_i,
    s2mm_slverr_i,
    I2,
    I1,
    s2mm_halt,
    writing_app_fields,
    Q,
    out,
    p_9_in,
    s2mm_scndry_resetn,
    s_axis_s2mm_cmd_tready,
    m_axis_s2mm_sts_tvalid_int,
    updt_desc_sts,
    I3,
    I10);
  output p_8_out_0;
  output p_10_out_1;
  output p_9_out;
  output dma_s2mm_error;
  output s_axis_s2mm_cmd_tvalid_split;
  output O1;
  output [14:0]O2;
  output O3;
  output m_axis_s2mm_sts_tready;
  input fifo_sinit;
  input s2mm_decerr_i;
  input m_axi_sg_aclk;
  input s2mm_interr_i;
  input s2mm_slverr_i;
  input I2;
  input I1;
  input s2mm_halt;
  input writing_app_fields;
  input [14:0]Q;
  input [0:0]out;
  input p_9_in;
  input s2mm_scndry_resetn;
  input s_axis_s2mm_cmd_tready;
  input m_axis_s2mm_sts_tvalid_int;
  input [0:0]updt_desc_sts;
  input I3;
  input [13:0]I10;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire [13:0]I10;
  wire I2;
  wire I3;
  wire O1;
  wire [14:0]O2;
  wire O3;
  wire [14:0]Q;
  wire dma_s2mm_error;
  wire fifo_sinit;
  wire m_axi_sg_aclk;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid_int;
  wire \n_0_GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_i_1 ;
  wire \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] ;
  wire \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[10] ;
  wire \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[11] ;
  wire \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[12] ;
  wire \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] ;
  wire \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[1] ;
  wire \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[2] ;
  wire \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[3] ;
  wire \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[4] ;
  wire \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[5] ;
  wire \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[6] ;
  wire \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[7] ;
  wire \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[8] ;
  wire \n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[9] ;
  wire n_0_s2mm_error_i_1;
  wire n_0_sts_received_i_i_1;
  wire n_0_sts_tready_i_1;
  wire [0:0]out;
  wire p_10_out_1;
  wire p_8_out_0;
  wire p_9_in;
  wire p_9_out;
  wire s2mm_decerr_i;
  wire s2mm_error0;
  wire s2mm_halt;
  wire s2mm_interr_i;
  wire s2mm_scndry_resetn;
  wire s2mm_slverr_i;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire [0:0]updt_desc_sts;
  wire writing_app_fields;

LUT6 #(
    .INIT(64'hFFEF002000200020)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[0]_i_2 
       (.I0(\n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] ),
        .I1(I1),
        .I2(O3),
        .I3(s2mm_halt),
        .I4(writing_app_fields),
        .I5(Q[0]),
        .O(O2[0]));
LUT6 #(
    .INIT(64'hFFEF002000200020)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[10]_i_2 
       (.I0(\n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[10] ),
        .I1(I1),
        .I2(O3),
        .I3(s2mm_halt),
        .I4(writing_app_fields),
        .I5(Q[10]),
        .O(O2[10]));
LUT6 #(
    .INIT(64'hFFEF002000200020)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[11]_i_2 
       (.I0(\n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[11] ),
        .I1(I1),
        .I2(O3),
        .I3(s2mm_halt),
        .I4(writing_app_fields),
        .I5(Q[11]),
        .O(O2[11]));
LUT6 #(
    .INIT(64'hFFEF002000200020)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[12]_i_2 
       (.I0(\n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[12] ),
        .I1(I1),
        .I2(O3),
        .I3(s2mm_halt),
        .I4(writing_app_fields),
        .I5(Q[12]),
        .O(O2[12]));
LUT6 #(
    .INIT(64'hFFEF002000200020)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[13]_i_2 
       (.I0(\n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] ),
        .I1(I1),
        .I2(O3),
        .I3(s2mm_halt),
        .I4(writing_app_fields),
        .I5(Q[13]),
        .O(O2[13]));
LUT6 #(
    .INIT(64'hFFEF002000200020)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[1]_i_2 
       (.I0(\n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[1] ),
        .I1(I1),
        .I2(O3),
        .I3(s2mm_halt),
        .I4(writing_app_fields),
        .I5(Q[1]),
        .O(O2[1]));
LUT6 #(
    .INIT(64'hFFEF002000200020)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[26]_i_2 
       (.I0(O1),
        .I1(I1),
        .I2(O3),
        .I3(s2mm_halt),
        .I4(writing_app_fields),
        .I5(Q[14]),
        .O(O2[14]));
LUT6 #(
    .INIT(64'hFFEF002000200020)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[2]_i_2 
       (.I0(\n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[2] ),
        .I1(I1),
        .I2(O3),
        .I3(s2mm_halt),
        .I4(writing_app_fields),
        .I5(Q[2]),
        .O(O2[2]));
LUT6 #(
    .INIT(64'hFFEF002000200020)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[3]_i_2 
       (.I0(\n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[3] ),
        .I1(I1),
        .I2(O3),
        .I3(s2mm_halt),
        .I4(writing_app_fields),
        .I5(Q[3]),
        .O(O2[3]));
LUT6 #(
    .INIT(64'hFFEF002000200020)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[4]_i_2 
       (.I0(\n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[4] ),
        .I1(I1),
        .I2(O3),
        .I3(s2mm_halt),
        .I4(writing_app_fields),
        .I5(Q[4]),
        .O(O2[4]));
LUT6 #(
    .INIT(64'hFFEF002000200020)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[5]_i_2 
       (.I0(\n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[5] ),
        .I1(I1),
        .I2(O3),
        .I3(s2mm_halt),
        .I4(writing_app_fields),
        .I5(Q[5]),
        .O(O2[5]));
LUT6 #(
    .INIT(64'hFFEF002000200020)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[6]_i_2 
       (.I0(\n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[6] ),
        .I1(I1),
        .I2(O3),
        .I3(s2mm_halt),
        .I4(writing_app_fields),
        .I5(Q[6]),
        .O(O2[6]));
LUT6 #(
    .INIT(64'hFFEF002000200020)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[7]_i_2 
       (.I0(\n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[7] ),
        .I1(I1),
        .I2(O3),
        .I3(s2mm_halt),
        .I4(writing_app_fields),
        .I5(Q[7]),
        .O(O2[7]));
LUT6 #(
    .INIT(64'hFFEF002000200020)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[8]_i_2 
       (.I0(\n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[8] ),
        .I1(I1),
        .I2(O3),
        .I3(s2mm_halt),
        .I4(writing_app_fields),
        .I5(Q[8]),
        .O(O2[8]));
LUT6 #(
    .INIT(64'hFFEF002000200020)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[9]_i_2 
       (.I0(\n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[9] ),
        .I1(I1),
        .I2(O3),
        .I3(s2mm_halt),
        .I4(writing_app_fields),
        .I5(Q[9]),
        .O(O2[9]));
LUT5 #(
    .INIT(32'h40F04040)) 
     \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_i_1 
       (.I0(out),
        .I1(p_9_in),
        .I2(s2mm_scndry_resetn),
        .I3(s_axis_s2mm_cmd_tready),
        .I4(s_axis_s2mm_cmd_tvalid_split),
        .O(\n_0_GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_i_1 ));
FDRE \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_i_1 ),
        .Q(s_axis_s2mm_cmd_tvalid_split),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I10[0]),
        .Q(\n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] ),
        .R(fifo_sinit));
FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I10[10]),
        .Q(\n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[10] ),
        .R(fifo_sinit));
FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I10[11]),
        .Q(\n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[11] ),
        .R(fifo_sinit));
FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I10[12]),
        .Q(\n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[12] ),
        .R(fifo_sinit));
FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I10[13]),
        .Q(\n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] ),
        .R(fifo_sinit));
FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I10[1]),
        .Q(\n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[1] ),
        .R(fifo_sinit));
FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I10[2]),
        .Q(\n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[2] ),
        .R(fifo_sinit));
FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I10[3]),
        .Q(\n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[3] ),
        .R(fifo_sinit));
FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I10[4]),
        .Q(\n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[4] ),
        .R(fifo_sinit));
FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I10[5]),
        .Q(\n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[5] ),
        .R(fifo_sinit));
FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I10[6]),
        .Q(\n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[6] ),
        .R(fifo_sinit));
FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I10[7]),
        .Q(\n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[7] ),
        .R(fifo_sinit));
FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I10[8]),
        .Q(\n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[8] ),
        .R(fifo_sinit));
FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I10[9]),
        .Q(\n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[9] ),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(s2mm_decerr_i),
        .Q(p_8_out_0),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(s2mm_interr_i),
        .Q(p_10_out_1),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I2),
        .Q(O1),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(s2mm_slverr_i),
        .Q(p_9_out),
        .R(fifo_sinit));
VCC VCC
       (.P(\<const1> ));
LUT3 #(
    .INIT(8'hA8)) 
     s2mm_error_i_1
       (.I0(s2mm_scndry_resetn),
        .I1(dma_s2mm_error),
        .I2(s2mm_error0),
        .O(n_0_s2mm_error_i_1));
LUT5 #(
    .INIT(32'hFFFFFFF8)) 
     s2mm_error_i_2
       (.I0(out),
        .I1(p_9_in),
        .I2(p_8_out_0),
        .I3(p_9_out),
        .I4(p_10_out_1),
        .O(s2mm_error0));
FDRE s2mm_error_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_s2mm_error_i_1),
        .Q(dma_s2mm_error),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'hE0E000E0)) 
     sts_received_i_i_1
       (.I0(O3),
        .I1(m_axis_s2mm_sts_tvalid_int),
        .I2(s2mm_scndry_resetn),
        .I3(updt_desc_sts),
        .I4(I3),
        .O(n_0_sts_received_i_i_1));
FDRE #(
    .INIT(1'b0)) 
     sts_received_i_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_sts_received_i_i_1),
        .Q(O3),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'h0C44)) 
     sts_tready_i_1
       (.I0(O3),
        .I1(s2mm_scndry_resetn),
        .I2(m_axis_s2mm_sts_tvalid_int),
        .I3(m_axis_s2mm_sts_tready),
        .O(n_0_sts_tready_i_1));
FDRE #(
    .INIT(1'b0)) 
     sts_tready_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_sts_tready_i_1),
        .Q(m_axis_s2mm_sts_tready),
        .R(\<const0> ));
endmodule

module axi_dma_0axi_dma_s2mm_mngr
   (D,
    dma_s2mm_error,
    s2mm_all_idle,
    sts_received_d1,
    p_13_out,
    O1,
    s2mm_stop,
    s2mm_desc_flush_del,
    s_axis_s2mm_cmd_tvalid_split,
    O2,
    O3,
    O4,
    queue_rden2_new,
    s_axis_s2mm_updtptr_tvalid,
    queue_sinit2,
    Din,
    E,
    O5,
    O6,
    m_axis_s2mm_sts_tready,
    updtptr_tlast,
    Q,
    fifo_sinit,
    m_axi_sg_aclk,
    p_8_out,
    out,
    O53,
    s2mm_decerr_i,
    s2mm_interr_i,
    s2mm_slverr_i,
    s2mm_run_stop_del,
    s2mm_stop_i2_out,
    I1,
    I2,
    I3,
    m_axi_sg_aresetn,
    I4,
    I5,
    p_10_out,
    I6,
    p_70_out,
    mm2s_stop_i,
    ch2_ftch_queue_empty,
    s2mm_halt_cmplt,
    I7,
    p_26_out,
    p_32_out,
    FIFO_Full,
    s2mm_halt,
    s_axis_s2mm_sts_tvalid,
    s2mm_scndry_resetn,
    s_axis_s2mm_cmd_tready,
    ptr2_queue_full,
    in,
    m_axis_s2mm_sts_tvalid_int,
    I8,
    I9,
    SR,
    I10);
  output [46:0]D;
  output dma_s2mm_error;
  output s2mm_all_idle;
  output sts_received_d1;
  output p_13_out;
  output O1;
  output s2mm_stop;
  output s2mm_desc_flush_del;
  output s_axis_s2mm_cmd_tvalid_split;
  output O2;
  output O3;
  output O4;
  output queue_rden2_new;
  output s_axis_s2mm_updtptr_tvalid;
  output queue_sinit2;
  output [0:33]Din;
  output [0:0]E;
  output O5;
  output O6;
  output m_axis_s2mm_sts_tready;
  output updtptr_tlast;
  output [25:0]Q;
  input fifo_sinit;
  input m_axi_sg_aclk;
  input p_8_out;
  input [72:0]out;
  input [0:0]O53;
  input s2mm_decerr_i;
  input s2mm_interr_i;
  input s2mm_slverr_i;
  input s2mm_run_stop_del;
  input s2mm_stop_i2_out;
  input I1;
  input I2;
  input I3;
  input m_axi_sg_aresetn;
  input I4;
  input I5;
  input p_10_out;
  input I6;
  input p_70_out;
  input mm2s_stop_i;
  input ch2_ftch_queue_empty;
  input s2mm_halt_cmplt;
  input I7;
  input p_26_out;
  input p_32_out;
  input FIFO_Full;
  input s2mm_halt;
  input s_axis_s2mm_sts_tvalid;
  input s2mm_scndry_resetn;
  input s_axis_s2mm_cmd_tready;
  input ptr2_queue_full;
  input [0:32]in;
  input m_axis_s2mm_sts_tvalid_int;
  input I8;
  input I9;
  input [0:0]SR;
  input [13:0]I10;

  wire \<const0> ;
  wire \<const1> ;
  wire [46:0]D;
  wire [0:33]Din;
  wire [0:0]E;
  wire FIFO_Full;
  wire I1;
  wire [13:0]I10;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
(* MARK_DEBUG *)   wire [0:0]O53;
  wire O6;
  wire [25:0]Q;
  wire [0:0]SR;
  wire ch2_ftch_queue_empty;
  wire desc_update_done;
  wire dma_s2mm_error;
  wire fifo_sinit;
  wire [0:32]in;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid_int;
  wire mm2s_stop_i;
  wire \n_10_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_11_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_12_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_13_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_14_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_15_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_16_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_17_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_18_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_19_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_20_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_21_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_22_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_23_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_24_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_25_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_26_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_27_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_28_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_29_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_30_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_31_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_32_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_33_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_34_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_39_GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF ;
  wire \n_3_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_4_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_5_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_5_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS ;
  wire \n_6_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_7_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_8_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
  wire \n_9_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ;
(* MARK_DEBUG *)   wire [72:0]out;
  wire [32:32]p_0_out;
  wire p_10_out;
  wire p_13_out;
  wire p_26_out;
  wire p_32_out;
  wire [26:0]p_3_in;
  wire p_70_out;
(* MARK_DEBUG *)   wire p_8_out;
  wire ptr2_queue_full;
  wire queue_rden2_new;
  wire queue_sinit2;
  wire s2mm_all_idle;
(* MARK_DEBUG *)   wire [149:14]s2mm_cmnd_data;
(* MARK_DEBUG *)   wire s2mm_decerr;
  wire s2mm_decerr_i;
  wire s2mm_desc_flush_del;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_halted_set0;
(* MARK_DEBUG *)   wire s2mm_interr;
  wire s2mm_interr_i;
  wire s2mm_run_stop_del;
  wire s2mm_scndry_resetn;
(* MARK_DEBUG *)   wire s2mm_slverr;
  wire s2mm_slverr_i;
  wire s2mm_stop;
  wire s2mm_stop_i2_out;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire s_axis_s2mm_sts_tvalid;
  wire s_axis_s2mm_updtptr_tvalid;
  wire sts_received_d1;
  wire stsstrm_fifo_empty;
  wire [33:33]updt_desc_sts;
  wire updt_sts;
  wire updtptr_tlast;
  wire writing_app_fields;

LUT2 #(
    .INIT(4'hB)) 
     \GEN_S2MM.queue_dout2_new[90]_i_1 
       (.I0(s2mm_desc_flush_del),
        .I1(m_axi_sg_aresetn),
        .O(queue_sinit2));
axi_dma_0axi_dma_s2mm_sg_if \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF 
       (.Din(Din),
        .E(E),
        .FIFO_Full(FIFO_Full),
        .I1(p_13_out),
        .I2({p_3_in[26],p_3_in[13:0]}),
        .I3(\n_5_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS ),
        .I9(I9),
        .O1(sts_received_d1),
        .O2(\n_39_GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF ),
        .O3(s_axis_s2mm_updtptr_tvalid),
        .O4(Q),
        .O5(O5),
        .Q({p_0_out,\n_3_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_4_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_5_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_6_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_7_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_9_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_10_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_11_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_12_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_13_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_14_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_15_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_16_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_17_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_18_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_19_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_20_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM }),
        .SR(SR),
        .desc_update_done(desc_update_done),
        .fifo_sinit(fifo_sinit),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .out(out[72:47]),
        .p_11_in(s2mm_decerr),
        .p_12_in(s2mm_slverr),
        .p_13_in(s2mm_interr),
        .p_8_out(p_8_out),
        .p_9_in(p_8_out),
        .ptr2_queue_full(ptr2_queue_full),
        .s2mm_halt(s2mm_halt),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .stsstrm_fifo_empty(stsstrm_fifo_empty),
        .updt_desc_sts(updt_desc_sts),
        .updt_sts(updt_sts),
        .updtptr_tlast(updtptr_tlast),
        .writing_app_fields(writing_app_fields));
axi_dma_0axi_dma_s2mm_sm \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM 
       (.I1(s_axis_s2mm_updtptr_tvalid),
        .I2(s2mm_desc_flush_del),
        .I3(s_axis_s2mm_cmd_tvalid_split),
        .I7(I7),
        .I8(I8),
        .O6(O6),
        .ch2_ftch_queue_empty(ch2_ftch_queue_empty),
        .desc_update_done(desc_update_done),
        .fifo_sinit(fifo_sinit),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .mm2s_stop_i(mm2s_stop_i),
        .p_26_out(p_26_out),
        .p_32_out(p_32_out),
        .p_8_out(p_8_out),
        .queue_rden2_new(queue_rden2_new),
        .queue_sinit2(queue_sinit2),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_halted_set0(s2mm_halted_set0),
        .s2mm_run_stop_del(s2mm_run_stop_del),
        .s2mm_scndry_resetn(s2mm_scndry_resetn));
axi_dma_0axi_dma_s2mm_sts_strm \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM 
       (.FIFO_Full(FIFO_Full),
        .O1(O1),
        .Q({p_0_out,\n_3_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_4_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_5_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_6_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_7_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_8_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_9_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_10_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_11_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_12_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_13_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_14_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_15_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_16_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_17_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_18_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_19_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_20_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_21_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_22_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_23_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_24_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_25_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_26_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_27_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_28_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_29_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_30_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_31_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_32_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_33_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_34_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM }),
        .fifo_sinit(fifo_sinit),
        .in(in),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axis_s2mm_sts_tvalid(s_axis_s2mm_sts_tvalid),
        .stsstrm_fifo_empty(stsstrm_fifo_empty),
        .updt_sts(updt_sts),
        .writing_app_fields(writing_app_fields));
axi_dma_0axi_dma_s2mm_cmdsts_if \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS 
       (.I1(sts_received_d1),
        .I10(I10),
        .I2(I2),
        .I3(\n_39_GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF ),
        .O1(\n_5_GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS ),
        .O2({p_3_in[26],p_3_in[13:0]}),
        .O3(p_13_out),
        .Q({\n_8_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_21_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_22_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_23_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_24_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_25_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_26_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_27_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_28_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_29_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_30_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_31_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_32_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_33_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM ,\n_34_GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM }),
        .dma_s2mm_error(dma_s2mm_error),
        .fifo_sinit(fifo_sinit),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid_int(m_axis_s2mm_sts_tvalid_int),
        .out(out[46]),
        .p_10_out_1(s2mm_interr),
        .p_8_out_0(s2mm_decerr),
        .p_9_in(p_8_out),
        .p_9_out(s2mm_slverr),
        .s2mm_decerr_i(s2mm_decerr_i),
        .s2mm_halt(s2mm_halt),
        .s2mm_interr_i(s2mm_interr_i),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_slverr_i(s2mm_slverr_i),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .updt_desc_sts(updt_desc_sts),
        .writing_app_fields(writing_app_fields));
axi_dma_0axi_dma_s2mm_sts_mngr \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR 
       (.I1(s2mm_all_idle),
        .I3(I3),
        .I4(I4),
        .O2(O2),
        .O3(O3),
        .fifo_sinit(fifo_sinit),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .s2mm_halted_set0(s2mm_halted_set0),
        .s2mm_run_stop_del(s2mm_run_stop_del));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I1),
        .Q(s2mm_desc_flush_del),
        .R(fifo_sinit));
FDRE \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(s2mm_stop_i2_out),
        .Q(s2mm_stop),
        .R(fifo_sinit));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT5 #(
    .INIT(32'h00000001)) 
     \dmacr_i[0]_i_1__0 
       (.I0(I5),
        .I1(p_10_out),
        .I2(s2mm_stop),
        .I3(I6),
        .I4(p_70_out),
        .O(O4));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[149]));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[148]));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[139]));
LUT1 #(
    .INIT(2'h2)) 
     i_100
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[16]));
LUT1 #(
    .INIT(2'h2)) 
     i_101
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[15]));
LUT1 #(
    .INIT(2'h2)) 
     i_102
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[14]));
LUT1 #(
    .INIT(2'h2)) 
     i_103
       (.I0(out[31]),
        .O(D[46]));
LUT1 #(
    .INIT(2'h2)) 
     i_104
       (.I0(out[30]),
        .O(D[45]));
LUT1 #(
    .INIT(2'h2)) 
     i_105
       (.I0(out[29]),
        .O(D[44]));
LUT1 #(
    .INIT(2'h2)) 
     i_106
       (.I0(out[28]),
        .O(D[43]));
LUT1 #(
    .INIT(2'h2)) 
     i_107
       (.I0(out[27]),
        .O(D[42]));
LUT1 #(
    .INIT(2'h2)) 
     i_108
       (.I0(out[26]),
        .O(D[41]));
LUT1 #(
    .INIT(2'h2)) 
     i_109
       (.I0(out[25]),
        .O(D[40]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[138]));
LUT1 #(
    .INIT(2'h2)) 
     i_110
       (.I0(out[24]),
        .O(D[39]));
LUT1 #(
    .INIT(2'h2)) 
     i_111
       (.I0(out[23]),
        .O(D[38]));
LUT1 #(
    .INIT(2'h2)) 
     i_112
       (.I0(out[22]),
        .O(D[37]));
LUT1 #(
    .INIT(2'h2)) 
     i_113
       (.I0(out[21]),
        .O(D[36]));
LUT1 #(
    .INIT(2'h2)) 
     i_114
       (.I0(out[20]),
        .O(D[35]));
LUT1 #(
    .INIT(2'h2)) 
     i_115
       (.I0(out[19]),
        .O(D[34]));
LUT1 #(
    .INIT(2'h2)) 
     i_116
       (.I0(out[18]),
        .O(D[33]));
LUT1 #(
    .INIT(2'h2)) 
     i_117
       (.I0(out[17]),
        .O(D[32]));
LUT1 #(
    .INIT(2'h2)) 
     i_118
       (.I0(out[16]),
        .O(D[31]));
LUT1 #(
    .INIT(2'h2)) 
     i_119
       (.I0(out[15]),
        .O(D[30]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[137]));
LUT1 #(
    .INIT(2'h2)) 
     i_120
       (.I0(out[14]),
        .O(D[29]));
LUT1 #(
    .INIT(2'h2)) 
     i_121
       (.I0(out[13]),
        .O(D[28]));
LUT1 #(
    .INIT(2'h2)) 
     i_122
       (.I0(out[12]),
        .O(D[27]));
LUT1 #(
    .INIT(2'h2)) 
     i_123
       (.I0(out[11]),
        .O(D[26]));
LUT1 #(
    .INIT(2'h2)) 
     i_124
       (.I0(out[10]),
        .O(D[25]));
LUT1 #(
    .INIT(2'h2)) 
     i_125
       (.I0(out[9]),
        .O(D[24]));
LUT1 #(
    .INIT(2'h2)) 
     i_126
       (.I0(out[8]),
        .O(D[23]));
LUT1 #(
    .INIT(2'h2)) 
     i_127
       (.I0(out[7]),
        .O(D[22]));
LUT1 #(
    .INIT(2'h2)) 
     i_128
       (.I0(out[6]),
        .O(D[21]));
LUT1 #(
    .INIT(2'h2)) 
     i_129
       (.I0(out[5]),
        .O(D[20]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[136]));
LUT1 #(
    .INIT(2'h2)) 
     i_130
       (.I0(out[4]),
        .O(D[19]));
LUT1 #(
    .INIT(2'h2)) 
     i_131
       (.I0(out[3]),
        .O(D[18]));
LUT1 #(
    .INIT(2'h2)) 
     i_132
       (.I0(out[2]),
        .O(D[17]));
LUT1 #(
    .INIT(2'h2)) 
     i_133
       (.I0(out[1]),
        .O(D[16]));
LUT1 #(
    .INIT(2'h2)) 
     i_134
       (.I0(out[0]),
        .O(D[15]));
LUT1 #(
    .INIT(2'h2)) 
     i_135
       (.I0(O53),
        .O(D[14]));
LUT1 #(
    .INIT(2'h2)) 
     i_136
       (.I0(out[45]),
        .O(D[13]));
LUT1 #(
    .INIT(2'h2)) 
     i_137
       (.I0(out[44]),
        .O(D[12]));
LUT1 #(
    .INIT(2'h2)) 
     i_138
       (.I0(out[43]),
        .O(D[11]));
LUT1 #(
    .INIT(2'h2)) 
     i_139
       (.I0(out[42]),
        .O(D[10]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[135]));
LUT1 #(
    .INIT(2'h2)) 
     i_140
       (.I0(out[41]),
        .O(D[9]));
LUT1 #(
    .INIT(2'h2)) 
     i_141
       (.I0(out[40]),
        .O(D[8]));
LUT1 #(
    .INIT(2'h2)) 
     i_142
       (.I0(out[39]),
        .O(D[7]));
LUT1 #(
    .INIT(2'h2)) 
     i_143
       (.I0(out[38]),
        .O(D[6]));
LUT1 #(
    .INIT(2'h2)) 
     i_144
       (.I0(out[37]),
        .O(D[5]));
LUT1 #(
    .INIT(2'h2)) 
     i_145
       (.I0(out[36]),
        .O(D[4]));
LUT1 #(
    .INIT(2'h2)) 
     i_146
       (.I0(out[35]),
        .O(D[3]));
LUT1 #(
    .INIT(2'h2)) 
     i_147
       (.I0(out[34]),
        .O(D[2]));
LUT1 #(
    .INIT(2'h2)) 
     i_148
       (.I0(out[33]),
        .O(D[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_149
       (.I0(out[32]),
        .O(D[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[134]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[133]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[132]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[131]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[130]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[147]));
LUT1 #(
    .INIT(2'h2)) 
     i_20
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[129]));
LUT1 #(
    .INIT(2'h2)) 
     i_21
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[128]));
LUT1 #(
    .INIT(2'h2)) 
     i_22
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[127]));
LUT1 #(
    .INIT(2'h2)) 
     i_23
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[126]));
LUT1 #(
    .INIT(2'h2)) 
     i_24
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[125]));
LUT1 #(
    .INIT(2'h2)) 
     i_25
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[124]));
LUT1 #(
    .INIT(2'h2)) 
     i_26
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[123]));
LUT1 #(
    .INIT(2'h2)) 
     i_27
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[122]));
LUT1 #(
    .INIT(2'h2)) 
     i_28
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[121]));
LUT1 #(
    .INIT(2'h2)) 
     i_29
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[120]));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[146]));
LUT1 #(
    .INIT(2'h2)) 
     i_30
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[119]));
LUT1 #(
    .INIT(2'h2)) 
     i_31
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[118]));
LUT1 #(
    .INIT(2'h2)) 
     i_32
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[117]));
LUT1 #(
    .INIT(2'h2)) 
     i_33
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[116]));
LUT1 #(
    .INIT(2'h2)) 
     i_34
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[115]));
LUT1 #(
    .INIT(2'h2)) 
     i_35
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[114]));
LUT1 #(
    .INIT(2'h2)) 
     i_36
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[113]));
LUT1 #(
    .INIT(2'h2)) 
     i_37
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[112]));
LUT1 #(
    .INIT(2'h2)) 
     i_38
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[111]));
LUT1 #(
    .INIT(2'h2)) 
     i_39
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[110]));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[145]));
LUT1 #(
    .INIT(2'h2)) 
     i_40
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[109]));
LUT1 #(
    .INIT(2'h2)) 
     i_41
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[108]));
LUT1 #(
    .INIT(2'h2)) 
     i_42
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[107]));
LUT1 #(
    .INIT(2'h2)) 
     i_43
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[106]));
LUT1 #(
    .INIT(2'h2)) 
     i_44
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[105]));
LUT1 #(
    .INIT(2'h2)) 
     i_45
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[104]));
LUT1 #(
    .INIT(2'h2)) 
     i_46
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[103]));
LUT1 #(
    .INIT(2'h2)) 
     i_47
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[102]));
LUT1 #(
    .INIT(2'h2)) 
     i_48
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[101]));
LUT1 #(
    .INIT(2'h2)) 
     i_49
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[100]));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[144]));
LUT1 #(
    .INIT(2'h2)) 
     i_50
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[99]));
LUT1 #(
    .INIT(2'h2)) 
     i_51
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[98]));
LUT1 #(
    .INIT(2'h2)) 
     i_52
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[97]));
LUT1 #(
    .INIT(2'h2)) 
     i_53
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[96]));
LUT1 #(
    .INIT(2'h2)) 
     i_54
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[95]));
LUT1 #(
    .INIT(2'h2)) 
     i_55
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[94]));
LUT1 #(
    .INIT(2'h2)) 
     i_56
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[93]));
LUT1 #(
    .INIT(2'h2)) 
     i_57
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[92]));
LUT1 #(
    .INIT(2'h2)) 
     i_58
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[91]));
LUT1 #(
    .INIT(2'h2)) 
     i_59
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[90]));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[143]));
LUT1 #(
    .INIT(2'h2)) 
     i_60
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[89]));
LUT1 #(
    .INIT(2'h2)) 
     i_61
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[88]));
LUT1 #(
    .INIT(2'h2)) 
     i_62
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[87]));
LUT1 #(
    .INIT(2'h2)) 
     i_63
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[86]));
LUT1 #(
    .INIT(2'h2)) 
     i_64
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[85]));
LUT1 #(
    .INIT(2'h2)) 
     i_65
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[84]));
LUT1 #(
    .INIT(2'h2)) 
     i_66
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[83]));
LUT1 #(
    .INIT(2'h2)) 
     i_67
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[82]));
LUT1 #(
    .INIT(2'h2)) 
     i_68
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[81]));
LUT1 #(
    .INIT(2'h2)) 
     i_69
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[80]));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[142]));
LUT1 #(
    .INIT(2'h2)) 
     i_70
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[79]));
LUT1 #(
    .INIT(2'h2)) 
     i_71
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[78]));
LUT1 #(
    .INIT(2'h2)) 
     i_72
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[77]));
LUT1 #(
    .INIT(2'h2)) 
     i_73
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[76]));
LUT1 #(
    .INIT(2'h2)) 
     i_74
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[75]));
LUT1 #(
    .INIT(2'h2)) 
     i_75
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[74]));
LUT1 #(
    .INIT(2'h2)) 
     i_76
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[73]));
LUT1 #(
    .INIT(2'h2)) 
     i_77
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[72]));
LUT1 #(
    .INIT(2'h2)) 
     i_78
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[71]));
LUT1 #(
    .INIT(2'h2)) 
     i_79
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[70]));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[141]));
LUT1 #(
    .INIT(2'h2)) 
     i_80
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[69]));
LUT1 #(
    .INIT(2'h2)) 
     i_81
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[68]));
LUT1 #(
    .INIT(2'h2)) 
     i_82
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[67]));
LUT1 #(
    .INIT(2'h2)) 
     i_83
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[66]));
LUT1 #(
    .INIT(2'h2)) 
     i_84
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[65]));
LUT1 #(
    .INIT(2'h2)) 
     i_85
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[64]));
LUT1 #(
    .INIT(2'h2)) 
     i_86
       (.I0(\<const1> ),
        .O(s2mm_cmnd_data[31]));
LUT1 #(
    .INIT(2'h2)) 
     i_87
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[30]));
LUT1 #(
    .INIT(2'h2)) 
     i_88
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[29]));
LUT1 #(
    .INIT(2'h2)) 
     i_89
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[28]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[140]));
LUT1 #(
    .INIT(2'h2)) 
     i_90
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[27]));
LUT1 #(
    .INIT(2'h2)) 
     i_91
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[26]));
LUT1 #(
    .INIT(2'h2)) 
     i_92
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[25]));
LUT1 #(
    .INIT(2'h2)) 
     i_93
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[24]));
LUT1 #(
    .INIT(2'h2)) 
     i_94
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[22]));
LUT1 #(
    .INIT(2'h2)) 
     i_95
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[21]));
LUT1 #(
    .INIT(2'h2)) 
     i_96
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[20]));
LUT1 #(
    .INIT(2'h2)) 
     i_97
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[19]));
LUT1 #(
    .INIT(2'h2)) 
     i_98
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[18]));
LUT1 #(
    .INIT(2'h2)) 
     i_99
       (.I0(\<const0> ),
        .O(s2mm_cmnd_data[17]));
endmodule

module axi_dma_0axi_dma_s2mm_sg_if
   (O1,
    desc_update_done,
    writing_app_fields,
    updt_sts,
    updt_desc_sts,
    Din,
    O2,
    E,
    O3,
    O5,
    updtptr_tlast,
    O4,
    fifo_sinit,
    I1,
    m_axi_sg_aclk,
    FIFO_Full,
    stsstrm_fifo_empty,
    I2,
    Q,
    s2mm_halt,
    I3,
    p_11_in,
    p_12_in,
    p_13_in,
    p_9_in,
    s2mm_scndry_resetn,
    ptr2_queue_full,
    p_8_out,
    out,
    I9,
    SR);
  output O1;
  output desc_update_done;
  output writing_app_fields;
  output updt_sts;
  output [0:0]updt_desc_sts;
  output [0:33]Din;
  output O2;
  output [0:0]E;
  output O3;
  output O5;
  output updtptr_tlast;
  output [25:0]O4;
  input fifo_sinit;
  input I1;
  input m_axi_sg_aclk;
  input FIFO_Full;
  input stsstrm_fifo_empty;
  input [14:0]I2;
  input [17:0]Q;
  input s2mm_halt;
  input I3;
  input p_11_in;
  input p_12_in;
  input p_13_in;
  input p_9_in;
  input s2mm_scndry_resetn;
  input ptr2_queue_full;
  input p_8_out;
  input [25:0]out;
  input I9;
  input [0:0]SR;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:33]Din;
  wire [0:0]E;
  wire FIFO_Full;
  wire I1;
  wire [14:0]I2;
  wire I3;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire [25:0]O4;
  wire O5;
  wire [17:0]Q;
  wire [0:0]SR;
  wire cmd_wr_mask;
  wire desc_update_done;
  wire fifo_sinit;
  wire m_axi_sg_aclk;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[0]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[10]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[11]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[12]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[13]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[14]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[15]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[16]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[17]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[18]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[19]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[1]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[20]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[21]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[22]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[23]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[24]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[26]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[27]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[28]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[29]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[2]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[31]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_2 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[3]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[4]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[5]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[6]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[7]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[8]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[9]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_i_1 ;
  wire \n_0_GEN_DESC_UPDT_QUEUE.updt_sts_i_1 ;
  wire \n_0_GEN_SOF_QUEUE_MODE.cmd_wr_mask_i_1 ;
  wire \n_0_GEN_SOF_QUEUE_MODE.sof_count[0]_i_1 ;
  wire \n_0_GEN_SOF_QUEUE_MODE.sof_count[1]_i_1 ;
  wire \n_0_GEN_SOF_QUEUE_MODE.sof_count[2]_i_1 ;
  wire \n_0_GEN_SOF_QUEUE_MODE.sof_received_i_1 ;
  wire \n_0_GEN_SOF_QUEUE_MODE.sof_received_i_2 ;
  wire n_0_updt_data_i_1;
  wire [25:0]out;
  wire p_11_in;
  wire p_12_in;
  wire p_13_in;
  wire [33:27]p_3_in;
  wire p_8_out;
  wire p_9_in;
  wire ptr2_queue_full;
  wire s2mm_halt;
  wire s2mm_scndry_resetn;
  wire s2mm_sts_received_clr;
  wire [2:0]sof_count;
  wire sof_received;
  wire sts_received_re;
  wire sts_shftenbl2_out;
  wire stsstrm_fifo_empty;
  wire [0:0]updt_desc_sts;
  wire updt_sts;
  wire [33:32]updt_zero_reg3;
  wire [33:32]updt_zero_reg4;
  wire [33:32]updt_zero_reg5;
  wire [33:32]updt_zero_reg6;
  wire updtptr_tlast;
  wire writing_app_fields;

LUT5 #(
    .INIT(32'hAA8A0080)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[0]_i_1 
       (.I0(s2mm_scndry_resetn),
        .I1(Din[33]),
        .I2(O2),
        .I3(sts_received_re),
        .I4(I2[0]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[0]_i_1 ));
LUT5 #(
    .INIT(32'hAA8A0080)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[10]_i_1 
       (.I0(s2mm_scndry_resetn),
        .I1(Din[23]),
        .I2(O2),
        .I3(sts_received_re),
        .I4(I2[10]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[10]_i_1 ));
LUT5 #(
    .INIT(32'hAA8A0080)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[11]_i_1 
       (.I0(s2mm_scndry_resetn),
        .I1(Din[22]),
        .I2(O2),
        .I3(sts_received_re),
        .I4(I2[11]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[11]_i_1 ));
LUT5 #(
    .INIT(32'hAA8A0080)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[12]_i_1 
       (.I0(s2mm_scndry_resetn),
        .I1(Din[21]),
        .I2(O2),
        .I3(sts_received_re),
        .I4(I2[12]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[12]_i_1 ));
LUT5 #(
    .INIT(32'hAA8A0080)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[13]_i_1 
       (.I0(s2mm_scndry_resetn),
        .I1(Din[20]),
        .I2(O2),
        .I3(sts_received_re),
        .I4(I2[13]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[13]_i_1 ));
LUT6 #(
    .INIT(64'h00000000B8880000)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[14]_i_1 
       (.I0(Din[19]),
        .I1(O2),
        .I2(writing_app_fields),
        .I3(Q[0]),
        .I4(s2mm_scndry_resetn),
        .I5(sts_received_re),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[14]_i_1 ));
LUT6 #(
    .INIT(64'h00000000B8880000)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[15]_i_1 
       (.I0(Din[18]),
        .I1(O2),
        .I2(writing_app_fields),
        .I3(Q[1]),
        .I4(s2mm_scndry_resetn),
        .I5(sts_received_re),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[15]_i_1 ));
LUT6 #(
    .INIT(64'h00000000B8880000)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[16]_i_1 
       (.I0(Din[17]),
        .I1(O2),
        .I2(writing_app_fields),
        .I3(Q[2]),
        .I4(s2mm_scndry_resetn),
        .I5(sts_received_re),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[16]_i_1 ));
LUT6 #(
    .INIT(64'h00000000B8880000)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[17]_i_1 
       (.I0(Din[16]),
        .I1(O2),
        .I2(writing_app_fields),
        .I3(Q[3]),
        .I4(s2mm_scndry_resetn),
        .I5(sts_received_re),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[17]_i_1 ));
LUT6 #(
    .INIT(64'h00000000B8880000)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[18]_i_1 
       (.I0(Din[15]),
        .I1(O2),
        .I2(writing_app_fields),
        .I3(Q[4]),
        .I4(s2mm_scndry_resetn),
        .I5(sts_received_re),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[18]_i_1 ));
LUT6 #(
    .INIT(64'h00000000B8880000)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[19]_i_1 
       (.I0(Din[14]),
        .I1(O2),
        .I2(writing_app_fields),
        .I3(Q[5]),
        .I4(s2mm_scndry_resetn),
        .I5(sts_received_re),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[19]_i_1 ));
LUT5 #(
    .INIT(32'hAA8A0080)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[1]_i_1 
       (.I0(s2mm_scndry_resetn),
        .I1(Din[32]),
        .I2(O2),
        .I3(sts_received_re),
        .I4(I2[1]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[1]_i_1 ));
LUT6 #(
    .INIT(64'h00000000B8880000)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[20]_i_1 
       (.I0(Din[13]),
        .I1(O2),
        .I2(writing_app_fields),
        .I3(Q[6]),
        .I4(s2mm_scndry_resetn),
        .I5(sts_received_re),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[20]_i_1 ));
LUT6 #(
    .INIT(64'h00000000B8880000)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[21]_i_1 
       (.I0(Din[12]),
        .I1(O2),
        .I2(writing_app_fields),
        .I3(Q[7]),
        .I4(s2mm_scndry_resetn),
        .I5(sts_received_re),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[21]_i_1 ));
LUT6 #(
    .INIT(64'h00000000B8880000)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[22]_i_1 
       (.I0(Din[11]),
        .I1(O2),
        .I2(writing_app_fields),
        .I3(Q[8]),
        .I4(s2mm_scndry_resetn),
        .I5(sts_received_re),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[22]_i_1 ));
LUT6 #(
    .INIT(64'h00000000B8880000)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[23]_i_1 
       (.I0(Din[10]),
        .I1(O2),
        .I2(writing_app_fields),
        .I3(Q[9]),
        .I4(s2mm_scndry_resetn),
        .I5(sts_received_re),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[23]_i_1 ));
LUT6 #(
    .INIT(64'h00000000B8880000)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[24]_i_1 
       (.I0(Din[9]),
        .I1(O2),
        .I2(writing_app_fields),
        .I3(Q[10]),
        .I4(s2mm_scndry_resetn),
        .I5(sts_received_re),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[24]_i_1 ));
LUT6 #(
    .INIT(64'h00000000B8880000)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1 
       (.I0(Din[8]),
        .I1(O2),
        .I2(writing_app_fields),
        .I3(Q[11]),
        .I4(s2mm_scndry_resetn),
        .I5(sts_received_re),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1 ));
LUT5 #(
    .INIT(32'hAA8A0080)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[26]_i_1 
       (.I0(s2mm_scndry_resetn),
        .I1(Din[7]),
        .I2(O2),
        .I3(sts_received_re),
        .I4(I2[14]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[26]_i_1 ));
LUT5 #(
    .INIT(32'hAA8A0080)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[27]_i_1 
       (.I0(s2mm_scndry_resetn),
        .I1(Din[6]),
        .I2(O2),
        .I3(sts_received_re),
        .I4(p_3_in[27]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[27]_i_1 ));
LUT6 #(
    .INIT(64'hFFEF002000200020)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[27]_i_2 
       (.I0(sof_received),
        .I1(O1),
        .I2(I1),
        .I3(s2mm_halt),
        .I4(writing_app_fields),
        .I5(Q[12]),
        .O(p_3_in[27]));
LUT5 #(
    .INIT(32'hAA8A0080)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[28]_i_1 
       (.I0(s2mm_scndry_resetn),
        .I1(Din[5]),
        .I2(O2),
        .I3(sts_received_re),
        .I4(p_3_in[28]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[28]_i_1 ));
LUT6 #(
    .INIT(64'hFFEF002000200020)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[28]_i_2 
       (.I0(p_13_in),
        .I1(O1),
        .I2(I1),
        .I3(s2mm_halt),
        .I4(writing_app_fields),
        .I5(Q[13]),
        .O(p_3_in[28]));
LUT5 #(
    .INIT(32'hAA8A0080)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[29]_i_1 
       (.I0(s2mm_scndry_resetn),
        .I1(Din[4]),
        .I2(O2),
        .I3(sts_received_re),
        .I4(p_3_in[29]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[29]_i_1 ));
LUT6 #(
    .INIT(64'hFFEF002000200020)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[29]_i_2 
       (.I0(p_12_in),
        .I1(O1),
        .I2(I1),
        .I3(s2mm_halt),
        .I4(writing_app_fields),
        .I5(Q[14]),
        .O(p_3_in[29]));
LUT5 #(
    .INIT(32'hAA8A0080)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[2]_i_1 
       (.I0(s2mm_scndry_resetn),
        .I1(Din[31]),
        .I2(O2),
        .I3(sts_received_re),
        .I4(I2[2]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[2]_i_1 ));
LUT5 #(
    .INIT(32'hAA8A0080)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1 
       (.I0(s2mm_scndry_resetn),
        .I1(Din[3]),
        .I2(O2),
        .I3(sts_received_re),
        .I4(p_3_in[30]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1 ));
LUT6 #(
    .INIT(64'hFFEF002000200020)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_2 
       (.I0(p_11_in),
        .I1(O1),
        .I2(I1),
        .I3(s2mm_halt),
        .I4(writing_app_fields),
        .I5(Q[15]),
        .O(p_3_in[30]));
LUT6 #(
    .INIT(64'hA8AAA8A0A8A0A8A0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[31]_i_1 
       (.I0(s2mm_scndry_resetn),
        .I1(Din[2]),
        .I2(sts_received_re),
        .I3(O2),
        .I4(Q[16]),
        .I5(writing_app_fields),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[31]_i_1 ));
LUT5 #(
    .INIT(32'h4C444044)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_1 
       (.I0(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_2 ),
        .I1(s2mm_scndry_resetn),
        .I2(sts_received_re),
        .I3(O2),
        .I4(Din[1]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_1 ));
LUT6 #(
    .INIT(64'hFFDF0010FFDFFFDF)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_2 
       (.I0(I3),
        .I1(O1),
        .I2(I1),
        .I3(s2mm_halt),
        .I4(writing_app_fields),
        .I5(updt_zero_reg3[32]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_2 ));
LUT5 #(
    .INIT(32'h0000B800)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_1 
       (.I0(updt_desc_sts),
        .I1(O2),
        .I2(p_3_in[33]),
        .I3(s2mm_scndry_resetn),
        .I4(sts_received_re),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_1 ));
LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_2 
       (.I0(updt_zero_reg3[33]),
        .I1(writing_app_fields),
        .I2(Q[17]),
        .I3(s2mm_halt),
        .I4(I1),
        .I5(O1),
        .O(p_3_in[33]));
LUT5 #(
    .INIT(32'hAA8A0080)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[3]_i_1 
       (.I0(s2mm_scndry_resetn),
        .I1(Din[30]),
        .I2(O2),
        .I3(sts_received_re),
        .I4(I2[3]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[3]_i_1 ));
LUT5 #(
    .INIT(32'hAA8A0080)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[4]_i_1 
       (.I0(s2mm_scndry_resetn),
        .I1(Din[29]),
        .I2(O2),
        .I3(sts_received_re),
        .I4(I2[4]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[4]_i_1 ));
LUT5 #(
    .INIT(32'hAA8A0080)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[5]_i_1 
       (.I0(s2mm_scndry_resetn),
        .I1(Din[28]),
        .I2(O2),
        .I3(sts_received_re),
        .I4(I2[5]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[5]_i_1 ));
LUT5 #(
    .INIT(32'hAA8A0080)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[6]_i_1 
       (.I0(s2mm_scndry_resetn),
        .I1(Din[27]),
        .I2(O2),
        .I3(sts_received_re),
        .I4(I2[6]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[6]_i_1 ));
LUT5 #(
    .INIT(32'hAA8A0080)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[7]_i_1 
       (.I0(s2mm_scndry_resetn),
        .I1(Din[26]),
        .I2(O2),
        .I3(sts_received_re),
        .I4(I2[7]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[7]_i_1 ));
LUT5 #(
    .INIT(32'hAA8A0080)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[8]_i_1 
       (.I0(s2mm_scndry_resetn),
        .I1(Din[25]),
        .I2(O2),
        .I3(sts_received_re),
        .I4(I2[8]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[8]_i_1 ));
LUT5 #(
    .INIT(32'hAA8A0080)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[9]_i_1 
       (.I0(s2mm_scndry_resetn),
        .I1(Din[24]),
        .I2(O2),
        .I3(sts_received_re),
        .I4(I2[9]),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[0]_i_1 ),
        .Q(Din[33]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[10]_i_1 ),
        .Q(Din[23]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[11]_i_1 ),
        .Q(Din[22]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[12]_i_1 ),
        .Q(Din[21]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[13]_i_1 ),
        .Q(Din[20]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[14]_i_1 ),
        .Q(Din[19]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[15]_i_1 ),
        .Q(Din[18]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[16]_i_1 ),
        .Q(Din[17]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[17]_i_1 ),
        .Q(Din[16]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[18]_i_1 ),
        .Q(Din[15]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[19]_i_1 ),
        .Q(Din[14]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[1]_i_1 ),
        .Q(Din[32]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[20]_i_1 ),
        .Q(Din[13]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[21]_i_1 ),
        .Q(Din[12]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[22]_i_1 ),
        .Q(Din[11]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[23]_i_1 ),
        .Q(Din[10]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[24]_i_1 ),
        .Q(Din[9]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1 ),
        .Q(Din[8]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[26]_i_1 ),
        .Q(Din[7]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[27]_i_1 ),
        .Q(Din[6]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[28]_i_1 ),
        .Q(Din[5]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[29]_i_1 ),
        .Q(Din[4]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[2]_i_1 ),
        .Q(Din[31]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1 ),
        .Q(Din[3]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[31]_i_1 ),
        .Q(Din[2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_1 ),
        .Q(Din[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_1 ),
        .Q(updt_desc_sts),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[3]_i_1 ),
        .Q(Din[30]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[4]_i_1 ),
        .Q(Din[29]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[5]_i_1 ),
        .Q(Din[28]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[6]_i_1 ),
        .Q(Din[27]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[7]_i_1 ),
        .Q(Din[26]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[8]_i_1 ),
        .Q(Din[25]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[9]_i_1 ),
        .Q(Din[24]),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'h1500)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3[33]_i_2 
       (.I0(FIFO_Full),
        .I1(stsstrm_fifo_empty),
        .I2(writing_app_fields),
        .I3(updt_sts),
        .O(sts_shftenbl2_out));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[32]),
        .Q(updt_zero_reg3[32]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[33]),
        .Q(updt_zero_reg3[33]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[32]),
        .Q(updt_zero_reg4[32]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[33]),
        .Q(updt_zero_reg4[33]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[32]),
        .Q(updt_zero_reg5[32]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[33]),
        .Q(updt_zero_reg5[33]),
        .R(SR));
LUT6 #(
    .INIT(64'hD0D0D0D0D000D0D0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 
       (.I0(O2),
        .I1(updt_zero_reg6[33]),
        .I2(s2mm_scndry_resetn),
        .I3(O1),
        .I4(I1),
        .I5(s2mm_halt),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(I3),
        .Q(updt_zero_reg6[32]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 ),
        .Q(updt_zero_reg6[33]),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'hCC880C88)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_i_1 
       (.I0(I3),
        .I1(s2mm_scndry_resetn),
        .I2(Q[17]),
        .I3(writing_app_fields),
        .I4(O2),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_i_1 ),
        .Q(writing_app_fields),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT5 #(
    .INIT(32'h02220000)) 
     \GEN_DESC_UPDT_QUEUE.desc_update_done_i_1 
       (.I0(updt_desc_sts),
        .I1(FIFO_Full),
        .I2(stsstrm_fifo_empty),
        .I3(writing_app_fields),
        .I4(updt_sts),
        .O(s2mm_sts_received_clr));
FDRE \GEN_DESC_UPDT_QUEUE.desc_update_done_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(s2mm_sts_received_clr),
        .Q(desc_update_done),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I1),
        .Q(O1),
        .R(fifo_sinit));
LUT5 #(
    .INIT(32'hE0E000E0)) 
     \GEN_DESC_UPDT_QUEUE.updt_sts_i_1 
       (.I0(updt_sts),
        .I1(sts_received_re),
        .I2(s2mm_scndry_resetn),
        .I3(updt_desc_sts),
        .I4(O2),
        .O(\n_0_GEN_DESC_UPDT_QUEUE.updt_sts_i_1 ));
LUT3 #(
    .INIT(8'h04)) 
     \GEN_DESC_UPDT_QUEUE.updt_sts_i_2 
       (.I0(O1),
        .I1(I1),
        .I2(s2mm_halt),
        .O(sts_received_re));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_UPDT_QUEUE.updt_sts_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_DESC_UPDT_QUEUE.updt_sts_i_1 ),
        .Q(updt_sts),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout[31]_i_1 
       (.I0(O3),
        .I1(ptr2_queue_full),
        .O(E));
LUT6 #(
    .INIT(64'h8888808888888A88)) 
     \GEN_SOF_QUEUE_MODE.cmd_wr_mask_i_1 
       (.I0(s2mm_scndry_resetn),
        .I1(cmd_wr_mask),
        .I2(s2mm_halt),
        .I3(I1),
        .I4(O1),
        .I5(I3),
        .O(\n_0_GEN_SOF_QUEUE_MODE.cmd_wr_mask_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SOF_QUEUE_MODE.cmd_wr_mask_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SOF_QUEUE_MODE.cmd_wr_mask_i_1 ),
        .Q(cmd_wr_mask),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h5565AA9A)) 
     \GEN_SOF_QUEUE_MODE.sof_count[0]_i_1 
       (.I0(p_9_in),
        .I1(s2mm_halt),
        .I2(I1),
        .I3(O1),
        .I4(sof_count[0]),
        .O(\n_0_GEN_SOF_QUEUE_MODE.sof_count[0]_i_1 ));
LUT6 #(
    .INIT(64'h77777E7788888188)) 
     \GEN_SOF_QUEUE_MODE.sof_count[1]_i_1 
       (.I0(sof_count[0]),
        .I1(p_9_in),
        .I2(s2mm_halt),
        .I3(I1),
        .I4(O1),
        .I5(sof_count[1]),
        .O(\n_0_GEN_SOF_QUEUE_MODE.sof_count[1]_i_1 ));
LUT5 #(
    .INIT(32'hFE7F0180)) 
     \GEN_SOF_QUEUE_MODE.sof_count[2]_i_1 
       (.I0(sof_count[1]),
        .I1(sof_count[0]),
        .I2(p_9_in),
        .I3(sts_received_re),
        .I4(sof_count[2]),
        .O(\n_0_GEN_SOF_QUEUE_MODE.sof_count[2]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SOF_QUEUE_MODE.sof_count_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SOF_QUEUE_MODE.sof_count[0]_i_1 ),
        .Q(sof_count[0]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SOF_QUEUE_MODE.sof_count_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SOF_QUEUE_MODE.sof_count[1]_i_1 ),
        .Q(sof_count[1]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SOF_QUEUE_MODE.sof_count_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SOF_QUEUE_MODE.sof_count[2]_i_1 ),
        .Q(sof_count[2]),
        .R(fifo_sinit));
LUT5 #(
    .INIT(32'hCC8CCC80)) 
     \GEN_SOF_QUEUE_MODE.sof_received_i_1 
       (.I0(I3),
        .I1(s2mm_scndry_resetn),
        .I2(sts_received_re),
        .I3(\n_0_GEN_SOF_QUEUE_MODE.sof_received_i_2 ),
        .I4(sof_received),
        .O(\n_0_GEN_SOF_QUEUE_MODE.sof_received_i_1 ));
LUT5 #(
    .INIT(32'h00000004)) 
     \GEN_SOF_QUEUE_MODE.sof_received_i_2 
       (.I0(sof_count[0]),
        .I1(p_9_in),
        .I2(sof_count[2]),
        .I3(sof_count[1]),
        .I4(cmd_wr_mask),
        .O(\n_0_GEN_SOF_QUEUE_MODE.sof_received_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SOF_QUEUE_MODE.sof_received_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SOF_QUEUE_MODE.sof_received_i_1 ),
        .Q(sof_received),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
LUT4 #(
    .INIT(16'h0070)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__7 
       (.I0(writing_app_fields),
        .I1(stsstrm_fifo_empty),
        .I2(updt_sts),
        .I3(FIFO_Full),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT4 #(
    .INIT(16'h0888)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(updt_desc_sts),
        .I1(updt_sts),
        .I2(writing_app_fields),
        .I3(stsstrm_fifo_empty),
        .O(Din[0]));
VCC VCC
       (.P(\<const1> ));
LUT4 #(
    .INIT(16'hFFD5)) 
     sts_received_i_i_2
       (.I0(updt_sts),
        .I1(writing_app_fields),
        .I2(stsstrm_fifo_empty),
        .I3(FIFO_Full),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT5 #(
    .INIT(32'hC8C808C8)) 
     updt_data_i_1
       (.I0(p_8_out),
        .I1(s2mm_scndry_resetn),
        .I2(O3),
        .I3(updtptr_tlast),
        .I4(ptr2_queue_full),
        .O(n_0_updt_data_i_1));
FDRE #(
    .INIT(1'b0)) 
     updt_data_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_updt_data_i_1),
        .Q(O3),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(p_8_out),
        .D(out[4]),
        .Q(O4[4]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(p_8_out),
        .D(out[5]),
        .Q(O4[5]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(p_8_out),
        .D(out[6]),
        .Q(O4[6]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(p_8_out),
        .D(out[7]),
        .Q(O4[7]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(p_8_out),
        .D(out[8]),
        .Q(O4[8]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(p_8_out),
        .D(out[9]),
        .Q(O4[9]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(p_8_out),
        .D(out[10]),
        .Q(O4[10]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(p_8_out),
        .D(out[11]),
        .Q(O4[11]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(p_8_out),
        .D(out[12]),
        .Q(O4[12]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(p_8_out),
        .D(out[13]),
        .Q(O4[13]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(p_8_out),
        .D(out[14]),
        .Q(O4[14]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(p_8_out),
        .D(out[15]),
        .Q(O4[15]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(p_8_out),
        .D(out[16]),
        .Q(O4[16]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(p_8_out),
        .D(out[17]),
        .Q(O4[17]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(p_8_out),
        .D(out[18]),
        .Q(O4[18]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(p_8_out),
        .D(out[19]),
        .Q(O4[19]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(p_8_out),
        .D(out[20]),
        .Q(O4[20]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(p_8_out),
        .D(out[21]),
        .Q(O4[21]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(p_8_out),
        .D(out[22]),
        .Q(O4[22]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(p_8_out),
        .D(out[23]),
        .Q(O4[23]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(p_8_out),
        .D(out[24]),
        .Q(O4[24]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(p_8_out),
        .D(out[25]),
        .Q(O4[25]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I9),
        .Q(updtptr_tlast),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(p_8_out),
        .D(out[0]),
        .Q(O4[0]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(p_8_out),
        .D(out[1]),
        .Q(O4[1]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(p_8_out),
        .D(out[2]),
        .Q(O4[2]),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(p_8_out),
        .D(out[3]),
        .Q(O4[3]),
        .R(fifo_sinit));
endmodule

module axi_dma_0axi_dma_s2mm_sm
   (queue_rden2_new,
    s2mm_halted_set0,
    s2mm_all_idle,
    O6,
    s2mm_run_stop_del,
    mm2s_stop_i,
    I1,
    ch2_ftch_queue_empty,
    s2mm_halt_cmplt,
    I7,
    p_26_out,
    p_32_out,
    I2,
    I3,
    queue_sinit2,
    p_8_out,
    fifo_sinit,
    m_axi_sg_aclk,
    desc_update_done,
    s2mm_scndry_resetn,
    I8);
  output queue_rden2_new;
  output s2mm_halted_set0;
  output s2mm_all_idle;
  output O6;
  input s2mm_run_stop_del;
  input mm2s_stop_i;
  input I1;
  input ch2_ftch_queue_empty;
  input s2mm_halt_cmplt;
  input I7;
  input p_26_out;
  input p_32_out;
  input I2;
  input I3;
  input queue_sinit2;
  input p_8_out;
  input fifo_sinit;
  input m_axi_sg_aclk;
  input desc_update_done;
  input s2mm_scndry_resetn;
  input I8;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire I2;
  wire I3;
  wire I7;
  wire I8;
  wire O6;
  wire ch2_ftch_queue_empty;
  wire [3:0]cmnds_queued_shift;
  wire desc_update_done;
  wire fifo_sinit;
  wire m_axi_sg_aclk;
  wire mm2s_stop_i;
  wire \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_1 ;
  wire \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_2 ;
  wire \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_1 ;
  wire \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_2 ;
  wire \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_4 ;
  wire \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0] ;
  wire \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] ;
  wire \n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[2] ;
  wire \n_0_QUEUE_COUNT.cmnds_queued_shift[0]_i_1 ;
  wire \n_0_QUEUE_COUNT.cmnds_queued_shift[1]_i_1 ;
  wire \n_0_QUEUE_COUNT.cmnds_queued_shift[2]_i_1 ;
  wire \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1 ;
  wire \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_2 ;
  wire p_26_out;
  wire p_32_out;
  wire p_8_out;
  wire queue_rden2_new;
  wire queue_sinit2;
  wire s2mm_all_idle;
  wire s2mm_halt_cmplt;
  wire s2mm_halted_set0;
  wire s2mm_run_stop_del;
  wire s2mm_scndry_resetn;

LUT6 #(
    .INIT(64'hFFFEFFFFEFEF0000)) 
     \FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_1 
       (.I0(\n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_2 ),
        .I1(\n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[2] ),
        .I2(\n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] ),
        .I3(I7),
        .I4(\n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_4 ),
        .I5(\n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0] ),
        .O(\n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_1 ));
LUT5 #(
    .INIT(32'hAAAAAA02)) 
     \FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_2 
       (.I0(\n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] ),
        .I1(I1),
        .I2(I3),
        .I3(I2),
        .I4(mm2s_stop_i),
        .O(\n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_2 ));
LUT6 #(
    .INIT(64'h4444FFFF45440000)) 
     \FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_1 
       (.I0(\n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[2] ),
        .I1(\n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_2 ),
        .I2(I7),
        .I3(\n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0] ),
        .I4(\n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_4 ),
        .I5(\n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] ),
        .O(\n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_1 ));
LUT5 #(
    .INIT(32'h00100000)) 
     \FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_2 
       (.I0(mm2s_stop_i),
        .I1(I2),
        .I2(I3),
        .I3(\n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0] ),
        .I4(\n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] ),
        .O(\n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
     \FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_4 
       (.I0(mm2s_stop_i),
        .I1(I2),
        .I2(I3),
        .I3(I1),
        .I4(\n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0] ),
        .I5(\n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[2] ),
        .O(\n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_4 ));
FDSE #(
    .INIT(1'b1)) 
     \FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_1 ),
        .Q(\n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0] ),
        .S(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_1 ),
        .Q(\n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] ),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(\n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[2] ),
        .R(fifo_sinit));
LUT3 #(
    .INIT(8'h02)) 
     \GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_valid_i_1 
       (.I0(queue_rden2_new),
        .I1(queue_sinit2),
        .I2(p_8_out),
        .O(O6));
LUT6 #(
    .INIT(64'h0000000000000040)) 
     \GEN_S2MM.queue_dout2_new[90]_i_2 
       (.I0(\n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[2] ),
        .I1(\n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0] ),
        .I2(s2mm_run_stop_del),
        .I3(mm2s_stop_i),
        .I4(I1),
        .I5(ch2_ftch_queue_empty),
        .O(queue_rden2_new));
GND GND
       (.G(\<const0> ));
LUT6 #(
    .INIT(64'h00000000BE8E0000)) 
     \QUEUE_COUNT.cmnds_queued_shift[0]_i_1 
       (.I0(cmnds_queued_shift[0]),
        .I1(\n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_2 ),
        .I2(desc_update_done),
        .I3(cmnds_queued_shift[1]),
        .I4(s2mm_scndry_resetn),
        .I5(mm2s_stop_i),
        .O(\n_0_QUEUE_COUNT.cmnds_queued_shift[0]_i_1 ));
LUT6 #(
    .INIT(64'h00000000BE8EB282)) 
     \QUEUE_COUNT.cmnds_queued_shift[1]_i_1 
       (.I0(cmnds_queued_shift[1]),
        .I1(\n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_2 ),
        .I2(desc_update_done),
        .I3(cmnds_queued_shift[2]),
        .I4(cmnds_queued_shift[0]),
        .I5(I8),
        .O(\n_0_QUEUE_COUNT.cmnds_queued_shift[1]_i_1 ));
LUT6 #(
    .INIT(64'h00000000BEB28E82)) 
     \QUEUE_COUNT.cmnds_queued_shift[2]_i_1 
       (.I0(cmnds_queued_shift[2]),
        .I1(\n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_2 ),
        .I2(desc_update_done),
        .I3(cmnds_queued_shift[1]),
        .I4(cmnds_queued_shift[3]),
        .I5(I8),
        .O(\n_0_QUEUE_COUNT.cmnds_queued_shift[2]_i_1 ));
LUT6 #(
    .INIT(64'h000000008E820000)) 
     \QUEUE_COUNT.cmnds_queued_shift[3]_i_1 
       (.I0(cmnds_queued_shift[3]),
        .I1(\n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_2 ),
        .I2(desc_update_done),
        .I3(cmnds_queued_shift[2]),
        .I4(s2mm_scndry_resetn),
        .I5(mm2s_stop_i),
        .O(\n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \QUEUE_COUNT.cmnds_queued_shift[3]_i_2 
       (.I0(mm2s_stop_i),
        .I1(I2),
        .I2(I1),
        .I3(I3),
        .I4(\n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0] ),
        .I5(\n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[2] ),
        .O(\n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \QUEUE_COUNT.cmnds_queued_shift_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_QUEUE_COUNT.cmnds_queued_shift[0]_i_1 ),
        .Q(cmnds_queued_shift[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \QUEUE_COUNT.cmnds_queued_shift_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_QUEUE_COUNT.cmnds_queued_shift[1]_i_1 ),
        .Q(cmnds_queued_shift[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \QUEUE_COUNT.cmnds_queued_shift_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_QUEUE_COUNT.cmnds_queued_shift[2]_i_1 ),
        .Q(cmnds_queued_shift[2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \QUEUE_COUNT.cmnds_queued_shift_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1 ),
        .Q(cmnds_queued_shift[3]),
        .R(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h0000200000000000)) 
     all_is_idle_d1_i_1__0
       (.I0(I7),
        .I1(cmnds_queued_shift[0]),
        .I2(p_26_out),
        .I3(p_32_out),
        .I4(\n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[2] ),
        .I5(\n_0_FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0] ),
        .O(s2mm_all_idle));
LUT4 #(
    .INIT(16'h00A2)) 
     s2mm_halted_set_i_1
       (.I0(s2mm_all_idle),
        .I1(mm2s_stop_i),
        .I2(s2mm_halt_cmplt),
        .I3(s2mm_run_stop_del),
        .O(s2mm_halted_set0));
endmodule

module axi_dma_0axi_dma_s2mm_sts_mngr
   (O2,
    O3,
    fifo_sinit,
    s2mm_run_stop_del,
    m_axi_sg_aclk,
    s2mm_halted_set0,
    I1,
    I3,
    m_axi_sg_aresetn,
    I4);
  output O2;
  output O3;
  input fifo_sinit;
  input s2mm_run_stop_del;
  input m_axi_sg_aclk;
  input s2mm_halted_set0;
  input I1;
  input I3;
  input m_axi_sg_aresetn;
  input I4;

  wire \<const1> ;
  wire I1;
  wire I3;
  wire I4;
  wire O2;
  wire O3;
  wire all_is_idle_d1;
  wire fifo_sinit;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire s2mm_halted_clr;
  wire s2mm_halted_set;
  wire s2mm_halted_set0;
  wire s2mm_run_stop_del;

VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     all_is_idle_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I1),
        .Q(all_is_idle_d1),
        .R(fifo_sinit));
LUT4 #(
    .INIT(16'hFF4F)) 
     halted_i_1__0
       (.I0(s2mm_halted_clr),
        .I1(I3),
        .I2(m_axi_sg_aresetn),
        .I3(s2mm_halted_set),
        .O(O2));
LUT6 #(
    .INIT(64'h0A000E0000000A00)) 
     idle_i_1__0
       (.I0(I4),
        .I1(s2mm_run_stop_del),
        .I2(s2mm_halted_set),
        .I3(m_axi_sg_aresetn),
        .I4(all_is_idle_d1),
        .I5(I1),
        .O(O3));
FDRE s2mm_halted_clr_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(s2mm_run_stop_del),
        .Q(s2mm_halted_clr),
        .R(fifo_sinit));
FDRE s2mm_halted_set_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(s2mm_halted_set0),
        .Q(s2mm_halted_set),
        .R(fifo_sinit));
endmodule

module axi_dma_0axi_dma_s2mm_sts_strm
   (O1,
    stsstrm_fifo_empty,
    Q,
    fifo_sinit,
    m_axi_sg_aclk,
    s_axis_s2mm_sts_tvalid,
    s2mm_scndry_resetn,
    in,
    FIFO_Full,
    updt_sts,
    writing_app_fields);
  output O1;
  output stsstrm_fifo_empty;
  output [32:0]Q;
  input fifo_sinit;
  input m_axi_sg_aclk;
  input s_axis_s2mm_sts_tvalid;
  input s2mm_scndry_resetn;
  input [0:32]in;
  input FIFO_Full;
  input updt_sts;
  input writing_app_fields;

  wire \<const0> ;
  wire \<const1> ;
  wire FIFO_Full;
  wire \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ;
  wire O1;
  wire [32:0]Q;
  wire fifo_empty;
  wire [32:0]fifo_out;
  wire fifo_sinit;
  wire [0:32]in;
  wire m_axi_sg_aclk;
  wire \n_0_GEN_SYNC_FIFO.follower_empty_i_1 ;
  wire \n_0_GEN_SYNC_FIFO.tag_stripped_i_1 ;
  wire s2mm_scndry_resetn;
  wire s_axis_s2mm_sts_tvalid;
  wire stsstrm_fifo_empty;
  wire tag_stripped;
  wire updt_sts;
  wire writing_app_fields;

axi_dma_0srl_fifo_f__parameterized3 \GEN_SYNC_FIFO.I_UPDT_STS_FIFO 
       (.E(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .I1(stsstrm_fifo_empty),
        .O1(O1),
        .fifo_empty(fifo_empty),
        .fifo_sinit(fifo_sinit),
        .in(in),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .out(fifo_out),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axis_s2mm_sts_tvalid(s_axis_s2mm_sts_tvalid),
        .tag_stripped(tag_stripped));
LUT6 #(
    .INIT(64'hA3A0A0A0FFFFFFFF)) 
     \GEN_SYNC_FIFO.follower_empty_i_1 
       (.I0(fifo_empty),
        .I1(FIFO_Full),
        .I2(stsstrm_fifo_empty),
        .I3(updt_sts),
        .I4(writing_app_fields),
        .I5(s2mm_scndry_resetn),
        .O(\n_0_GEN_SYNC_FIFO.follower_empty_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_empty_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_FIFO.follower_empty_i_1 ),
        .Q(stsstrm_fifo_empty),
        .R(\<const0> ));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[0]),
        .Q(Q[0]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[10]),
        .Q(Q[10]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[11]),
        .Q(Q[11]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[12]),
        .Q(Q[12]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[13]),
        .Q(Q[13]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[14]),
        .Q(Q[14]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[15]),
        .Q(Q[15]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[16]),
        .Q(Q[16]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[17]),
        .Q(Q[17]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[18]),
        .Q(Q[18]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[19]),
        .Q(Q[19]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[1]),
        .Q(Q[1]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[20]),
        .Q(Q[20]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[21]),
        .Q(Q[21]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[22]),
        .Q(Q[22]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[23]),
        .Q(Q[23]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[24]),
        .Q(Q[24]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[25]),
        .Q(Q[25]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[26]),
        .Q(Q[26]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[27]),
        .Q(Q[27]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[28]),
        .Q(Q[28]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[29]),
        .Q(Q[29]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[2]),
        .Q(Q[2]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[30]),
        .Q(Q[30]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[31]),
        .Q(Q[31]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[32]),
        .Q(Q[32]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[3]),
        .Q(Q[3]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[4]),
        .Q(Q[4]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[5]),
        .Q(Q[5]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[6]),
        .Q(Q[6]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[7]),
        .Q(Q[7]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[8]),
        .Q(Q[8]),
        .R(fifo_sinit));
FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(fifo_out[9]),
        .Q(Q[9]),
        .R(fifo_sinit));
LUT5 #(
    .INIT(32'hA02AA0A0)) 
     \GEN_SYNC_FIFO.tag_stripped_i_1 
       (.I0(s2mm_scndry_resetn),
        .I1(in[0]),
        .I2(tag_stripped),
        .I3(O1),
        .I4(s_axis_s2mm_sts_tvalid),
        .O(\n_0_GEN_SYNC_FIFO.tag_stripped_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.tag_stripped_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_FIFO.tag_stripped_i_1 ),
        .Q(tag_stripped),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
endmodule

module axi_dma_0axi_dma_sofeof_gen
   (O1,
    O2,
    axi_dma_tstvec,
    SR,
    m_axi_sg_aclk,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    ch1_delay_cnt_en,
    I1,
    mm2s_prmry_resetn);
  output O1;
  output O2;
  output [0:0]axi_dma_tstvec;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input m_axis_mm2s_tvalid;
  input m_axis_mm2s_tready;
  input m_axis_mm2s_tlast;
  input ch1_delay_cnt_en;
  input I1;
  input mm2s_prmry_resetn;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire O1;
  wire O2;
  wire [0:0]SR;
  wire [0:0]axi_dma_tstvec;
  wire ch1_delay_cnt_en;
  wire m_axi_sg_aclk;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire mm2s_prmry_resetn;
  wire \n_0_GEN_FOR_SYNC.s_sof_generated_i_1 ;
  wire \n_0_GEN_FOR_SYNC.s_sof_generated_i_2 ;
  wire p_0_out;
  wire p_5_in;
  wire s_last;
  wire s_last_d1;
  wire s_ready;
  wire s_sof_d1_cdc_tig;
  wire s_sof_generated;
  wire s_valid;
  wire s_valid_d1;

(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \GEN_FOR_SYNC.s_last_d1_i_1 
       (.I0(s_last),
        .I1(s_ready),
        .I2(s_valid),
        .O(p_0_out));
FDRE #(
    .INIT(1'b0)) 
     \GEN_FOR_SYNC.s_last_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_0_out),
        .Q(s_last_d1),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_FOR_SYNC.s_last_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(m_axis_mm2s_tlast),
        .Q(s_last),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_FOR_SYNC.s_ready_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(m_axis_mm2s_tready),
        .Q(s_ready),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(s_sof_generated),
        .Q(s_sof_d1_cdc_tig),
        .R(SR));
LUT4 #(
    .INIT(16'h00E0)) 
     \GEN_FOR_SYNC.s_sof_generated_i_1 
       (.I0(s_sof_generated),
        .I1(\n_0_GEN_FOR_SYNC.s_sof_generated_i_2 ),
        .I2(mm2s_prmry_resetn),
        .I3(axi_dma_tstvec),
        .O(\n_0_GEN_FOR_SYNC.s_sof_generated_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT5 #(
    .INIT(32'h08008888)) 
     \GEN_FOR_SYNC.s_sof_generated_i_2 
       (.I0(s_ready),
        .I1(s_valid),
        .I2(s_sof_generated),
        .I3(s_sof_d1_cdc_tig),
        .I4(s_valid_d1),
        .O(\n_0_GEN_FOR_SYNC.s_sof_generated_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_FOR_SYNC.s_sof_generated_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_FOR_SYNC.s_sof_generated_i_1 ),
        .Q(s_sof_generated),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \GEN_FOR_SYNC.s_valid_d1_i_1 
       (.I0(s_valid),
        .I1(s_ready),
        .O(p_5_in));
FDRE #(
    .INIT(1'b0)) 
     \GEN_FOR_SYNC.s_valid_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_5_in),
        .Q(s_valid_d1),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_FOR_SYNC.s_valid_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(m_axis_mm2s_tvalid),
        .Q(s_valid),
        .R(SR));
LUT4 #(
    .INIT(16'h00F4)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1 
       (.I0(O2),
        .I1(ch1_delay_cnt_en),
        .I2(axi_dma_tstvec),
        .I3(I1),
        .O(O1));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT5 #(
    .INIT(32'h0000D000)) 
     \axi_dma_tstvec[0]_INST_0 
       (.I0(s_valid_d1),
        .I1(s_sof_d1_cdc_tig),
        .I2(s_valid),
        .I3(s_ready),
        .I4(s_sof_generated),
        .O(O2));
LUT6 #(
    .INIT(64'h0080000080808080)) 
     \axi_dma_tstvec[1]_INST_0 
       (.I0(s_valid),
        .I1(s_ready),
        .I2(s_last),
        .I3(s_sof_generated),
        .I4(s_sof_d1_cdc_tig),
        .I5(s_last_d1),
        .O(axi_dma_tstvec));
endmodule

(* ORIG_REF_NAME = "axi_dma_sofeof_gen" *) 
module axi_dma_0axi_dma_sofeof_gen_0
   (O1,
    O2,
    axi_dma_tstvec,
    fifo_sinit,
    m_axi_sg_aclk,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    ch2_delay_cnt_en,
    I1,
    s2mm_prmry_resetn);
  output O1;
  output O2;
  output [0:0]axi_dma_tstvec;
  input fifo_sinit;
  input m_axi_sg_aclk;
  input s_axis_s2mm_tvalid;
  input s_axis_s2mm_tready;
  input s_axis_s2mm_tlast;
  input ch2_delay_cnt_en;
  input I1;
  input s2mm_prmry_resetn;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire O1;
  wire O2;
  wire [0:0]axi_dma_tstvec;
  wire ch2_delay_cnt_en;
  wire fifo_sinit;
  wire m_axi_sg_aclk;
  wire \n_0_GEN_FOR_SYNC.s_sof_generated_i_1 ;
  wire \n_0_GEN_FOR_SYNC.s_sof_generated_i_2__0 ;
  wire p_0_out;
  wire p_5_in;
  wire s2mm_prmry_resetn;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire s_last;
  wire s_last_d1;
  wire s_ready;
  wire s_sof_d1_cdc_tig;
  wire s_sof_generated;
  wire s_valid;
  wire s_valid_d1;

(* SOFT_HLUTNM = "soft_lutpair178" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \GEN_FOR_SYNC.s_last_d1_i_1__0 
       (.I0(s_last),
        .I1(s_ready),
        .I2(s_valid),
        .O(p_0_out));
FDRE #(
    .INIT(1'b0)) 
     \GEN_FOR_SYNC.s_last_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_0_out),
        .Q(s_last_d1),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_FOR_SYNC.s_last_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(s_axis_s2mm_tlast),
        .Q(s_last),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_FOR_SYNC.s_ready_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(s_axis_s2mm_tready),
        .Q(s_ready),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(s_sof_generated),
        .Q(s_sof_d1_cdc_tig),
        .R(fifo_sinit));
LUT4 #(
    .INIT(16'h00E0)) 
     \GEN_FOR_SYNC.s_sof_generated_i_1 
       (.I0(s_sof_generated),
        .I1(\n_0_GEN_FOR_SYNC.s_sof_generated_i_2__0 ),
        .I2(s2mm_prmry_resetn),
        .I3(axi_dma_tstvec),
        .O(\n_0_GEN_FOR_SYNC.s_sof_generated_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair177" *) 
   LUT5 #(
    .INIT(32'h08008888)) 
     \GEN_FOR_SYNC.s_sof_generated_i_2__0 
       (.I0(s_ready),
        .I1(s_valid),
        .I2(s_sof_generated),
        .I3(s_sof_d1_cdc_tig),
        .I4(s_valid_d1),
        .O(\n_0_GEN_FOR_SYNC.s_sof_generated_i_2__0 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_FOR_SYNC.s_sof_generated_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_FOR_SYNC.s_sof_generated_i_1 ),
        .Q(s_sof_generated),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair178" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \GEN_FOR_SYNC.s_valid_d1_i_1__0 
       (.I0(s_valid),
        .I1(s_ready),
        .O(p_5_in));
FDRE #(
    .INIT(1'b0)) 
     \GEN_FOR_SYNC.s_valid_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_5_in),
        .Q(s_valid_d1),
        .R(fifo_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_FOR_SYNC.s_valid_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(s_axis_s2mm_tvalid),
        .Q(s_valid),
        .R(fifo_sinit));
LUT4 #(
    .INIT(16'h00F4)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_1 
       (.I0(O2),
        .I1(ch2_delay_cnt_en),
        .I2(axi_dma_tstvec),
        .I3(I1),
        .O(O1));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair177" *) 
   LUT5 #(
    .INIT(32'h0000D000)) 
     \axi_dma_tstvec[2]_INST_0 
       (.I0(s_valid_d1),
        .I1(s_sof_d1_cdc_tig),
        .I2(s_valid),
        .I3(s_ready),
        .I4(s_sof_generated),
        .O(O2));
LUT6 #(
    .INIT(64'h0080000080808080)) 
     \axi_dma_tstvec[3]_INST_0 
       (.I0(s_valid),
        .I1(s_ready),
        .I2(s_last),
        .I3(s_sof_generated),
        .I4(s_sof_d1_cdc_tig),
        .I5(s_last_d1),
        .O(axi_dma_tstvec));
endmodule

module axi_dma_0axi_sg
   (p_27_out,
    s_axis_ftch_cmd_tdata,
    out,
    O1,
    O3,
    O4,
    p_36_out,
    p_8_out,
    Q,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    ch1_nxtdesc_wren,
    ch2_nxtdesc_wren,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    O17,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    m_axi_sg_awvalid,
    p_51_out,
    p_50_out,
    p_49_out,
    p_48_out,
    p_47_out,
    p_46_out,
    O18,
    p_24_out,
    p_23_out,
    p_22_out,
    p_21_out,
    p_20_out,
    p_19_out,
    O19,
    FIFO_Full,
    ch1_delay_cnt_en,
    p_44_out,
    p_45_out,
    ch2_delay_cnt_en,
    p_17_out,
    p_15_out,
    p_18_out,
    p_59_out,
    p_32_out,
    ch1_sg_idle,
    O20,
    p_53_out,
    p_26_out,
    D,
    sg_ftch_error0,
    O21,
    sg_ftch_error0_0,
    mm2s_stop_i,
    S,
    O22,
    m_axis_mm2s_cntrl_tlast,
    m_axis_mm2s_cntrl_tvalid,
    O23,
    m_axi_sg_bready,
    m_axi_sg_wvalid,
    m_axi_sg_wlast,
    O24,
    O25,
    O26,
    O27,
    DI,
    m_axi_sg_wdata,
    s2mm_stop_i2_out,
    O28,
    O29,
    ch2_ftch_queue_empty,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    O36,
    ch1_ftch_queue_empty,
    O37,
    O38,
    O39,
    O40,
    O41,
    O42,
    O43,
    O44,
    O45,
    O46,
    O47,
    O48,
    O49,
    O50,
    O51,
    O53,
    O54,
    O55,
    O56,
    m_axis_mm2s_cntrl_tdata,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    sts_queue_full,
    ptr2_queue_full,
    ptr_queue_full,
    m_axi_sg_aclk,
    O2,
    I1,
    s2mm_run_stop_del,
    m_axi_sg_aresetn,
    m_axi_sg_rresp,
    m_axi_sg_rvalid,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    I34,
    I35,
    I36,
    I37,
    I38,
    I39,
    I40,
    I41,
    I42,
    I43,
    I44,
    I45,
    I46,
    I47,
    I48,
    I49,
    I50,
    I51,
    I52,
    I53,
    I54,
    I55,
    I56,
    I57,
    I58,
    I59,
    I60,
    I61,
    I62,
    I63,
    I64,
    I65,
    I66,
    I67,
    SR,
    mm2s_cntrl_strm_stop,
    I68,
    I69,
    dm_m_axi_sg_aresetn,
    I70,
    I71,
    I72,
    p_23_out_1,
    I73,
    I74,
    I75,
    I76,
    I77,
    s_axi_lite_wdata,
    I78,
    s2mm_desc_flush_del,
    p_13_out,
    soft_reset_d2,
    soft_reset_d1,
    m_axi_sg_rlast,
    m_axi_sg_bvalid,
    m_axi_sg_wready,
    I79,
    I80,
    I81,
    I82,
    I83,
    I84,
    I85,
    I86,
    I87,
    mm2s_irqthresh_wren,
    I88,
    I89,
    I90,
    I91,
    I92,
    I93,
    I94,
    I95,
    I96,
    s2mm_irqthresh_wren,
    O59,
    O52,
    m_axi_sg_rdata,
    I97,
    s_axis_s2mm_updtptr_tvalid,
    dma_mm2s_error,
    I98,
    I99,
    I100,
    I101,
    I102,
    I103,
    I104,
    s2mm_scndry_resetn,
    mm2s_scndry_resetn,
    I105,
    I106,
    I107,
    I108,
    I109,
    I110,
    I111,
    m_axi_sg_arready,
    m_axi_sg_awready,
    s_axis_mm2s_cmd_tready,
    s_axis_mm2s_cmd_tvalid_split,
    I112,
    mm2s_irqdelay_wren,
    I113,
    s2mm_irqdelay_wren,
    axi_dma_tstvec,
    m_axis_mm2s_cntrl_tready,
    queue_rden_new,
    queue_sinit,
    queue_rden2_new,
    queue_sinit2,
    I114,
    m_axi_sg_bresp,
    Din,
    s_axis_mm2s_updtsts_tvalid,
    mm2s_pending_ptr_updt,
    E,
    I115,
    I116,
    I117,
    I118,
    I119,
    I120,
    I121);
  output p_27_out;
  output [0:0]s_axis_ftch_cmd_tdata;
  output [23:0]out;
  output [23:0]O1;
  output [72:0]O3;
  output [83:0]O4;
  output p_36_out;
  output p_8_out;
  output [5:0]Q;
  output O5;
  output [5:0]O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output ch1_nxtdesc_wren;
  output ch2_nxtdesc_wren;
  output [0:0]m_axi_sg_arsize;
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output O17;
  output [0:0]m_axi_sg_awsize;
  output [0:0]m_axi_sg_awburst;
  output m_axi_sg_awvalid;
  output p_51_out;
  output p_50_out;
  output p_49_out;
  output p_48_out;
  output p_47_out;
  output p_46_out;
  output O18;
  output p_24_out;
  output p_23_out;
  output p_22_out;
  output p_21_out;
  output p_20_out;
  output p_19_out;
  output O19;
  output FIFO_Full;
  output ch1_delay_cnt_en;
  output p_44_out;
  output p_45_out;
  output ch2_delay_cnt_en;
  output p_17_out;
  output p_15_out;
  output p_18_out;
  output p_59_out;
  output p_32_out;
  output ch1_sg_idle;
  output O20;
  output p_53_out;
  output p_26_out;
  output [25:0]D;
  output sg_ftch_error0;
  output [25:0]O21;
  output sg_ftch_error0_0;
  output mm2s_stop_i;
  output [1:0]S;
  output [1:0]O22;
  output m_axis_mm2s_cntrl_tlast;
  output m_axis_mm2s_cntrl_tvalid;
  output O23;
  output m_axi_sg_bready;
  output m_axi_sg_wvalid;
  output m_axi_sg_wlast;
  output [7:0]O24;
  output [7:0]O25;
  output [7:0]O26;
  output [7:0]O27;
  output [31:0]DI;
  output [31:0]m_axi_sg_wdata;
  output s2mm_stop_i2_out;
  output O28;
  output O29;
  output ch2_ftch_queue_empty;
  output O30;
  output O31;
  output O32;
  output O33;
  output O34;
  output O35;
  output O36;
  output ch1_ftch_queue_empty;
  output O37;
  output O38;
  output [0:0]O39;
  output [0:0]O40;
  output O41;
  output O42;
  output O43;
  output O44;
  output O45;
  output O46;
  output O47;
  output O48;
  output O49;
  output O50;
  output O51;
  output O53;
  output O54;
  output O55;
  output O56;
  output [31:0]m_axis_mm2s_cntrl_tdata;
  output [25:0]m_axi_sg_araddr;
  output [3:0]m_axi_sg_arlen;
  output [29:0]m_axi_sg_awaddr;
  output [1:0]m_axi_sg_awlen;
  output sts_queue_full;
  output ptr2_queue_full;
  output ptr_queue_full;
  input m_axi_sg_aclk;
  input [0:0]O2;
  input I1;
  input s2mm_run_stop_del;
  input m_axi_sg_aresetn;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_rvalid;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input I23;
  input I24;
  input I25;
  input I26;
  input I27;
  input I28;
  input I29;
  input I30;
  input I31;
  input I32;
  input I33;
  input I34;
  input I35;
  input I36;
  input I37;
  input I38;
  input I39;
  input I40;
  input I41;
  input I42;
  input I43;
  input I44;
  input I45;
  input I46;
  input I47;
  input I48;
  input I49;
  input I50;
  input I51;
  input I52;
  input I53;
  input I54;
  input I55;
  input I56;
  input I57;
  input I58;
  input I59;
  input I60;
  input I61;
  input I62;
  input I63;
  input I64;
  input I65;
  input I66;
  input I67;
  input [0:0]SR;
  input mm2s_cntrl_strm_stop;
  input I68;
  input I69;
  input dm_m_axi_sg_aresetn;
  input I70;
  input I71;
  input [0:0]I72;
  input p_23_out_1;
  input I73;
  input [0:0]I74;
  input I75;
  input I76;
  input I77;
  input [25:0]s_axi_lite_wdata;
  input I78;
  input s2mm_desc_flush_del;
  input p_13_out;
  input soft_reset_d2;
  input soft_reset_d1;
  input m_axi_sg_rlast;
  input m_axi_sg_bvalid;
  input m_axi_sg_wready;
  input I79;
  input I80;
  input I81;
  input I82;
  input I83;
  input I84;
  input I85;
  input I86;
  input I87;
  input mm2s_irqthresh_wren;
  input I88;
  input I89;
  input I90;
  input I91;
  input I92;
  input I93;
  input I94;
  input I95;
  input I96;
  input s2mm_irqthresh_wren;
  input [25:0]O59;
  input [25:0]O52;
  input [31:0]m_axi_sg_rdata;
  input I97;
  input s_axis_s2mm_updtptr_tvalid;
  input dma_mm2s_error;
  input I98;
  input I99;
  input I100;
  input I101;
  input I102;
  input I103;
  input I104;
  input s2mm_scndry_resetn;
  input mm2s_scndry_resetn;
  input [1:0]I105;
  input [1:0]I106;
  input [5:0]I107;
  input I108;
  input I109;
  input I110;
  input [6:0]I111;
  input m_axi_sg_arready;
  input m_axi_sg_awready;
  input s_axis_mm2s_cmd_tready;
  input s_axis_mm2s_cmd_tvalid_split;
  input I112;
  input mm2s_irqdelay_wren;
  input I113;
  input s2mm_irqdelay_wren;
  input [0:0]axi_dma_tstvec;
  input m_axis_mm2s_cntrl_tready;
  input queue_rden_new;
  input queue_sinit;
  input queue_rden2_new;
  input queue_sinit2;
  input I114;
  input [1:0]m_axi_sg_bresp;
  input [0:33]Din;
  input s_axis_mm2s_updtsts_tvalid;
  input mm2s_pending_ptr_updt;
  input [0:0]E;
  input [0:0]I115;
  input [28:0]I116;
  input [25:0]I117;
  input [0:0]I118;
  input [25:0]I119;
  input [0:0]I120;
  input [0:0]I121;

  wire \<const0> ;
  wire \<const1> ;
  wire [25:0]D;
  wire [31:0]DI;
  wire [0:33]Din;
  wire [0:0]E;
  wire FIFO_Full;
  wire \GEN_QUEUE.FTCH_QUEUE_I/current_bd0 ;
  wire \GEN_QUEUE.FTCH_QUEUE_I/in00 ;
  wire \GEN_QUEUE.FTCH_QUEUE_I/p_0_in2_in ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_s2mm ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/in00 ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/in0011_out ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/in004_out ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/in009_out ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in10_in ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in3_in ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_in ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_3_in ;
  wire I1;
  wire I10;
  wire I100;
  wire I101;
  wire I102;
  wire I103;
  wire I104;
  wire [1:0]I105;
  wire [1:0]I106;
  wire [5:0]I107;
  wire I108;
  wire I109;
  wire I11;
  wire I110;
  wire [6:0]I111;
  wire I112;
  wire I113;
  wire I114;
  wire [0:0]I115;
  wire [28:0]I116;
  wire [25:0]I117;
  wire [0:0]I118;
  wire [25:0]I119;
  wire I12;
  wire [0:0]I120;
  wire [0:0]I121;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire I34;
  wire I35;
  wire I36;
  wire I37;
  wire I38;
  wire I39;
  wire I4;
  wire I40;
  wire I41;
  wire I42;
  wire I43;
  wire I44;
  wire I45;
  wire I46;
  wire I47;
  wire I48;
  wire I49;
  wire I5;
  wire I50;
  wire I51;
  wire I52;
  wire I53;
  wire I54;
  wire I55;
  wire I56;
  wire I57;
  wire I58;
  wire I59;
  wire I6;
  wire I60;
  wire I61;
  wire I62;
  wire I63;
  wire I64;
  wire I65;
  wire I66;
  wire I67;
  wire I68;
  wire I69;
  wire I7;
  wire I70;
  wire I71;
  wire [0:0]I72;
  wire I73;
  wire [0:0]I74;
  wire I75;
  wire I76;
  wire I77;
  wire I78;
  wire I79;
  wire I8;
  wire I80;
  wire I81;
  wire I82;
  wire I83;
  wire I84;
  wire I85;
  wire I86;
  wire I87;
  wire I88;
  wire I89;
  wire I9;
  wire I90;
  wire I91;
  wire I92;
  wire I93;
  wire I94;
  wire I95;
  wire I96;
  wire I97;
  wire I98;
  wire I99;
  wire \I_FTCH_CMDSTS_IF/ftch_decerr_i ;
  wire \I_FTCH_CMDSTS_IF/ftch_slverr_i ;
  wire \I_UPDT_CMDSTS_IF/updt_decerr_i ;
  wire \I_UPDT_CMDSTS_IF/updt_interr_i ;
  wire \I_UPDT_CMDSTS_IF/updt_slverr_i ;
  wire [23:0]O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire [0:0]O2;
  wire O20;
  wire [25:0]O21;
  wire [1:0]O22;
  wire O23;
  wire [7:0]O24;
  wire [7:0]O25;
  wire [7:0]O26;
  wire [7:0]O27;
  wire O28;
  wire O29;
  wire [72:0]O3;
  wire O30;
  wire O31;
  wire O32;
  wire O33;
  wire O34;
  wire O35;
  wire O36;
  wire O37;
  wire O38;
  wire [0:0]O39;
  wire [83:0]O4;
  wire [0:0]O40;
  wire O41;
  wire O42;
  wire O43;
  wire O44;
  wire O45;
  wire O46;
  wire O47;
  wire O48;
  wire O49;
  wire O5;
  wire O50;
  wire O51;
  wire [25:0]O52;
  wire O53;
  wire O54;
  wire O55;
  wire O56;
  wire [25:0]O59;
  wire [5:0]O6;
  wire O7;
  wire O8;
  wire O9;
  wire [5:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]axi_dma_tstvec;
  wire ch1_delay_cnt_en;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ch1_nxtdesc_wren;
  wire ch1_sg_idle;
  wire ch2_delay_cnt_en;
  wire ch2_ftch_active;
  wire ch2_ftch_pause;
  wire ch2_ftch_queue_empty;
  wire ch2_nxtdesc_wren;
  wire dm_m_axi_sg_aresetn;
  wire dma_mm2s_error;
  wire [63:38]ftch_cmnd_data;
  wire ftch_cmnd_wr;
  wire ftch_stale_desc;
  wire m_axi_sg_aclk;
  wire [25:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire m_axi_sg_aresetn;
  wire [3:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire [0:0]m_axi_sg_arsize;
  wire m_axi_sg_arvalid;
  wire [29:0]m_axi_sg_awaddr;
  wire [0:0]m_axi_sg_awburst;
  wire [1:0]m_axi_sg_awlen;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [31:0]m_axi_sg_wdata;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire m_axis_ftch_sts_tready;
  wire [31:0]m_axis_mm2s_cntrl_tdata;
  wire m_axis_mm2s_cntrl_tlast;
  wire m_axis_mm2s_cntrl_tready;
  wire m_axis_mm2s_cntrl_tvalid;
  wire mm2s_cntrl_strm_stop;
  wire mm2s_irqdelay_wren;
  wire mm2s_irqthresh_wren;
  wire mm2s_pending_ptr_updt;
  wire mm2s_scndry_resetn;
  wire mm2s_stop_i;
  wire \n_0_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire n_10_I_SG_AXI_DATAMOVER;
  wire \n_14_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire n_14_I_SG_AXI_DATAMOVER;
  wire \n_15_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_16_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_17_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire n_20_I_SG_AXI_DATAMOVER;
  wire \n_50_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_51_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_52_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_53_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_54_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_55_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_55_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_56_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_56_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_57_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_57_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_58_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_58_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_59_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_59_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_60_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_60_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_61_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_61_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_62_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_62_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_63_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_63_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_64_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_64_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_65_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_65_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_66_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_66_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_67_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_67_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_68_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_68_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_69_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_69_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_70_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_70_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_71_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_71_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_72_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_72_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_73_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_73_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_74_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_74_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_75_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_75_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_76_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_77_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_78_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_79_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_80_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_81_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_82_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire n_86_I_SG_FETCH_MNGR;
  wire n_95_I_SG_FETCH_MNGR;
  wire n_96_I_SG_FETCH_MNGR;
  wire n_97_I_SG_FETCH_MNGR;
  wire [31:0]nxtdesc;
  wire [23:0]out;
  wire p_0_in9_in;
  wire p_10_out;
  wire p_11_out;
  wire p_13_out;
  wire p_14_out;
  wire p_15_out;
  wire p_16_out;
  wire p_17_out;
  wire p_18_out;
  wire p_18_out_1;
  wire p_19_out;
  wire [25:0]p_1_in;
  wire p_20_out;
  wire p_21_out;
  wire p_22_out;
  wire p_23_out;
  wire p_23_out_1;
  wire p_24_out;
  wire p_26_out;
  wire p_27_out;
  wire p_32_out;
  wire p_36_out;
  wire p_36_out_0;
  wire p_3_out;
  wire p_3_out_5;
  wire p_44_out;
  wire p_45_out;
  wire p_46_out;
  wire p_47_out;
  wire p_48_out;
  wire p_49_out;
  wire [31:6]p_4_out;
  wire p_4_out_4;
  wire p_50_out;
  wire p_51_out;
  wire p_53_out;
  wire p_59_out;
  wire p_5_out;
  wire p_5_out_3;
  wire p_6_out;
  wire p_8_out;
  wire p_8_out_2;
  wire p_9_out;
  wire ptr2_queue_full;
  wire ptr_queue_full;
  wire queue_rden2_new;
  wire queue_rden_new;
  wire queue_sinit;
  wire queue_sinit2;
  wire s2mm_desc_flush_del;
  wire s2mm_irqdelay_wren;
  wire s2mm_irqthresh_wren;
  wire s2mm_run_stop_del;
  wire s2mm_scndry_resetn;
  wire s2mm_stop_i2_out;
  wire [25:0]s_axi_lite_wdata;
  wire [0:0]s_axis_ftch_cmd_tdata;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire s_axis_mm2s_updtsts_tvalid;
  wire s_axis_s2mm_updtptr_tvalid;
  wire [64:3]s_axis_updt_cmd_tdata;
  wire s_axis_updt_cmd_tready;
  wire sg_ftch_error0;
  wire sg_ftch_error0_0;
  wire soft_reset_d1;
  wire soft_reset_d2;
  wire sts_queue_full;

axi_dma_0axi_sg_updt_mngr \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR 
       (.E(p_14_out),
        .I1(O2),
        .I10({\n_52_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_53_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_54_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_55_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I11({\n_56_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_57_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_58_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_59_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I12({\n_60_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_61_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_62_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_63_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I13({\n_64_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_65_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_66_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_67_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I14({\n_68_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_69_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_70_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_71_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I15({\n_72_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_73_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_74_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_75_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I2(n_20_I_SG_AXI_DATAMOVER),
        .I3(\n_16_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ),
        .I4(\n_17_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ),
        .I5(\n_15_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ),
        .I6(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in10_in ),
        .I7(p_44_out),
        .I8(p_17_out),
        .I87(I87),
        .I9(n_97_I_SG_FETCH_MNGR),
        .I96(I96),
        .O1(\n_0_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O10(p_23_out),
        .O11(p_22_out),
        .O12(p_21_out),
        .O13(p_20_out),
        .O14(p_19_out),
        .O15(O19),
        .O16({s_axis_updt_cmd_tdata[64:36],s_axis_updt_cmd_tdata[3]}),
        .O17(\n_55_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O18(\n_56_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O19(\n_57_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O2(p_51_out),
        .O20(\n_58_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O21(\n_59_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O22(\n_60_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O23(\n_61_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O24(\n_62_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O25(\n_63_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O26(\n_64_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O27(\n_65_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O28(\n_66_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O29(\n_67_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O3(p_50_out),
        .O30(\n_68_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O31(\n_69_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O32(\n_70_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O33(\n_71_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O34(\n_72_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O35(\n_73_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O36(\n_74_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O37(\n_75_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O38(\n_76_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O39(\n_77_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O4(p_49_out),
        .O40(\n_78_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O41(\n_79_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O42(\n_80_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O43(\n_81_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O44(\n_82_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O5(p_48_out),
        .O6(p_47_out),
        .O7(p_46_out),
        .O8(O18),
        .O9(p_24_out),
        .Q(p_1_in),
        .S({\n_50_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_51_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .follower_full_mm2s(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s ),
        .follower_full_s2mm(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_s2mm ),
        .in00(\GEN_QUEUE.I_UPDT_DESC_QUEUE/in00 ),
        .in0011_out(\GEN_QUEUE.I_UPDT_DESC_QUEUE/in0011_out ),
        .in004_out(\GEN_QUEUE.I_UPDT_DESC_QUEUE/in004_out ),
        .in009_out(\GEN_QUEUE.I_UPDT_DESC_QUEUE/in009_out ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_irqthresh_wren(mm2s_irqthresh_wren),
        .out(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in3_in ),
        .p_10_out(p_10_out),
        .p_11_out(p_11_out),
        .p_16_out(p_16_out),
        .p_18_out_1(p_18_out_1),
        .p_26_out(p_26_out),
        .p_36_out_0(p_36_out_0),
        .p_3_out(p_3_out),
        .p_3_out_5(p_3_out_5),
        .p_4_out(p_4_out),
        .p_4_out_4(p_4_out_4),
        .p_53_out(p_53_out),
        .p_5_out(p_5_out),
        .p_5_out_3(p_5_out_3),
        .p_6_out(p_6_out),
        .p_8_out_2(p_8_out_2),
        .p_9_out(p_9_out),
        .s2mm_irqthresh_wren(s2mm_irqthresh_wren),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .updt_decerr_i(\I_UPDT_CMDSTS_IF/updt_decerr_i ),
        .updt_interr_i(\I_UPDT_CMDSTS_IF/updt_interr_i ),
        .updt_slverr_i(\I_UPDT_CMDSTS_IF/updt_slverr_i ));
axi_dma_0axi_sg_updt_q_mngr \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE 
       (.Din(Din),
        .E(p_14_out),
        .FIFO_Full(FIFO_Full),
        .I1(\n_0_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I10(p_19_out),
        .I11(E),
        .I115(I115),
        .I116(I116),
        .I117(I117),
        .I118(I118),
        .I119(I119),
        .I2(n_14_I_SG_AXI_DATAMOVER),
        .I3(O18),
        .I4(p_48_out),
        .I5(p_47_out),
        .I6(p_46_out),
        .I7(O19),
        .I70(I70),
        .I8(p_21_out),
        .I9(p_20_out),
        .O1(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in10_in ),
        .O10({\n_64_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_65_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_66_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_67_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .O11({\n_68_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_69_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_70_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_71_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .O12({\n_72_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_73_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_74_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_75_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .O2(O2),
        .O3(\n_14_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ),
        .O4(\n_15_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ),
        .O5(\n_16_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ),
        .O6(\n_17_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ),
        .O7({\n_52_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_53_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_54_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_55_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .O8({\n_56_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_57_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_58_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_59_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .O9({\n_60_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_61_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_62_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_63_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .S({\n_50_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_51_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .follower_full_mm2s(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s ),
        .follower_full_s2mm(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_s2mm ),
        .in00(\GEN_QUEUE.I_UPDT_DESC_QUEUE/in00 ),
        .in0011_out(\GEN_QUEUE.I_UPDT_DESC_QUEUE/in0011_out ),
        .in004_out(\GEN_QUEUE.I_UPDT_DESC_QUEUE/in004_out ),
        .in009_out(\GEN_QUEUE.I_UPDT_DESC_QUEUE/in009_out ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .mm2s_pending_ptr_updt(mm2s_pending_ptr_updt),
        .out(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in3_in ),
        .p_10_out(p_10_out),
        .p_11_out(p_11_out),
        .p_2_in(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_in ),
        .p_36_out_0(p_36_out_0),
        .p_3_in(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_3_in ),
        .p_3_out_5(p_3_out_5),
        .p_4_out_4(p_4_out_4),
        .p_5_out(p_5_out),
        .p_5_out_3(p_5_out_3),
        .p_6_out(p_6_out),
        .p_8_out_2(p_8_out_2),
        .p_9_out(p_9_out),
        .ptr2_queue_full(ptr2_queue_full),
        .ptr_queue_full(ptr_queue_full),
        .s_axis_mm2s_updtsts_tvalid(s_axis_mm2s_updtsts_tvalid),
        .s_axis_s2mm_updtptr_tvalid(s_axis_s2mm_updtptr_tvalid),
        .sts_queue_full(sts_queue_full));
axi_dma_0axi_sg_intrpt \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT 
       (.E(\n_55_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I1(O2),
        .I107(I107),
        .I108(I108),
        .I109(I109),
        .I110(I110),
        .I111(I111),
        .I112(I112),
        .I113(I113),
        .I120(I120),
        .I121(I121),
        .I2(\n_56_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I71(I71),
        .I72(I72),
        .I73(I73),
        .I74(I74),
        .I79(I79),
        .I80(I80),
        .I81(I81),
        .I82(I82),
        .I83(I83),
        .I84(I84),
        .I85(I85),
        .I86(I86),
        .I87(I87),
        .I88(I88),
        .I89(I89),
        .I90(I90),
        .I91(I91),
        .I92(I92),
        .I93(I93),
        .I94(I94),
        .I95(I95),
        .I96(I96),
        .O1(p_44_out),
        .O18(O18),
        .O19(O19),
        .O2(p_17_out),
        .O24(O24),
        .O3(O26),
        .O4(O27),
        .O53(O53),
        .O54(O54),
        .O55(O55),
        .Q(O25),
        .axi_dma_tstvec(axi_dma_tstvec),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_irqdelay_wren(mm2s_irqdelay_wren),
        .mm2s_irqthresh_wren(mm2s_irqthresh_wren),
        .p_15_out(p_15_out),
        .p_18_out(p_18_out),
        .p_23_out_1(p_23_out_1),
        .p_45_out(p_45_out),
        .s2mm_irqdelay_wren(s2mm_irqdelay_wren),
        .s2mm_irqthresh_wren(s2mm_irqthresh_wren));
GND GND
       (.G(\<const0> ));
axi_dma_0axi_sg_datamover I_SG_AXI_DATAMOVER
       (.D({s_axis_ftch_cmd_tdata,ftch_cmnd_data}),
        .I1(\n_14_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ),
        .I2({s_axis_updt_cmd_tdata[64:36],s_axis_updt_cmd_tdata[3]}),
        .O1(O17),
        .O2(n_10_I_SG_AXI_DATAMOVER),
        .O3(n_14_I_SG_AXI_DATAMOVER),
        .O4(n_20_I_SG_AXI_DATAMOVER),
        .dm_m_axi_sg_aresetn(dm_m_axi_sg_aresetn),
        .ftch_decerr_i(\I_FTCH_CMDSTS_IF/ftch_decerr_i ),
        .ftch_slverr_i(\I_FTCH_CMDSTS_IF/ftch_slverr_i ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arsize(m_axi_sg_arsize),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awburst(m_axi_sg_awburst),
        .m_axi_sg_awlen(m_axi_sg_awlen),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .m_axis_ftch_sts_tready(m_axis_ftch_sts_tready),
        .p_16_out(p_16_out),
        .p_18_out_1(p_18_out_1),
        .p_2_in(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_in ),
        .p_36_out_0(p_36_out_0),
        .p_3_in(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_3_in ),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .updt_decerr_i(\I_UPDT_CMDSTS_IF/updt_decerr_i ),
        .updt_interr_i(\I_UPDT_CMDSTS_IF/updt_interr_i ),
        .updt_slverr_i(\I_UPDT_CMDSTS_IF/updt_slverr_i ));
axi_dma_0axi_sg_ftch_mngr I_SG_FETCH_MNGR
       (.D({s_axis_ftch_cmd_tdata,ftch_cmnd_data}),
        .E(ftch_cmnd_wr),
        .I1(O2),
        .I100(I100),
        .I101(I101),
        .I102(I102),
        .I103(I103),
        .I105(I105),
        .I106(I106),
        .I2(I1),
        .I3(n_10_I_SG_AXI_DATAMOVER),
        .I4(p_0_in9_in),
        .I5(ch1_nxtdesc_wren),
        .I6(nxtdesc),
        .I7(ch2_nxtdesc_wren),
        .I75(I75),
        .I76(I76),
        .I97(I97),
        .I98(I98),
        .I99(I99),
        .O1(p_27_out),
        .O2(O1),
        .O20(O20),
        .O22(O22),
        .O28(O28),
        .O29(O29),
        .O3(n_86_I_SG_FETCH_MNGR),
        .O30(O30),
        .O31(O31),
        .O32(O32),
        .O33(O33),
        .O34(O34),
        .O35(O35),
        .O36(O36),
        .O37(O37),
        .O38(O38),
        .O39(O39),
        .O4(mm2s_stop_i),
        .O40(O40),
        .O5(\GEN_QUEUE.FTCH_QUEUE_I/current_bd0 ),
        .O52(O52),
        .O59(O59),
        .O6(n_95_I_SG_FETCH_MNGR),
        .O7(n_96_I_SG_FETCH_MNGR),
        .O8(n_97_I_SG_FETCH_MNGR),
        .O9(O23),
        .Q(p_1_in),
        .S(S),
        .ch1_ftch_pause(ch1_ftch_pause),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch1_sg_idle(ch1_sg_idle),
        .ch2_ftch_active(ch2_ftch_active),
        .ch2_ftch_pause(ch2_ftch_pause),
        .ch2_ftch_queue_empty(ch2_ftch_queue_empty),
        .dma_mm2s_error(dma_mm2s_error),
        .ftch_decerr_i(\I_FTCH_CMDSTS_IF/ftch_decerr_i ),
        .ftch_slverr_i(\I_FTCH_CMDSTS_IF/ftch_slverr_i ),
        .ftch_stale_desc(ftch_stale_desc),
        .in00(\GEN_QUEUE.FTCH_QUEUE_I/in00 ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rresp(m_axi_sg_rresp[1]),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axis_ftch_sts_tready(m_axis_ftch_sts_tready),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .out(out),
        .p_0_in2_in(\GEN_QUEUE.FTCH_QUEUE_I/p_0_in2_in ),
        .p_13_out(p_13_out),
        .p_22_out(p_22_out),
        .p_23_out(p_23_out),
        .p_24_out(p_24_out),
        .p_32_out(p_32_out),
        .p_3_out(p_3_out),
        .p_49_out(p_49_out),
        .p_50_out(p_50_out),
        .p_51_out(p_51_out),
        .p_59_out(p_59_out),
        .p_5_out(p_5_out),
        .s2mm_desc_flush_del(s2mm_desc_flush_del),
        .s2mm_run_stop_del(s2mm_run_stop_del),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_stop_i2_out(s2mm_stop_i2_out),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .s_axis_s2mm_updtptr_tvalid(s_axis_s2mm_updtptr_tvalid),
        .sg_ftch_error0(sg_ftch_error0),
        .sg_ftch_error0_0(sg_ftch_error0_0));
axi_dma_0axi_sg_ftch_q_mngr I_SG_FETCH_QUEUE
       (.D({s_axis_ftch_cmd_tdata,ftch_cmnd_data}),
        .DI(DI),
        .E(ftch_cmnd_wr),
        .I1(O2),
        .I10(I10),
        .I104(I104),
        .I11(I11),
        .I114(I114),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I19(I19),
        .I2(I2),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I25(I25),
        .I26(I26),
        .I27(I27),
        .I28(I28),
        .I29(I29),
        .I3(I3),
        .I30(I30),
        .I31(I31),
        .I32(I32),
        .I33(I33),
        .I34(I34),
        .I35(I35),
        .I36(I36),
        .I37(I37),
        .I38(I38),
        .I39(I39),
        .I4(I4),
        .I40(I40),
        .I41(I41),
        .I42(I42),
        .I43(I43),
        .I44(I44),
        .I45(I45),
        .I46(I46),
        .I47(I47),
        .I48(I48),
        .I49(I49),
        .I5(I5),
        .I50(I50),
        .I51(I51),
        .I52(I52),
        .I53(I53),
        .I54(I54),
        .I55(I55),
        .I56(I56),
        .I57(I57),
        .I58(I58),
        .I59(I59),
        .I6(I6),
        .I60(I60),
        .I61(I61),
        .I62(I62),
        .I63(I63),
        .I64(I64),
        .I65(I65),
        .I66(I66),
        .I67(I67),
        .I68(I68),
        .I69(I69),
        .I7(I7),
        .I70(n_96_I_SG_FETCH_MNGR),
        .I71(n_95_I_SG_FETCH_MNGR),
        .I72(I1),
        .I73(n_86_I_SG_FETCH_MNGR),
        .I74(O23),
        .I75(\GEN_QUEUE.FTCH_QUEUE_I/current_bd0 ),
        .I77(I77),
        .I78(I78),
        .I8(I8),
        .I9(I9),
        .O1(p_36_out),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O13(O13),
        .O14(O14),
        .O15(O15),
        .O16(O16),
        .O17(ch1_nxtdesc_wren),
        .O18(ch2_nxtdesc_wren),
        .O19(D),
        .O2(p_8_out),
        .O20(O6),
        .O21(O21),
        .O22(ch2_ftch_queue_empty),
        .O3(O3),
        .O4(O4),
        .O41(O41),
        .O42(O42),
        .O43(O43),
        .O44(O44),
        .O45(O45),
        .O46(O46),
        .O47(O47),
        .O48(O48),
        .O49(O49),
        .O5(nxtdesc),
        .O50(O50),
        .O51(O51),
        .O56(O56),
        .O6(O5),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .SR(SR),
        .ch1_ftch_pause(ch1_ftch_pause),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch2_ftch_active(ch2_ftch_active),
        .ch2_ftch_pause(ch2_ftch_pause),
        .ftch_stale_desc(ftch_stale_desc),
        .in00(\GEN_QUEUE.FTCH_QUEUE_I/in00 ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axis_mm2s_cntrl_tdata(m_axis_mm2s_cntrl_tdata),
        .m_axis_mm2s_cntrl_tlast(m_axis_mm2s_cntrl_tlast),
        .m_axis_mm2s_cntrl_tready(m_axis_mm2s_cntrl_tready),
        .m_axis_mm2s_cntrl_tvalid(m_axis_mm2s_cntrl_tvalid),
        .mm2s_cntrl_strm_stop(mm2s_cntrl_strm_stop),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .out(p_0_in9_in),
        .p_0_in2_in(\GEN_QUEUE.FTCH_QUEUE_I/p_0_in2_in ),
        .p_4_out(p_4_out),
        .queue_rden2_new(queue_rden2_new),
        .queue_rden_new(queue_rden_new),
        .queue_sinit(queue_sinit),
        .queue_sinit2(queue_sinit2),
        .s2mm_run_stop_del(s2mm_run_stop_del),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .soft_reset_d1(soft_reset_d1),
        .soft_reset_d2(soft_reset_d2));
VCC VCC
       (.P(\<const1> ));
FDRE \ftch_error_addr_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_78_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[10]),
        .R(\<const0> ));
FDRE \ftch_error_addr_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_77_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[11]),
        .R(\<const0> ));
FDRE \ftch_error_addr_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_76_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[12]),
        .R(\<const0> ));
FDRE \ftch_error_addr_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_75_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[13]),
        .R(\<const0> ));
FDRE \ftch_error_addr_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_74_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[14]),
        .R(\<const0> ));
FDRE \ftch_error_addr_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_73_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[15]),
        .R(\<const0> ));
FDRE \ftch_error_addr_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_72_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[16]),
        .R(\<const0> ));
FDRE \ftch_error_addr_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_71_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[17]),
        .R(\<const0> ));
FDRE \ftch_error_addr_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_70_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[18]),
        .R(\<const0> ));
FDRE \ftch_error_addr_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_69_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[19]),
        .R(\<const0> ));
FDRE \ftch_error_addr_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_68_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[20]),
        .R(\<const0> ));
FDRE \ftch_error_addr_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_67_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[21]),
        .R(\<const0> ));
FDRE \ftch_error_addr_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_66_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[22]),
        .R(\<const0> ));
FDRE \ftch_error_addr_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_65_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[23]),
        .R(\<const0> ));
FDRE \ftch_error_addr_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_64_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[24]),
        .R(\<const0> ));
FDRE \ftch_error_addr_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_63_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[25]),
        .R(\<const0> ));
FDRE \ftch_error_addr_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_62_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[26]),
        .R(\<const0> ));
FDRE \ftch_error_addr_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_61_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[27]),
        .R(\<const0> ));
FDRE \ftch_error_addr_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_60_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[28]),
        .R(\<const0> ));
FDRE \ftch_error_addr_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_59_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[29]),
        .R(\<const0> ));
FDRE \ftch_error_addr_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_58_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[30]),
        .R(\<const0> ));
FDRE \ftch_error_addr_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_57_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[31]),
        .R(\<const0> ));
FDRE \ftch_error_addr_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_82_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[6]),
        .R(\<const0> ));
FDRE \ftch_error_addr_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_81_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[7]),
        .R(\<const0> ));
FDRE \ftch_error_addr_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_80_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[8]),
        .R(\<const0> ));
FDRE \ftch_error_addr_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_79_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(p_4_out[9]),
        .R(\<const0> ));
endmodule

module axi_dma_0axi_sg_addr_cntl
   (m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arvalid,
    sig_addr2rsc_cmd_fifo_empty,
    O1,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    E,
    I1,
    m_axi_sg_aclk,
    sig_cmd_burst_reg,
    I2,
    sig_mstr2addr_cmd_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_sg_arready,
    Q,
    D);
  output [0:0]m_axi_sg_arsize;
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output sig_addr2rsc_cmd_fifo_empty;
  output O1;
  output [25:0]m_axi_sg_araddr;
  output [3:0]m_axi_sg_arlen;
  input [0:0]E;
  input I1;
  input m_axi_sg_aclk;
  input [0:0]sig_cmd_burst_reg;
  input I2;
  input sig_mstr2addr_cmd_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input m_axi_sg_arready;
  input [25:0]Q;
  input [1:0]D;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]D;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire O1;
  wire [25:0]Q;
  wire m_axi_sg_aclk;
  wire [25:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire [3:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire [0:0]m_axi_sg_arsize;
  wire m_axi_sg_arvalid;
  wire n_0_sig_addr_reg_empty_i_1;
  wire n_0_sig_addr_reg_full_i_1;
  wire \n_0_sig_next_addr_reg[31]_i_1__1 ;
  wire n_0_sig_posted_to_axi_2_i_1__1;
  wire sig_addr2rsc_calc_error;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_addr_reg_full;
  wire [0:0]sig_cmd_burst_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_mstr2addr_cmd_valid;
(* RTL_KEEP = "true" *)   wire sig_posted_to_axi;
(* RTL_KEEP = "true" *)   wire sig_posted_to_axi_2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h4F4F4F4FFF4F4F4F)) 
     sig_addr_reg_empty_i_1
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_addr2rsc_cmd_fifo_empty),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_addr_reg_full),
        .I4(m_axi_sg_arready),
        .I5(sig_addr2rsc_calc_error),
        .O(n_0_sig_addr_reg_empty_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_reg_empty_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_addr_reg_empty_i_1),
        .Q(sig_addr2rsc_cmd_fifo_empty),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hF080F0800080F080)) 
     sig_addr_reg_full_i_1
       (.I0(sig_addr2rsc_cmd_fifo_empty),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_addr_reg_full),
        .I4(m_axi_sg_arready),
        .I5(sig_addr2rsc_calc_error),
        .O(n_0_sig_addr_reg_full_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_reg_full_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_addr_reg_full_i_1),
        .Q(sig_addr_reg_full),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_valid_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I2),
        .Q(m_axi_sg_arvalid),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair179" *) 
   LUT2 #(
    .INIT(4'h8)) 
     sig_btt_is_zero_reg_i_2
       (.I0(sig_addr2rsc_cmd_fifo_empty),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(O1));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I1),
        .Q(sig_addr2rsc_calc_error),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
LUT4 #(
    .INIT(16'h40FF)) 
     \sig_next_addr_reg[31]_i_1__1 
       (.I0(sig_addr2rsc_calc_error),
        .I1(m_axi_sg_arready),
        .I2(sig_addr_reg_full),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[4]),
        .Q(m_axi_sg_araddr[4]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[5]),
        .Q(m_axi_sg_araddr[5]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[6]),
        .Q(m_axi_sg_araddr[6]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[7]),
        .Q(m_axi_sg_araddr[7]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[8]),
        .Q(m_axi_sg_araddr[8]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[9]),
        .Q(m_axi_sg_araddr[9]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[10]),
        .Q(m_axi_sg_araddr[10]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[11]),
        .Q(m_axi_sg_araddr[11]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[12]),
        .Q(m_axi_sg_araddr[12]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[13]),
        .Q(m_axi_sg_araddr[13]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[14]),
        .Q(m_axi_sg_araddr[14]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[15]),
        .Q(m_axi_sg_araddr[15]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[16]),
        .Q(m_axi_sg_araddr[16]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[17]),
        .Q(m_axi_sg_araddr[17]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[18]),
        .Q(m_axi_sg_araddr[18]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[19]),
        .Q(m_axi_sg_araddr[19]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[20]),
        .Q(m_axi_sg_araddr[20]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[21]),
        .Q(m_axi_sg_araddr[21]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[22]),
        .Q(m_axi_sg_araddr[22]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[23]),
        .Q(m_axi_sg_araddr[23]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[24]),
        .Q(m_axi_sg_araddr[24]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[25]),
        .Q(m_axi_sg_araddr[25]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[0]),
        .Q(m_axi_sg_araddr[0]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[1]),
        .Q(m_axi_sg_araddr[1]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[2]),
        .Q(m_axi_sg_araddr[2]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[3]),
        .Q(m_axi_sg_araddr[3]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_burst_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(sig_cmd_burst_reg),
        .Q(m_axi_sg_arburst),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[0]),
        .Q(m_axi_sg_arlen[0]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[0]),
        .Q(m_axi_sg_arlen[1]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\<const1> ),
        .Q(m_axi_sg_arlen[2]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[1]),
        .Q(m_axi_sg_arlen[3]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\<const1> ),
        .Q(m_axi_sg_arsize),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair179" *) 
   LUT3 #(
    .INIT(8'h80)) 
     sig_posted_to_axi_2_i_1__1
       (.I0(sig_addr2rsc_cmd_fifo_empty),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(n_0_sig_posted_to_axi_2_i_1__1));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_2_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_posted_to_axi_2_i_1__1),
        .Q(sig_posted_to_axi_2),
        .R(\<const0> ));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_posted_to_axi_2_i_1__1),
        .Q(sig_posted_to_axi),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_sg_addr_cntl" *) 
module axi_dma_0axi_sg_addr_cntl__parameterized0
   (sig_addr2data_addr_posted,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    m_axi_sg_awvalid,
    O1,
    sig_addr2wsc_cmd_fifo_empty,
    O2,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    sig_push_addr_reg1_out,
    sig_calc2dm_calc_err,
    m_axi_sg_aclk,
    I1,
    I2,
    I3,
    sig_data2all_tlast_error,
    sig_cmd_reg_empty,
    sig_cmd2mstr_cmd_valid,
    m_axi_sg_awready,
    I4,
    Q,
    D);
  output sig_addr2data_addr_posted;
  output [0:0]m_axi_sg_awsize;
  output [0:0]m_axi_sg_awburst;
  output m_axi_sg_awvalid;
  output O1;
  output sig_addr2wsc_cmd_fifo_empty;
  output O2;
  output [29:0]m_axi_sg_awaddr;
  output [1:0]m_axi_sg_awlen;
  input sig_push_addr_reg1_out;
  input sig_calc2dm_calc_err;
  input m_axi_sg_aclk;
  input I1;
  input I2;
  input I3;
  input sig_data2all_tlast_error;
  input sig_cmd_reg_empty;
  input sig_cmd2mstr_cmd_valid;
  input m_axi_sg_awready;
  input I4;
  input [29:0]Q;
  input [0:0]D;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O1;
  wire O2;
  wire [29:0]Q;
  wire m_axi_sg_aclk;
  wire [29:0]m_axi_sg_awaddr;
  wire [0:0]m_axi_sg_awburst;
  wire [1:0]m_axi_sg_awlen;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire n_0_sig_addr_reg_empty_i_1;
  wire n_0_sig_addr_reg_full_i_1;
  wire \n_0_sig_next_addr_reg[31]_i_1__2 ;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_calc_error;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_addr_reg_full;
  wire sig_calc2dm_calc_err;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_data2all_tlast_error;
(* RTL_KEEP = "true" *)   wire sig_posted_to_axi;
(* RTL_KEEP = "true" *)   wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;

GND GND
       (.G(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair193" *) 
   LUT4 #(
    .INIT(16'h2000)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__0 
       (.I0(sig_addr2wsc_cmd_fifo_empty),
        .I1(sig_data2all_tlast_error),
        .I2(sig_cmd_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .O(O1));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(sig_posted_to_axi),
        .O(sig_addr2data_addr_posted));
LUT6 #(
    .INIT(64'h4F4F4F4FFF4F4F4F)) 
     sig_addr_reg_empty_i_1
       (.I0(sig_push_addr_reg1_out),
        .I1(sig_addr2wsc_cmd_fifo_empty),
        .I2(I4),
        .I3(sig_addr_reg_full),
        .I4(m_axi_sg_awready),
        .I5(sig_addr2wsc_calc_error),
        .O(n_0_sig_addr_reg_empty_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_reg_empty_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_addr_reg_empty_i_1),
        .Q(sig_addr2wsc_cmd_fifo_empty),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'hC8C808C8)) 
     sig_addr_reg_full_i_1
       (.I0(sig_push_addr_reg1_out),
        .I1(I4),
        .I2(sig_addr_reg_full),
        .I3(m_axi_sg_awready),
        .I4(sig_addr2wsc_calc_error),
        .O(n_0_sig_addr_reg_full_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_reg_full_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_addr_reg_full_i_1),
        .Q(sig_addr_reg_full),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_valid_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(I2),
        .Q(m_axi_sg_awvalid),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair193" *) 
   LUT3 #(
    .INIT(8'h20)) 
     sig_btt_is_zero_reg_i_2__0
       (.I0(sig_addr2wsc_cmd_fifo_empty),
        .I1(sig_data2all_tlast_error),
        .I2(I4),
        .O(O2));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_calc2dm_calc_err),
        .Q(sig_addr2wsc_calc_error),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
LUT4 #(
    .INIT(16'h40FF)) 
     \sig_next_addr_reg[31]_i_1__2 
       (.I0(sig_addr2wsc_calc_error),
        .I1(m_axi_sg_awready),
        .I2(sig_addr_reg_full),
        .I3(I4),
        .O(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[8]),
        .Q(m_axi_sg_awaddr[8]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[9]),
        .Q(m_axi_sg_awaddr[9]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[10]),
        .Q(m_axi_sg_awaddr[10]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[11]),
        .Q(m_axi_sg_awaddr[11]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[12]),
        .Q(m_axi_sg_awaddr[12]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[13]),
        .Q(m_axi_sg_awaddr[13]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[14]),
        .Q(m_axi_sg_awaddr[14]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[15]),
        .Q(m_axi_sg_awaddr[15]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[16]),
        .Q(m_axi_sg_awaddr[16]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[17]),
        .Q(m_axi_sg_awaddr[17]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[18]),
        .Q(m_axi_sg_awaddr[18]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[19]),
        .Q(m_axi_sg_awaddr[19]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[20]),
        .Q(m_axi_sg_awaddr[20]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[21]),
        .Q(m_axi_sg_awaddr[21]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[22]),
        .Q(m_axi_sg_awaddr[22]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[23]),
        .Q(m_axi_sg_awaddr[23]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[24]),
        .Q(m_axi_sg_awaddr[24]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[25]),
        .Q(m_axi_sg_awaddr[25]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[26]),
        .Q(m_axi_sg_awaddr[26]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[27]),
        .Q(m_axi_sg_awaddr[27]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[0]),
        .Q(m_axi_sg_awaddr[0]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[28]),
        .Q(m_axi_sg_awaddr[28]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[29]),
        .Q(m_axi_sg_awaddr[29]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[1]),
        .Q(m_axi_sg_awaddr[1]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[2]),
        .Q(m_axi_sg_awaddr[2]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[3]),
        .Q(m_axi_sg_awaddr[3]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[4]),
        .Q(m_axi_sg_awaddr[4]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[5]),
        .Q(m_axi_sg_awaddr[5]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[6]),
        .Q(m_axi_sg_awaddr[6]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[7]),
        .Q(m_axi_sg_awaddr[7]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_burst_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(I1),
        .Q(m_axi_sg_awburst),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D),
        .Q(m_axi_sg_awlen[0]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D),
        .Q(m_axi_sg_awlen[1]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(\<const1> ),
        .Q(m_axi_sg_awsize),
        .R(\n_0_sig_next_addr_reg[31]_i_1__2 ));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_2_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I3),
        .Q(sig_posted_to_axi_2),
        .R(\<const0> ));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I3),
        .Q(sig_posted_to_axi),
        .R(\<const0> ));
endmodule

module axi_dma_0axi_sg_cmd_status
   (sig_init_reg,
    sig_init_reg2,
    s_axis_updt_cmd_tready,
    sig_stat2wsc_status_ready,
    E,
    sig_cmd2mstr_cmd_valid,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    O1,
    O4,
    O2,
    Q,
    SR,
    m_axi_sg_aclk,
    p_18_out_1,
    sig_cmd_reg_empty,
    sig_wsc2stat_status_valid,
    I1,
    I2,
    p_16_out,
    I3,
    I4,
    m_axi_sg_aresetn,
    sig_data2all_tlast_error,
    sig_addr2wsc_cmd_fifo_empty,
    D,
    I5);
  output sig_init_reg;
  output sig_init_reg2;
  output s_axis_updt_cmd_tready;
  output sig_stat2wsc_status_ready;
  output [0:0]E;
  output sig_cmd2mstr_cmd_valid;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output O1;
  output O4;
  output O2;
  output [31:0]Q;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input p_18_out_1;
  input sig_cmd_reg_empty;
  input sig_wsc2stat_status_valid;
  input I1;
  input I2;
  input p_16_out;
  input I3;
  input I4;
  input m_axi_sg_aresetn;
  input sig_data2all_tlast_error;
  input sig_addr2wsc_cmd_fifo_empty;
  input [30:0]D;
  input [3:0]I5;

  wire [30:0]D;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire [3:0]I5;
  wire O1;
  wire O2;
  wire O4;
  wire [31:0]Q;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire p_16_out;
  wire p_18_out_1;
  wire s_axis_updt_cmd_tready;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_data2all_tlast_error;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_stat2wsc_status_ready;
  wire sig_wsc2stat_status_valid;
  wire updt_decerr_i;
  wire updt_interr_i;
  wire updt_slverr_i;

axi_dma_0axi_sg_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.I1(sig_init_reg),
        .I2(I2),
        .I5(I5),
        .O1(sig_stat2wsc_status_ready),
        .O4(O4),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .p_16_out(p_16_out),
        .sig_init_reg2(sig_init_reg2),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .updt_decerr_i(updt_decerr_i),
        .updt_interr_i(updt_interr_i),
        .updt_slverr_i(updt_slverr_i));
axi_dma_0axi_sg_fifo I_CMD_FIFO
       (.D(D),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .O1(sig_init_reg),
        .O2(sig_cmd2mstr_cmd_valid),
        .O3(O1),
        .O4(O2),
        .Q(Q),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_18_out_1(p_18_out_1),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_init_reg2(sig_init_reg2));
endmodule

(* ORIG_REF_NAME = "axi_sg_cmd_status" *) 
module axi_dma_0axi_sg_cmd_status_3
   (O1,
    sig_stat2rsc_status_ready,
    O2,
    ftch_decerr_i,
    ftch_slverr_i,
    sig_load_input_cmd,
    sig_cmd2mstr_cmd_valid,
    O3,
    O4,
    Q,
    sig_stream_rst,
    m_axi_sg_aclk,
    s_axis_ftch_cmd_tvalid,
    sig_cmd_reg_empty,
    sig_addr2rsc_cmd_fifo_empty,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rsc2stat_status_valid,
    m_axis_ftch_sts_tready,
    I1,
    sig_btt_is_zero_reg,
    D,
    sig_rd_sts_okay_reg,
    sig_rsc2stat_status);
  output O1;
  output sig_stat2rsc_status_ready;
  output O2;
  output ftch_decerr_i;
  output ftch_slverr_i;
  output sig_load_input_cmd;
  output sig_cmd2mstr_cmd_valid;
  output O3;
  output O4;
  output [27:0]Q;
  input sig_stream_rst;
  input m_axi_sg_aclk;
  input s_axis_ftch_cmd_tvalid;
  input sig_cmd_reg_empty;
  input sig_addr2rsc_cmd_fifo_empty;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_rsc2stat_status_valid;
  input m_axis_ftch_sts_tready;
  input I1;
  input sig_btt_is_zero_reg;
  input [26:0]D;
  input sig_rd_sts_okay_reg;
  input [1:0]sig_rsc2stat_status;

  wire [26:0]D;
  wire I1;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [27:0]Q;
  wire ftch_decerr_i;
  wire ftch_slverr_i;
  wire m_axi_sg_aclk;
  wire m_axis_ftch_sts_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_btt_is_zero_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_load_input_cmd;
  wire sig_rd_sts_okay_reg;
  wire [1:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;
  wire sig_stream_rst;

axi_dma_0axi_sg_fifo__parameterized0_4 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.O1(sig_stat2rsc_status_ready),
        .O2(O2),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axis_ftch_sts_tready(m_axis_ftch_sts_tready),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_rd_sts_okay_reg(sig_rd_sts_okay_reg),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst));
axi_dma_0axi_sg_fifo_5 I_CMD_FIFO
       (.D(D),
        .I1(I1),
        .O1(O1),
        .O2(sig_cmd2mstr_cmd_valid),
        .O3(O3),
        .O4(O4),
        .Q(Q),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_btt_is_zero_reg(sig_btt_is_zero_reg),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_load_input_cmd(sig_load_input_cmd),
        .sig_stream_rst(sig_stream_rst));
endmodule

module axi_dma_0axi_sg_cntrl_strm
   (O1,
    m_axis_mm2s_cntrl_tlast,
    m_axis_mm2s_cntrl_tvalid,
    DI,
    O7,
    Q,
    O8,
    O41,
    O42,
    O43,
    O44,
    O45,
    O46,
    O47,
    O48,
    O49,
    O50,
    O51,
    O9,
    m_axis_mm2s_cntrl_tdata,
    SR,
    m_axi_sg_aclk,
    I1,
    mm2s_cntrl_strm_stop,
    E,
    out,
    m_axi_sg_rvalid,
    I73,
    D,
    sof_ftch_desc,
    ch2_ftch_active,
    I2,
    I74,
    soft_reset_d2,
    soft_reset_d1,
    m_axi_sg_rdata,
    sof_ftch_desc_del1,
    m_axi_sg_aresetn,
    I104,
    I114,
    I3,
    m_axis_mm2s_cntrl_tready);
  output O1;
  output m_axis_mm2s_cntrl_tlast;
  output m_axis_mm2s_cntrl_tvalid;
  output [31:0]DI;
  output O7;
  output [6:0]Q;
  output [6:0]O8;
  output O41;
  output O42;
  output O43;
  output O44;
  output O45;
  output O46;
  output O47;
  output O48;
  output O49;
  output O50;
  output O51;
  output O9;
  output [31:0]m_axis_mm2s_cntrl_tdata;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input [0:0]I1;
  input mm2s_cntrl_strm_stop;
  input [0:0]E;
  input [3:0]out;
  input m_axi_sg_rvalid;
  input I73;
  input [0:0]D;
  input sof_ftch_desc;
  input ch2_ftch_active;
  input I2;
  input I74;
  input soft_reset_d2;
  input soft_reset_d1;
  input [31:0]m_axi_sg_rdata;
  input sof_ftch_desc_del1;
  input m_axi_sg_aresetn;
  input I104;
  input I114;
  input [32:0]I3;
  input m_axis_mm2s_cntrl_tready;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]D;
  wire [31:0]DI;
  wire [0:0]E;
  wire [0:0]I1;
  wire I104;
  wire I114;
  wire I2;
  wire [32:0]I3;
  wire I73;
  wire I74;
  wire O1;
  wire O41;
  wire O42;
  wire O43;
  wire O44;
  wire O45;
  wire O46;
  wire O47;
  wire O48;
  wire O49;
  wire O50;
  wire O51;
  wire O7;
  wire [6:0]O8;
  wire O9;
  wire [6:0]Q;
  wire [0:0]SR;
  wire ch2_ftch_active;
  wire cntrl_fifo_empty;
  wire cntrl_fifo_rden;
  wire [32:0]dout_i;
  wire follower_empty_mm2s;
  wire follower_full_mm2s;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rvalid;
  wire [31:0]m_axis_mm2s_cntrl_tdata;
  wire m_axis_mm2s_cntrl_tlast;
  wire m_axis_mm2s_cntrl_tready;
  wire m_axis_mm2s_cntrl_tvalid;
  wire mm2s_cntrl_strm_stop;
  wire mm2s_stop_d1;
  wire \n_0_GEN_SYNC_FIFO.follower_empty_mm2s_i_1 ;
  wire \n_0_GEN_SYNC_FIFO.follower_full_mm2s_i_1 ;
  wire \n_0_GEN_SYNC_FIFO.xfer_in_progress_i_1 ;
  wire [3:0]out;
  wire p_0_in4_in;
  wire sof_ftch_desc;
  wire sof_ftch_desc_del1;
  wire soft_reset_d1;
  wire soft_reset_d2;
  wire xfer_in_progress;

axi_dma_0sync_fifo_fg \GEN_SYNC_FIFO.I_CNTRL_FIFO 
       (.D(D),
        .DI(DI),
        .E(E),
        .I104(I104),
        .I114(I114),
        .I2(I2),
        .I3(I3),
        .I73(I73),
        .O1(O1),
        .O2(cntrl_fifo_rden),
        .O3(dout_i),
        .O41(O41),
        .O42(O42),
        .O43(O43),
        .O44(O44),
        .O45(O45),
        .O46(O46),
        .O47(O47),
        .O48(O48),
        .O49(O49),
        .O50(O50),
        .O51(O51),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .SR(SR),
        .ch2_ftch_active(ch2_ftch_active),
        .cntrl_fifo_empty(cntrl_fifo_empty),
        .follower_empty_mm2s(follower_empty_mm2s),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .out(out),
        .sof_ftch_desc(sof_ftch_desc),
        .sof_ftch_desc_del1(sof_ftch_desc_del1));
(* SOFT_HLUTNM = "soft_lutpair234" *) 
   LUT5 #(
    .INIT(32'hFF8F8F8F)) 
     \GEN_SYNC_FIFO.follower_empty_mm2s_i_1 
       (.I0(follower_empty_mm2s),
        .I1(cntrl_fifo_empty),
        .I2(m_axi_sg_aresetn),
        .I3(follower_full_mm2s),
        .I4(m_axis_mm2s_cntrl_tready),
        .O(\n_0_GEN_SYNC_FIFO.follower_empty_mm2s_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_empty_mm2s_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_FIFO.follower_empty_mm2s_i_1 ),
        .Q(follower_empty_mm2s),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair234" *) 
   LUT5 #(
    .INIT(32'h0040F040)) 
     \GEN_SYNC_FIFO.follower_full_mm2s_i_1 
       (.I0(cntrl_fifo_empty),
        .I1(follower_empty_mm2s),
        .I2(m_axi_sg_aresetn),
        .I3(follower_full_mm2s),
        .I4(m_axis_mm2s_cntrl_tready),
        .O(\n_0_GEN_SYNC_FIFO.follower_full_mm2s_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_full_mm2s_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_FIFO.follower_full_mm2s_i_1 ),
        .Q(follower_full_mm2s),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[0]),
        .Q(m_axis_mm2s_cntrl_tdata[0]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[10]),
        .Q(m_axis_mm2s_cntrl_tdata[10]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[11]),
        .Q(m_axis_mm2s_cntrl_tdata[11]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[12]),
        .Q(m_axis_mm2s_cntrl_tdata[12]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[13]),
        .Q(m_axis_mm2s_cntrl_tdata[13]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[14]),
        .Q(m_axis_mm2s_cntrl_tdata[14]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[15]),
        .Q(m_axis_mm2s_cntrl_tdata[15]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[16]),
        .Q(m_axis_mm2s_cntrl_tdata[16]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[17]),
        .Q(m_axis_mm2s_cntrl_tdata[17]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[18]),
        .Q(m_axis_mm2s_cntrl_tdata[18]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[19]),
        .Q(m_axis_mm2s_cntrl_tdata[19]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[1]),
        .Q(m_axis_mm2s_cntrl_tdata[1]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[20]),
        .Q(m_axis_mm2s_cntrl_tdata[20]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[21]),
        .Q(m_axis_mm2s_cntrl_tdata[21]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[22]),
        .Q(m_axis_mm2s_cntrl_tdata[22]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[23]),
        .Q(m_axis_mm2s_cntrl_tdata[23]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[24]),
        .Q(m_axis_mm2s_cntrl_tdata[24]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[25]),
        .Q(m_axis_mm2s_cntrl_tdata[25]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[26]),
        .Q(m_axis_mm2s_cntrl_tdata[26]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[27]),
        .Q(m_axis_mm2s_cntrl_tdata[27]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[28]),
        .Q(m_axis_mm2s_cntrl_tdata[28]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[29]),
        .Q(m_axis_mm2s_cntrl_tdata[29]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[2]),
        .Q(m_axis_mm2s_cntrl_tdata[2]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[30]),
        .Q(m_axis_mm2s_cntrl_tdata[30]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[31]),
        .Q(m_axis_mm2s_cntrl_tdata[31]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[32]),
        .Q(p_0_in4_in),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[3]),
        .Q(m_axis_mm2s_cntrl_tdata[3]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[4]),
        .Q(m_axis_mm2s_cntrl_tdata[4]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[5]),
        .Q(m_axis_mm2s_cntrl_tdata[5]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[6]),
        .Q(m_axis_mm2s_cntrl_tdata[6]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[7]),
        .Q(m_axis_mm2s_cntrl_tdata[7]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[8]),
        .Q(m_axis_mm2s_cntrl_tdata[8]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(dout_i[9]),
        .Q(m_axis_mm2s_cntrl_tdata[9]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.mm2s_stop_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(mm2s_cntrl_strm_stop),
        .Q(mm2s_stop_d1),
        .R(I1));
LUT6 #(
    .INIT(64'h4404EE2EEEEEEEEE)) 
     \GEN_SYNC_FIFO.xfer_in_progress_i_1 
       (.I0(follower_full_mm2s),
        .I1(xfer_in_progress),
        .I2(mm2s_cntrl_strm_stop),
        .I3(mm2s_stop_d1),
        .I4(p_0_in4_in),
        .I5(m_axis_mm2s_cntrl_tready),
        .O(\n_0_GEN_SYNC_FIFO.xfer_in_progress_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_FIFO.xfer_in_progress_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_FIFO.xfer_in_progress_i_1 ),
        .Q(xfer_in_progress),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT5 #(
    .INIT(32'hAAEA00C0)) 
     m_axis_mm2s_cntrl_tlast_INST_0
       (.I0(follower_full_mm2s),
        .I1(xfer_in_progress),
        .I2(mm2s_cntrl_strm_stop),
        .I3(mm2s_stop_d1),
        .I4(p_0_in4_in),
        .O(m_axis_mm2s_cntrl_tlast));
LUT6 #(
    .INIT(64'hFFFFFFFF00008A88)) 
     m_axis_mm2s_cntrl_tvalid_INST_0
       (.I0(xfer_in_progress),
        .I1(I74),
        .I2(soft_reset_d2),
        .I3(soft_reset_d1),
        .I4(mm2s_stop_d1),
        .I5(follower_full_mm2s),
        .O(m_axis_mm2s_cntrl_tvalid));
endmodule

module axi_dma_0axi_sg_datamover
   (m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    O1,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    m_axi_sg_awvalid,
    s_axis_ftch_cmd_tready,
    s_axis_updt_cmd_tready,
    O2,
    ftch_decerr_i,
    ftch_slverr_i,
    m_axi_sg_bready,
    O3,
    m_axi_sg_wvalid,
    m_axi_sg_wlast,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    O4,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_aclk,
    dm_m_axi_sg_aresetn,
    s_axis_ftch_cmd_tvalid,
    m_axi_sg_rvalid,
    m_axi_sg_rlast,
    p_18_out_1,
    m_axi_sg_bvalid,
    m_axi_sg_wready,
    p_2_in,
    p_36_out_0,
    p_3_in,
    I1,
    m_axis_ftch_sts_tready,
    p_16_out,
    m_axi_sg_aresetn,
    m_axi_sg_rresp,
    m_axi_sg_arready,
    m_axi_sg_awready,
    m_axi_sg_bresp,
    D,
    I2);
  output [0:0]m_axi_sg_arsize;
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output O1;
  output [0:0]m_axi_sg_awsize;
  output [0:0]m_axi_sg_awburst;
  output m_axi_sg_awvalid;
  output s_axis_ftch_cmd_tready;
  output s_axis_updt_cmd_tready;
  output O2;
  output ftch_decerr_i;
  output ftch_slverr_i;
  output m_axi_sg_bready;
  output O3;
  output m_axi_sg_wvalid;
  output m_axi_sg_wlast;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output O4;
  output [25:0]m_axi_sg_araddr;
  output [3:0]m_axi_sg_arlen;
  output [29:0]m_axi_sg_awaddr;
  output [1:0]m_axi_sg_awlen;
  input m_axi_sg_aclk;
  input dm_m_axi_sg_aresetn;
  input s_axis_ftch_cmd_tvalid;
  input m_axi_sg_rvalid;
  input m_axi_sg_rlast;
  input p_18_out_1;
  input m_axi_sg_bvalid;
  input m_axi_sg_wready;
  input p_2_in;
  input p_36_out_0;
  input p_3_in;
  input I1;
  input m_axis_ftch_sts_tready;
  input p_16_out;
  input m_axi_sg_aresetn;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_arready;
  input m_axi_sg_awready;
  input [1:0]m_axi_sg_bresp;
  input [26:0]D;
  input [29:0]I2;

  wire [26:0]D;
  wire I1;
  wire [29:0]I2;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire dm_m_axi_sg_aresetn;
  wire ftch_decerr_i;
  wire ftch_slverr_i;
  wire m_axi_sg_aclk;
  wire [25:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire m_axi_sg_aresetn;
  wire [3:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire [0:0]m_axi_sg_arsize;
  wire m_axi_sg_arvalid;
  wire [29:0]m_axi_sg_awaddr;
  wire [0:0]m_axi_sg_awburst;
  wire [1:0]m_axi_sg_awlen;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire m_axis_ftch_sts_tready;
  wire p_16_out;
  wire p_18_out_1;
  wire p_2_in;
  wire p_36_out_0;
  wire p_3_in;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire s_axis_updt_cmd_tready;
  wire updt_decerr_i;
  wire updt_interr_i;
  wire updt_slverr_i;

axi_dma_0axi_sg_mm2s_basic_wrap \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER 
       (.D(D),
        .O1(s_axis_ftch_cmd_tready),
        .O2(O2),
        .dm_m_axi_sg_aresetn(dm_m_axi_sg_aresetn),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arsize(m_axi_sg_arsize),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axis_ftch_sts_tready(m_axis_ftch_sts_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid));
axi_dma_0axi_sg_s2mm_basic_wrap \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER 
       (.D({I2,p_36_out_0}),
        .I1(I1),
        .O1(O1),
        .O3(O3),
        .O4(O4),
        .dm_m_axi_sg_aresetn(dm_m_axi_sg_aresetn),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awburst(m_axi_sg_awburst),
        .m_axi_sg_awlen(m_axi_sg_awlen),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .p_16_out(p_16_out),
        .p_18_out_1(p_18_out_1),
        .p_2_in(p_2_in),
        .p_3_in(p_3_in),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .updt_decerr_i(updt_decerr_i),
        .updt_interr_i(updt_interr_i),
        .updt_slverr_i(updt_slverr_i));
endmodule

module axi_dma_0axi_sg_fifo
   (O1,
    sig_init_reg2,
    s_axis_updt_cmd_tready,
    E,
    O2,
    O3,
    O4,
    Q,
    SR,
    m_axi_sg_aclk,
    p_18_out_1,
    sig_cmd_reg_empty,
    I1,
    I2,
    I3,
    I4,
    sig_data2all_tlast_error,
    sig_addr2wsc_cmd_fifo_empty,
    D);
  output O1;
  output sig_init_reg2;
  output s_axis_updt_cmd_tready;
  output [0:0]E;
  output O2;
  output O3;
  output O4;
  output [31:0]Q;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input p_18_out_1;
  input sig_cmd_reg_empty;
  input I1;
  input I2;
  input I3;
  input I4;
  input sig_data2all_tlast_error;
  input sig_addr2wsc_cmd_fifo_empty;
  input [30:0]D;

  wire \<const0> ;
  wire \<const1> ;
  wire [30:0]D;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [31:0]Q;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ;
  wire n_0_sig_init_done_i_1;
  wire p_18_out_1;
  wire s_axis_updt_cmd_tready;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire [4:2]sig_cmd2mstr_command;
  wire sig_cmd_reg_empty;
  wire sig_data2all_tlast_error;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_push_regfifo;

GND GND
       (.G(\<const0> ));
LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_1__1 
       (.I0(s_axis_updt_cmd_tready),
        .I1(p_18_out_1),
        .O(sig_push_regfifo));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(\<const1> ),
        .Q(Q[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[0]),
        .Q(sig_cmd2mstr_command[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(\<const1> ),
        .Q(Q[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(\<const1> ),
        .Q(Q[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[2]),
        .Q(Q[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[3]),
        .Q(Q[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[4]),
        .Q(Q[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[5]),
        .Q(Q[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[1]),
        .Q(sig_cmd2mstr_command[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[6]),
        .Q(Q[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[7]),
        .Q(Q[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[8]),
        .Q(Q[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[9]),
        .Q(Q[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[10]),
        .Q(Q[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[11]),
        .Q(Q[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[12]),
        .Q(Q[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[13]),
        .Q(Q[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[14]),
        .Q(Q[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[15]),
        .Q(Q[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[1]),
        .Q(sig_cmd2mstr_command[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[16]),
        .Q(Q[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[17]),
        .Q(Q[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[18]),
        .Q(Q[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[19]),
        .Q(Q[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[20]),
        .Q(Q[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[21]),
        .Q(Q[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[22]),
        .Q(Q[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[23]),
        .Q(Q[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[24]),
        .Q(Q[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[25]),
        .Q(Q[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[26]),
        .Q(Q[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[27]),
        .Q(Q[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[28]),
        .Q(Q[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[29]),
        .Q(Q[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[30]),
        .Q(Q[31]),
        .R(SR));
LUT5 #(
    .INIT(32'hFFAE0000)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5 
       (.I0(I1),
        .I1(s_axis_updt_cmd_tready),
        .I2(p_18_out_1),
        .I3(sig_init_done),
        .I4(I2),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5 ),
        .Q(s_axis_updt_cmd_tready),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hCC0CCCCC88888888)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(sig_push_regfifo),
        .I1(I2),
        .I2(sig_addr2wsc_cmd_fifo_empty),
        .I3(sig_data2all_tlast_error),
        .I4(sig_cmd_reg_empty),
        .I5(O2),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ),
        .Q(O2),
        .R(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h01FF000001000000)) 
     sig_btt_is_zero_reg_i_1__0
       (.I0(sig_cmd2mstr_command[2]),
        .I1(sig_cmd2mstr_command[4]),
        .I2(sig_cmd2mstr_command[3]),
        .I3(E),
        .I4(I3),
        .I5(I4),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair197" *) 
   LUT5 #(
    .INIT(32'hFF4FFFFF)) 
     sig_cmd_reg_empty_i_1__0
       (.I0(O2),
        .I1(sig_cmd_reg_empty),
        .I2(I2),
        .I3(sig_data2all_tlast_error),
        .I4(sig_addr2wsc_cmd_fifo_empty),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair197" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \sig_cmd_tag_reg[0]_i_2__0 
       (.I0(O2),
        .I1(sig_cmd_reg_empty),
        .O(E));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(O1),
        .I2(I2),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(\<const0> ));
FDSE #(
    .INIT(1'b0)) 
     sig_init_reg2_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(O1),
        .Q(sig_init_reg2),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_init_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(SR),
        .Q(O1),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module axi_dma_0axi_sg_fifo_5
   (sig_init_reg,
    sig_init_reg2,
    O1,
    sig_load_input_cmd,
    O2,
    O3,
    O4,
    Q,
    sig_stream_rst,
    m_axi_sg_aclk,
    s_axis_ftch_cmd_tvalid,
    sig_cmd_reg_empty,
    sig_addr2rsc_cmd_fifo_empty,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I1,
    sig_btt_is_zero_reg,
    D);
  output sig_init_reg;
  output sig_init_reg2;
  output O1;
  output sig_load_input_cmd;
  output O2;
  output O3;
  output O4;
  output [27:0]Q;
  input sig_stream_rst;
  input m_axi_sg_aclk;
  input s_axis_ftch_cmd_tvalid;
  input sig_cmd_reg_empty;
  input sig_addr2rsc_cmd_fifo_empty;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I1;
  input sig_btt_is_zero_reg;
  input [26:0]D;

  wire \<const0> ;
  wire \<const1> ;
  wire [26:0]D;
  wire I1;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [27:0]Q;
  wire m_axi_sg_aclk;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ;
  wire n_0_sig_init_done_i_1;
  wire s_axis_ftch_cmd_tvalid;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_btt_is_zero_reg;
  wire [5:2]sig_cmd2mstr_command;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_load_input_cmd;
  wire sig_push_regfifo;
  wire sig_stream_rst;

GND GND
       (.G(\<const0> ));
LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_1__0 
       (.I0(O1),
        .I1(s_axis_ftch_cmd_tvalid),
        .O(sig_push_regfifo));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(\<const1> ),
        .Q(Q[0]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[26]),
        .Q(sig_cmd2mstr_command[2]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[0]),
        .Q(Q[1]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[1]),
        .Q(Q[2]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[2]),
        .Q(Q[3]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[3]),
        .Q(Q[4]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[4]),
        .Q(Q[5]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[5]),
        .Q(Q[6]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[6]),
        .Q(Q[7]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[7]),
        .Q(Q[8]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[8]),
        .Q(Q[9]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[9]),
        .Q(Q[10]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[10]),
        .Q(Q[11]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[11]),
        .Q(Q[12]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[26]),
        .Q(sig_cmd2mstr_command[4]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[12]),
        .Q(Q[13]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[13]),
        .Q(Q[14]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[14]),
        .Q(Q[15]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[15]),
        .Q(Q[16]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[16]),
        .Q(Q[17]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[17]),
        .Q(Q[18]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[18]),
        .Q(Q[19]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[19]),
        .Q(Q[20]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[20]),
        .Q(Q[21]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[21]),
        .Q(Q[22]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(\<const1> ),
        .Q(sig_cmd2mstr_command[5]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[22]),
        .Q(Q[23]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[23]),
        .Q(Q[24]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[24]),
        .Q(Q[25]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[25]),
        .Q(Q[26]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[26]),
        .Q(Q[27]),
        .R(sig_stream_rst));
LUT6 #(
    .INIT(64'hFFFF88F800000000)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3 
       (.I0(sig_load_input_cmd),
        .I1(sig_addr2rsc_cmd_fifo_empty),
        .I2(O1),
        .I3(s_axis_ftch_cmd_tvalid),
        .I4(sig_init_done),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3 ),
        .Q(O1),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h00F0F0F080808080)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(s_axis_ftch_cmd_tvalid),
        .I1(O1),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_addr2rsc_cmd_fifo_empty),
        .I4(sig_cmd_reg_empty),
        .I5(O2),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ),
        .Q(O2),
        .R(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h01FF000001000000)) 
     sig_btt_is_zero_reg_i_1
       (.I0(sig_cmd2mstr_command[4]),
        .I1(sig_cmd2mstr_command[5]),
        .I2(sig_cmd2mstr_command[2]),
        .I3(sig_load_input_cmd),
        .I4(I1),
        .I5(sig_btt_is_zero_reg),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair186" *) 
   LUT4 #(
    .INIT(16'h4FFF)) 
     sig_cmd_reg_empty_i_1
       (.I0(O2),
        .I1(sig_cmd_reg_empty),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_addr2rsc_cmd_fifo_empty),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair186" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \sig_cmd_tag_reg[0]_i_2 
       (.I0(O2),
        .I1(sig_cmd_reg_empty),
        .O(sig_load_input_cmd));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(\<const0> ));
FDSE #(
    .INIT(1'b0)) 
     sig_init_reg2_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     sig_init_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(sig_stream_rst),
        .Q(sig_init_reg),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module axi_dma_0axi_sg_fifo__parameterized0
   (O1,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    O4,
    m_axi_sg_aclk,
    sig_wsc2stat_status_valid,
    I2,
    p_16_out,
    m_axi_sg_aresetn,
    sig_init_reg2,
    I1,
    SR,
    I5);
  output O1;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output O4;
  input m_axi_sg_aclk;
  input sig_wsc2stat_status_valid;
  input I2;
  input p_16_out;
  input m_axi_sg_aresetn;
  input sig_init_reg2;
  input I1;
  input [0:0]SR;
  input [3:0]I5;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire I2;
  wire [3:0]I5;
  wire O1;
  wire O4;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [7:4]m_axis_updt_sts_tdata;
  wire m_axis_updt_sts_tvalid;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ;
  wire n_0_sig_init_done_i_1;
  wire p_16_out;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_push_regfifo;
  wire sig_wsc2stat_status_valid;
  wire updt_decerr_i;
  wire updt_interr_i;
  wire updt_slverr_i;

GND GND
       (.G(\<const0> ));
LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1 
       (.I0(O1),
        .I1(sig_wsc2stat_status_valid),
        .O(sig_push_regfifo));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I5[0]),
        .Q(m_axis_updt_sts_tdata[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I5[1]),
        .Q(m_axis_updt_sts_tdata[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I5[2]),
        .Q(m_axis_updt_sts_tdata[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I5[3]),
        .Q(m_axis_updt_sts_tdata[7]),
        .R(SR));
LUT6 #(
    .INIT(64'hAAAAAAAAAA080808)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6 
       (.I0(I2),
        .I1(O1),
        .I2(sig_wsc2stat_status_valid),
        .I3(p_16_out),
        .I4(m_axis_updt_sts_tvalid),
        .I5(sig_init_done),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6 ),
        .Q(O1),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h00F08080)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(sig_wsc2stat_status_valid),
        .I1(O1),
        .I2(I2),
        .I3(p_16_out),
        .I4(m_axis_updt_sts_tvalid),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ),
        .Q(m_axis_updt_sts_tvalid),
        .R(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(I1),
        .I2(I2),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair196" *) 
   LUT2 #(
    .INIT(4'h8)) 
     updt_decerr_i_i_1
       (.I0(m_axis_updt_sts_tvalid),
        .I1(m_axis_updt_sts_tdata[5]),
        .O(updt_decerr_i));
LUT6 #(
    .INIT(64'hFFFE000000000000)) 
     updt_done_i_1
       (.I0(m_axis_updt_sts_tdata[4]),
        .I1(m_axis_updt_sts_tdata[6]),
        .I2(m_axis_updt_sts_tdata[5]),
        .I3(m_axis_updt_sts_tdata[7]),
        .I4(m_axis_updt_sts_tvalid),
        .I5(m_axi_sg_aresetn),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair196" *) 
   LUT2 #(
    .INIT(4'h8)) 
     updt_interr_i_i_1
       (.I0(m_axis_updt_sts_tvalid),
        .I1(m_axis_updt_sts_tdata[4]),
        .O(updt_interr_i));
LUT2 #(
    .INIT(4'h8)) 
     updt_slverr_i_i_1
       (.I0(m_axis_updt_sts_tvalid),
        .I1(m_axis_updt_sts_tdata[6]),
        .O(updt_slverr_i));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module axi_dma_0axi_sg_fifo__parameterized0_4
   (O1,
    O2,
    ftch_decerr_i,
    ftch_slverr_i,
    m_axi_sg_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rsc2stat_status_valid,
    m_axis_ftch_sts_tready,
    sig_init_reg2,
    sig_init_reg,
    sig_rd_sts_okay_reg,
    sig_rsc2stat_status,
    sig_stream_rst);
  output O1;
  output O2;
  output ftch_decerr_i;
  output ftch_slverr_i;
  input m_axi_sg_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_rsc2stat_status_valid;
  input m_axis_ftch_sts_tready;
  input sig_init_reg2;
  input sig_init_reg;
  input sig_rd_sts_okay_reg;
  input [1:0]sig_rsc2stat_status;
  input sig_stream_rst;

  wire \<const0> ;
  wire \<const1> ;
  wire O1;
  wire O2;
  wire ftch_decerr_i;
  wire ftch_slverr_i;
  wire m_axi_sg_aclk;
  wire [7:5]m_axis_ftch_sts_tdata;
  wire m_axis_ftch_sts_tready;
  wire m_axis_ftch_sts_tvalid;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ;
  wire n_0_sig_init_done_i_1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_rd_sts_okay_reg;
  wire [1:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;

GND GND
       (.G(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair184" *) 
   LUT4 #(
    .INIT(16'hBF80)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1 
       (.I0(sig_rsc2stat_status[0]),
        .I1(O1),
        .I2(sig_rsc2stat_status_valid),
        .I3(m_axis_ftch_sts_tdata[5]),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair185" *) 
   LUT4 #(
    .INIT(16'hBF80)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1 
       (.I0(sig_rsc2stat_status[1]),
        .I1(O1),
        .I2(sig_rsc2stat_status_valid),
        .I3(m_axis_ftch_sts_tdata[6]),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair183" *) 
   LUT4 #(
    .INIT(16'hBF80)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1 
       (.I0(sig_rd_sts_okay_reg),
        .I1(O1),
        .I2(sig_rsc2stat_status_valid),
        .I3(m_axis_ftch_sts_tdata[7]),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1 ),
        .Q(m_axis_ftch_sts_tdata[5]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1 ),
        .Q(m_axis_ftch_sts_tdata[6]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1 ),
        .Q(m_axis_ftch_sts_tdata[7]),
        .R(sig_stream_rst));
LUT6 #(
    .INIT(64'hAAAAAAAAAA080808)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(O1),
        .I2(sig_rsc2stat_status_valid),
        .I3(m_axis_ftch_sts_tvalid),
        .I4(m_axis_ftch_sts_tready),
        .I5(sig_init_done),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4 ),
        .Q(O1),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h0080F080)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(sig_rsc2stat_status_valid),
        .I1(O1),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(m_axis_ftch_sts_tvalid),
        .I4(m_axis_ftch_sts_tready),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ),
        .Q(m_axis_ftch_sts_tvalid),
        .R(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair184" *) 
   LUT2 #(
    .INIT(4'h8)) 
     ftch_decerr_i_i_1
       (.I0(m_axis_ftch_sts_tvalid),
        .I1(m_axis_ftch_sts_tdata[5]),
        .O(ftch_decerr_i));
(* SOFT_HLUTNM = "soft_lutpair183" *) 
   LUT2 #(
    .INIT(4'h8)) 
     ftch_done_i_1
       (.I0(m_axis_ftch_sts_tdata[7]),
        .I1(m_axis_ftch_sts_tvalid),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair185" *) 
   LUT2 #(
    .INIT(4'h8)) 
     ftch_slverr_i_i_1
       (.I0(m_axis_ftch_sts_tvalid),
        .I1(m_axis_ftch_sts_tdata[6]),
        .O(ftch_slverr_i));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module axi_dma_0axi_sg_fifo__parameterized1
   (sig_rd_empty,
    m_axi_sg_bready,
    O1,
    O2,
    O3,
    S,
    SR,
    m_axi_sg_aclk,
    m_axi_sg_bvalid,
    I1,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    Dout,
    D,
    m_axi_sg_bresp,
    sig_init_reg2,
    sig_init_reg);
  output sig_rd_empty;
  output m_axi_sg_bready;
  output O1;
  output [0:0]O2;
  output O3;
  input S;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input m_axi_sg_bvalid;
  input I1;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input [0:0]Dout;
  input [1:0]D;
  input [1:0]m_axi_sg_bresp;
  input sig_init_reg2;
  input sig_init_reg;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]D;
  wire [0:0]Dout;
  wire I1;
  wire O1;
  wire [0:0]O2;
  wire O3;
  wire S;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire n_0_sig_inhibit_rdy_n_i_1__3;
  wire n_0_sig_init_done_i_1;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_rd_empty;
  wire sig_rd_empty_0;

GND GND
       (.G(\<const0> ));
axi_dma_0srl_fifo_f__parameterized0 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .Dout(Dout),
        .I1(I1),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .S(S),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_rd_empty(sig_rd_empty),
        .sig_rd_empty_0(sig_rd_empty_0));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair190" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     sig_inhibit_rdy_n_i_1__3
       (.I0(I1),
        .I1(sig_inhibit_rdy_n),
        .I2(sig_init_done),
        .O(n_0_sig_inhibit_rdy_n_i_1__3));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_inhibit_rdy_n_i_1__3),
        .Q(sig_inhibit_rdy_n),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair190" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(I1),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module axi_dma_0axi_sg_fifo__parameterized2
   (sig_rd_empty,
    O1,
    O2,
    Dout,
    sig_push_coelsc_reg,
    O3,
    O4,
    p_4_out,
    S,
    O5,
    SR,
    m_axi_sg_aclk,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    D,
    I1,
    I2,
    Din,
    sig_init_reg2,
    sig_init_reg);
  output sig_rd_empty;
  output O1;
  output O2;
  output [1:0]Dout;
  output sig_push_coelsc_reg;
  output O3;
  output O4;
  output p_4_out;
  output S;
  output O5;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input [2:0]D;
  input I1;
  input [0:0]I2;
  input [2:0]Din;
  input sig_init_reg2;
  input sig_init_reg;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]D;
  wire [2:0]Din;
  wire [1:0]Dout;
  wire I1;
  wire [0:0]I2;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire S;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire n_0_sig_inhibit_rdy_n_i_1__4;
  wire n_0_sig_init_done_i_1;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_empty;
  wire sig_rd_empty_0;
  wire sig_tlast_err_stop;

GND GND
       (.G(\<const0> ));
axi_dma_0srl_fifo_f__parameterized1 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .Din(Din),
        .Dout(Dout),
        .I1(O2),
        .I2(I1),
        .I3(I2),
        .O1(sig_rd_empty),
        .O2(O1),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .S(S),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_rd_empty_0(sig_rd_empty_0),
        .sig_tlast_err_stop(sig_tlast_err_stop));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair188" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     sig_inhibit_rdy_n_i_1__4
       (.I0(I1),
        .I1(O2),
        .I2(sig_init_done),
        .O(n_0_sig_inhibit_rdy_n_i_1__4));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_inhibit_rdy_n_i_1__4),
        .Q(O2),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair188" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(I1),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(\<const0> ));
endmodule

module axi_dma_0axi_sg_ftch_cmdsts_if
   (O1,
    m_axis_ftch_sts_tready,
    ftch_done,
    ftch_decerr,
    ftch_slverr,
    s_axis_ftch_cmd_tvalid,
    s2mm_stop_i2_out,
    O9,
    O28,
    O2,
    O29,
    O30,
    O37,
    O38,
    m_axi_sg_aclk,
    m_axi_sg_aresetn,
    I1,
    I3,
    ftch_decerr_i,
    ftch_slverr_i,
    m_axi_sg_rresp,
    m_axi_sg_rvalid,
    I2,
    I97,
    p_3_out,
    I4,
    p_13_out,
    I5,
    s2mm_run_stop_del,
    ch2_ftch_queue_empty,
    s_axis_s2mm_updtptr_tvalid,
    dma_mm2s_error,
    p_54_out,
    I6,
    s2mm_scndry_resetn,
    mm2s_scndry_resetn);
  output O1;
  output m_axis_ftch_sts_tready;
  output ftch_done;
  output ftch_decerr;
  output ftch_slverr;
  output s_axis_ftch_cmd_tvalid;
  output s2mm_stop_i2_out;
  output O9;
  output O28;
  output O2;
  output O29;
  output O30;
  output O37;
  output O38;
  input m_axi_sg_aclk;
  input m_axi_sg_aresetn;
  input [0:0]I1;
  input I3;
  input ftch_decerr_i;
  input ftch_slverr_i;
  input [0:0]m_axi_sg_rresp;
  input m_axi_sg_rvalid;
  input I2;
  input I97;
  input p_3_out;
  input I4;
  input p_13_out;
  input I5;
  input s2mm_run_stop_del;
  input ch2_ftch_queue_empty;
  input s_axis_s2mm_updtptr_tvalid;
  input dma_mm2s_error;
  input p_54_out;
  input I6;
  input s2mm_scndry_resetn;
  input mm2s_scndry_resetn;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I97;
  wire O1;
  wire O2;
  wire O28;
  wire O29;
  wire O30;
  wire O37;
  wire O38;
  wire O9;
  wire ch2_ftch_queue_empty;
  wire dma_mm2s_error;
  wire ftch_decerr;
  wire ftch_decerr_i;
  wire ftch_done;
  wire ftch_error_early;
  wire ftch_slverr;
  wire ftch_slverr_i;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [0:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire m_axis_ftch_sts_tready;
  wire mm2s_scndry_resetn;
  wire n_0_ftch_error_early_i_1;
  wire n_0_ftch_error_i_1;
  wire p_13_out;
  wire p_3_out;
  wire p_54_out;
  wire s2mm_run_stop_del;
  wire s2mm_scndry_resetn;
  wire s2mm_stop_i2_out;
  wire s_axis_ftch_cmd_tvalid;
  wire s_axis_s2mm_updtptr_tvalid;
  wire [1:1]sg_rresp;
  wire sg_rvalid;

(* SOFT_HLUTNM = "soft_lutpair280" *) 
   LUT4 #(
    .INIT(16'hFFFD)) 
     \FSM_onehot_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_3 
       (.I0(s2mm_run_stop_del),
        .I1(O2),
        .I2(ch2_ftch_queue_empty),
        .I3(s_axis_s2mm_updtptr_tvalid),
        .O(O29));
(* SOFT_HLUTNM = "soft_lutpair281" *) 
   LUT3 #(
    .INIT(8'h54)) 
     \FSM_onehot_mm2s_cs[1]_i_2 
       (.I0(O2),
        .I1(p_13_out),
        .I2(I5),
        .O(O28));
(* SOFT_HLUTNM = "soft_lutpair279" *) 
   LUT5 #(
    .INIT(32'hFFFEFEFE)) 
     \GEN_MM2S_DMA_CONTROL.mm2s_stop_i_1 
       (.I0(O9),
        .I1(I97),
        .I2(p_3_out),
        .I3(ftch_error_early),
        .I4(I4),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair280" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_i_1 
       (.I0(O2),
        .I1(s2mm_run_stop_del),
        .O(O30));
(* SOFT_HLUTNM = "soft_lutpair279" *) 
   LUT5 #(
    .INIT(32'hFFFEFEFE)) 
     \GEN_S2MM_DMA_CONTROL.s2mm_stop_i_1 
       (.I0(O9),
        .I1(I97),
        .I2(p_3_out),
        .I3(ftch_error_early),
        .I4(I4),
        .O(s2mm_stop_i2_out));
GND GND
       (.G(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair281" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \QUEUE_COUNT.cmnds_queued_shift[2]_i_2 
       (.I0(O2),
        .I1(s2mm_scndry_resetn),
        .O(O37));
LUT2 #(
    .INIT(4'hB)) 
     \QUEUE_COUNT.cmnds_queued_shift[2]_i_2__0 
       (.I0(O2),
        .I1(mm2s_scndry_resetn),
        .O(O38));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     ftch_decerr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(ftch_decerr_i),
        .Q(ftch_decerr),
        .R(I1));
FDRE ftch_done_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I3),
        .Q(ftch_done),
        .R(I1));
LUT4 #(
    .INIT(16'hA888)) 
     ftch_error_early_i_1
       (.I0(m_axi_sg_aresetn),
        .I1(ftch_error_early),
        .I2(sg_rresp),
        .I3(sg_rvalid),
        .O(n_0_ftch_error_early_i_1));
FDRE ftch_error_early_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_ftch_error_early_i_1),
        .Q(ftch_error_early),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hAAA8)) 
     ftch_error_i_1
       (.I0(m_axi_sg_aresetn),
        .I1(O1),
        .I2(ftch_slverr),
        .I3(ftch_decerr),
        .O(n_0_ftch_error_i_1));
FDRE ftch_error_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_ftch_error_i_1),
        .Q(O1),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     ftch_slverr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(ftch_slverr_i),
        .Q(ftch_slverr),
        .R(I1));
FDRE m_axis_ftch_sts_tready_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(m_axi_sg_aresetn),
        .Q(m_axis_ftch_sts_tready),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
     m_axis_mm2s_cntrl_tvalid_INST_0_i_1
       (.I0(O1),
        .I1(dma_mm2s_error),
        .I2(p_3_out),
        .I3(p_54_out),
        .I4(ftch_error_early),
        .I5(I6),
        .O(O9));
FDRE s_axis_ftch_cmd_tvalid_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I2),
        .Q(s_axis_ftch_cmd_tvalid),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sg_rresp_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(m_axi_sg_rresp),
        .Q(sg_rresp),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     sg_rvalid_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(m_axi_sg_rvalid),
        .Q(sg_rvalid),
        .R(I1));
endmodule

module axi_dma_0axi_sg_ftch_mngr
   (O1,
    ch2_ftch_active,
    D,
    out,
    O2,
    p_5_out,
    m_axis_ftch_sts_tready,
    p_59_out,
    p_32_out,
    ch1_sg_idle,
    O20,
    s_axis_ftch_cmd_tvalid,
    sg_ftch_error0,
    sg_ftch_error0_0,
    O3,
    O4,
    O5,
    E,
    S,
    O22,
    in00,
    O6,
    O7,
    O8,
    s2mm_stop_i2_out,
    O9,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    O36,
    O37,
    O38,
    O39,
    O40,
    Q,
    m_axi_sg_aclk,
    I1,
    I2,
    s2mm_run_stop_del,
    m_axi_sg_aresetn,
    I3,
    ftch_decerr_i,
    ftch_slverr_i,
    m_axi_sg_rresp,
    m_axi_sg_rvalid,
    I75,
    I76,
    s2mm_desc_flush_del,
    p_3_out,
    ch2_ftch_pause,
    p_13_out,
    p_0_in2_in,
    I4,
    O59,
    I5,
    I6,
    O52,
    I7,
    s_axis_ftch_cmd_tready,
    I97,
    ch2_ftch_queue_empty,
    s_axis_s2mm_updtptr_tvalid,
    dma_mm2s_error,
    I98,
    p_51_out,
    I99,
    p_50_out,
    I100,
    p_49_out,
    I101,
    p_24_out,
    I102,
    p_23_out,
    I103,
    p_22_out,
    ch1_ftch_queue_empty,
    s2mm_scndry_resetn,
    mm2s_scndry_resetn,
    I105,
    I106,
    ch1_ftch_pause,
    ftch_stale_desc);
  output O1;
  output ch2_ftch_active;
  output [26:0]D;
  output [23:0]out;
  output [23:0]O2;
  output p_5_out;
  output m_axis_ftch_sts_tready;
  output p_59_out;
  output p_32_out;
  output ch1_sg_idle;
  output O20;
  output s_axis_ftch_cmd_tvalid;
  output sg_ftch_error0;
  output sg_ftch_error0_0;
  output O3;
  output O4;
  output [0:0]O5;
  output [0:0]E;
  output [1:0]S;
  output [1:0]O22;
  output in00;
  output O6;
  output O7;
  output O8;
  output s2mm_stop_i2_out;
  output O9;
  output O28;
  output O29;
  output O30;
  output O31;
  output O32;
  output O33;
  output O34;
  output O35;
  output O36;
  output O37;
  output O38;
  output [0:0]O39;
  output [0:0]O40;
  output [25:0]Q;
  input m_axi_sg_aclk;
  input [0:0]I1;
  input I2;
  input s2mm_run_stop_del;
  input m_axi_sg_aresetn;
  input I3;
  input ftch_decerr_i;
  input ftch_slverr_i;
  input [0:0]m_axi_sg_rresp;
  input m_axi_sg_rvalid;
  input I75;
  input I76;
  input s2mm_desc_flush_del;
  input p_3_out;
  input ch2_ftch_pause;
  input p_13_out;
  input p_0_in2_in;
  input [0:0]I4;
  input [25:0]O59;
  input I5;
  input [31:0]I6;
  input [25:0]O52;
  input I7;
  input s_axis_ftch_cmd_tready;
  input I97;
  input ch2_ftch_queue_empty;
  input s_axis_s2mm_updtptr_tvalid;
  input dma_mm2s_error;
  input I98;
  input p_51_out;
  input I99;
  input p_50_out;
  input I100;
  input p_49_out;
  input I101;
  input p_24_out;
  input I102;
  input p_23_out;
  input I103;
  input p_22_out;
  input ch1_ftch_queue_empty;
  input s2mm_scndry_resetn;
  input mm2s_scndry_resetn;
  input [1:0]I105;
  input [1:0]I106;
  input ch1_ftch_pause;
  input ftch_stale_desc;

  wire [26:0]D;
  wire [0:0]E;
  wire [0:0]I1;
  wire I100;
  wire I101;
  wire I102;
  wire I103;
  wire [1:0]I105;
  wire [1:0]I106;
  wire I2;
  wire I3;
  wire [0:0]I4;
  wire I5;
  wire [31:0]I6;
  wire I7;
  wire I75;
  wire I76;
  wire I97;
  wire I98;
  wire I99;
  wire O1;
  wire [23:0]O2;
  wire O20;
  wire [1:0]O22;
  wire O28;
  wire O29;
  wire O3;
  wire O30;
  wire O31;
  wire O32;
  wire O33;
  wire O34;
  wire O35;
  wire O36;
  wire O37;
  wire O38;
  wire [0:0]O39;
  wire O4;
  wire [0:0]O40;
  wire [0:0]O5;
  wire [25:0]O52;
  wire [25:0]O59;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [25:0]Q;
  wire [1:0]S;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ch1_sg_idle;
  wire ch2_ftch_active;
  wire ch2_ftch_pause;
  wire ch2_ftch_queue_empty;
  wire dma_mm2s_error;
  wire ftch_decerr;
  wire ftch_decerr_i;
  wire ftch_done;
  wire ftch_slverr;
  wire ftch_slverr_i;
  wire ftch_stale_desc;
  wire in00;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [0:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire m_axis_ftch_sts_tready;
  wire mm2s_scndry_resetn;
  wire n_15_I_FTCH_SG;
  wire n_82_I_FTCH_PNTR_MNGR;
  wire [23:0]out;
  wire p_0_in2_in;
  wire p_13_out;
  wire p_22_out;
  wire p_23_out;
  wire p_24_out;
  wire p_32_out;
  wire p_3_out;
  wire p_49_out;
  wire p_50_out;
  wire p_51_out;
  wire p_54_out;
  wire p_59_out;
  wire p_5_out;
  wire s2mm_desc_flush_del;
  wire s2mm_run_stop_del;
  wire s2mm_scndry_resetn;
  wire s2mm_stop_i2_out;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire s_axis_s2mm_updtptr_tvalid;
  wire sg_ftch_error0;
  wire sg_ftch_error0_0;

axi_dma_0axi_sg_ftch_cmdsts_if I_FTCH_CMDSTS_IF
       (.I1(I1),
        .I2(n_15_I_FTCH_SG),
        .I3(I3),
        .I4(ch2_ftch_active),
        .I5(I2),
        .I6(D[26]),
        .I97(I97),
        .O1(p_5_out),
        .O2(O4),
        .O28(O28),
        .O29(O29),
        .O30(O30),
        .O37(O37),
        .O38(O38),
        .O9(O9),
        .ch2_ftch_queue_empty(ch2_ftch_queue_empty),
        .dma_mm2s_error(dma_mm2s_error),
        .ftch_decerr(ftch_decerr),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_done(ftch_done),
        .ftch_slverr(ftch_slverr),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axis_ftch_sts_tready(m_axis_ftch_sts_tready),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .p_13_out(p_13_out),
        .p_3_out(p_3_out),
        .p_54_out(p_54_out),
        .s2mm_run_stop_del(s2mm_run_stop_del),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_stop_i2_out(s2mm_stop_i2_out),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .s_axis_s2mm_updtptr_tvalid(s_axis_s2mm_updtptr_tvalid));
axi_dma_0axi_sg_ftch_pntr I_FTCH_PNTR_MNGR
       (.D(D[25:0]),
        .I1(I1),
        .I105(I105),
        .I106(I106),
        .I2(I2),
        .I3(D[26]),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I75(I75),
        .I76(I76),
        .O1(n_82_I_FTCH_PNTR_MNGR),
        .O2(O2),
        .O20(O20),
        .O22(O22),
        .O39(O39),
        .O4(O4),
        .O40(O40),
        .O52(O52),
        .O59(O59),
        .S(S),
        .ch1_ftch_pause(ch1_ftch_pause),
        .ch1_sg_idle(ch1_sg_idle),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .out(out),
        .p_3_out(p_3_out),
        .p_54_out(p_54_out),
        .s2mm_run_stop_del(s2mm_run_stop_del));
axi_dma_0axi_sg_ftch_sm I_FTCH_SG
       (.D(D[25:0]),
        .E(E),
        .I1(p_5_out),
        .I100(I100),
        .I101(I101),
        .I102(I102),
        .I103(I103),
        .I2(n_82_I_FTCH_PNTR_MNGR),
        .I3(O4),
        .I4(I2),
        .I5(I4),
        .I6(I1),
        .I98(I98),
        .I99(I99),
        .O1(O1),
        .O2(ch2_ftch_active),
        .O20(O20),
        .O3(D[26]),
        .O31(O31),
        .O32(O32),
        .O33(O33),
        .O34(O34),
        .O35(O35),
        .O36(O36),
        .O4(O3),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .O9(n_15_I_FTCH_SG),
        .Q(Q),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch1_sg_idle(ch1_sg_idle),
        .ch2_ftch_pause(ch2_ftch_pause),
        .ch2_ftch_queue_empty(ch2_ftch_queue_empty),
        .ftch_decerr(ftch_decerr),
        .ftch_done(ftch_done),
        .ftch_slverr(ftch_slverr),
        .ftch_stale_desc(ftch_stale_desc),
        .in00(in00),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .p_0_in2_in(p_0_in2_in),
        .p_13_out(p_13_out),
        .p_22_out(p_22_out),
        .p_23_out(p_23_out),
        .p_24_out(p_24_out),
        .p_32_out(p_32_out),
        .p_3_out(p_3_out),
        .p_49_out(p_49_out),
        .p_50_out(p_50_out),
        .p_51_out(p_51_out),
        .p_54_out(p_54_out),
        .p_59_out(p_59_out),
        .s2mm_desc_flush_del(s2mm_desc_flush_del),
        .s2mm_run_stop_del(s2mm_run_stop_del),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sg_ftch_error0(sg_ftch_error0),
        .sg_ftch_error0_0(sg_ftch_error0_0));
endmodule

module axi_dma_0axi_sg_ftch_pntr
   (out,
    O2,
    ch1_sg_idle,
    O20,
    S,
    O22,
    D,
    O39,
    O40,
    O1,
    I1,
    I2,
    m_axi_sg_aclk,
    s2mm_run_stop_del,
    I75,
    I76,
    I3,
    O59,
    I5,
    I6,
    O52,
    I7,
    I105,
    I106,
    p_54_out,
    p_3_out,
    ch1_ftch_pause,
    O4,
    m_axi_sg_aresetn);
  output [23:0]out;
  output [23:0]O2;
  output ch1_sg_idle;
  output O20;
  output [1:0]S;
  output [1:0]O22;
  output [25:0]D;
  output [0:0]O39;
  output [0:0]O40;
  output O1;
  input [0:0]I1;
  input I2;
  input m_axi_sg_aclk;
  input s2mm_run_stop_del;
  input I75;
  input I76;
  input I3;
  input [25:0]O59;
  input I5;
  input [31:0]I6;
  input [25:0]O52;
  input I7;
  input [1:0]I105;
  input [1:0]I106;
  input p_54_out;
  input p_3_out;
  input ch1_ftch_pause;
  input O4;
  input m_axi_sg_aresetn;

  wire \<const0> ;
  wire \<const1> ;
  wire [25:0]D;
  wire [0:0]I1;
  wire [1:0]I105;
  wire [1:0]I106;
  wire I2;
  wire I3;
  wire I5;
  wire [31:0]I6;
  wire I7;
  wire I75;
  wire I76;
  wire O1;
  wire [23:0]O2;
  wire O20;
  wire [1:0]O22;
  wire [0:0]O39;
  wire O4;
  wire [0:0]O40;
  wire [25:0]O52;
  wire [25:0]O59;
  wire [1:0]S;
(* MARK_DEBUG *)   wire [31:0]ch1_fetch_address_i;
  wire ch1_ftch_pause;
  wire ch1_run_stop_d1;
  wire ch1_sg_idle;
  wire ch1_use_crntdesc;
(* MARK_DEBUG *)   wire [31:0]ch2_fetch_address_i;
  wire ch2_run_stop_d1;
  wire ch2_use_crntdesc;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[0]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[10]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[11]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[12]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[13]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[14]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[15]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[16]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[17]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[18]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[19]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[1]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[20]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[21]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[22]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[23]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[24]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[25]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[26]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[27]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[28]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[29]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[2]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[30]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[3]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[4]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[5]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[6]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[7]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[8]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[9]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1 ;
  wire [23:0]out;
  wire [31:0]p_1_in;
  wire p_3_out;
  wire p_54_out;
  wire s2mm_run_stop_del;

LUT4 #(
    .INIT(16'hC0CA)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[0]_i_1 
       (.I0(ch1_fetch_address_i[0]),
        .I1(I6[0]),
        .I2(I5),
        .I3(ch1_use_crntdesc),
        .O(p_1_in[0]));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[10]_i_1 
       (.I0(O59[4]),
        .I1(ch1_use_crntdesc),
        .I2(I5),
        .I3(I6[10]),
        .I4(ch1_fetch_address_i[10]),
        .O(p_1_in[10]));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[11]_i_1 
       (.I0(O59[5]),
        .I1(ch1_use_crntdesc),
        .I2(I5),
        .I3(I6[11]),
        .I4(ch1_fetch_address_i[11]),
        .O(p_1_in[11]));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[12]_i_1 
       (.I0(O59[6]),
        .I1(ch1_use_crntdesc),
        .I2(I5),
        .I3(I6[12]),
        .I4(ch1_fetch_address_i[12]),
        .O(p_1_in[12]));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[13]_i_1 
       (.I0(O59[7]),
        .I1(ch1_use_crntdesc),
        .I2(I5),
        .I3(I6[13]),
        .I4(ch1_fetch_address_i[13]),
        .O(p_1_in[13]));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[14]_i_1 
       (.I0(O59[8]),
        .I1(ch1_use_crntdesc),
        .I2(I5),
        .I3(I6[14]),
        .I4(ch1_fetch_address_i[14]),
        .O(p_1_in[14]));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[15]_i_1 
       (.I0(O59[9]),
        .I1(ch1_use_crntdesc),
        .I2(I5),
        .I3(I6[15]),
        .I4(ch1_fetch_address_i[15]),
        .O(p_1_in[15]));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[16]_i_1 
       (.I0(O59[10]),
        .I1(ch1_use_crntdesc),
        .I2(I5),
        .I3(I6[16]),
        .I4(ch1_fetch_address_i[16]),
        .O(p_1_in[16]));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1 
       (.I0(O59[11]),
        .I1(ch1_use_crntdesc),
        .I2(I5),
        .I3(I6[17]),
        .I4(ch1_fetch_address_i[17]),
        .O(p_1_in[17]));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[18]_i_1 
       (.I0(O59[12]),
        .I1(ch1_use_crntdesc),
        .I2(I5),
        .I3(I6[18]),
        .I4(ch1_fetch_address_i[18]),
        .O(p_1_in[18]));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[19]_i_1 
       (.I0(O59[13]),
        .I1(ch1_use_crntdesc),
        .I2(I5),
        .I3(I6[19]),
        .I4(ch1_fetch_address_i[19]),
        .O(p_1_in[19]));
LUT4 #(
    .INIT(16'hC0CA)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[1]_i_1 
       (.I0(ch1_fetch_address_i[1]),
        .I1(I6[1]),
        .I2(I5),
        .I3(ch1_use_crntdesc),
        .O(p_1_in[1]));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[20]_i_1 
       (.I0(O59[14]),
        .I1(ch1_use_crntdesc),
        .I2(I5),
        .I3(I6[20]),
        .I4(ch1_fetch_address_i[20]),
        .O(p_1_in[20]));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[21]_i_1 
       (.I0(O59[15]),
        .I1(ch1_use_crntdesc),
        .I2(I5),
        .I3(I6[21]),
        .I4(ch1_fetch_address_i[21]),
        .O(p_1_in[21]));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[22]_i_1 
       (.I0(O59[16]),
        .I1(ch1_use_crntdesc),
        .I2(I5),
        .I3(I6[22]),
        .I4(ch1_fetch_address_i[22]),
        .O(p_1_in[22]));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[23]_i_1 
       (.I0(O59[17]),
        .I1(ch1_use_crntdesc),
        .I2(I5),
        .I3(I6[23]),
        .I4(ch1_fetch_address_i[23]),
        .O(p_1_in[23]));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[24]_i_1 
       (.I0(O59[18]),
        .I1(ch1_use_crntdesc),
        .I2(I5),
        .I3(I6[24]),
        .I4(ch1_fetch_address_i[24]),
        .O(p_1_in[24]));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[25]_i_1 
       (.I0(O59[19]),
        .I1(ch1_use_crntdesc),
        .I2(I5),
        .I3(I6[25]),
        .I4(ch1_fetch_address_i[25]),
        .O(p_1_in[25]));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[26]_i_1 
       (.I0(O59[20]),
        .I1(ch1_use_crntdesc),
        .I2(I5),
        .I3(I6[26]),
        .I4(ch1_fetch_address_i[26]),
        .O(p_1_in[26]));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[27]_i_1 
       (.I0(O59[21]),
        .I1(ch1_use_crntdesc),
        .I2(I5),
        .I3(I6[27]),
        .I4(ch1_fetch_address_i[27]),
        .O(p_1_in[27]));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[28]_i_1 
       (.I0(O59[22]),
        .I1(ch1_use_crntdesc),
        .I2(I5),
        .I3(I6[28]),
        .I4(ch1_fetch_address_i[28]),
        .O(p_1_in[28]));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[29]_i_1 
       (.I0(O59[23]),
        .I1(ch1_use_crntdesc),
        .I2(I5),
        .I3(I6[29]),
        .I4(ch1_fetch_address_i[29]),
        .O(p_1_in[29]));
LUT4 #(
    .INIT(16'hC0CA)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[2]_i_1 
       (.I0(ch1_fetch_address_i[2]),
        .I1(I6[2]),
        .I2(I5),
        .I3(ch1_use_crntdesc),
        .O(p_1_in[2]));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[30]_i_1 
       (.I0(O59[24]),
        .I1(ch1_use_crntdesc),
        .I2(I5),
        .I3(I6[30]),
        .I4(ch1_fetch_address_i[30]),
        .O(p_1_in[30]));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1 
       (.I0(O59[25]),
        .I1(ch1_use_crntdesc),
        .I2(I5),
        .I3(I6[31]),
        .I4(ch1_fetch_address_i[31]),
        .O(p_1_in[31]));
LUT4 #(
    .INIT(16'hC0CA)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[3]_i_1 
       (.I0(ch1_fetch_address_i[3]),
        .I1(I6[3]),
        .I2(I5),
        .I3(ch1_use_crntdesc),
        .O(p_1_in[3]));
LUT4 #(
    .INIT(16'hC0CA)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[4]_i_1 
       (.I0(ch1_fetch_address_i[4]),
        .I1(I6[4]),
        .I2(I5),
        .I3(ch1_use_crntdesc),
        .O(p_1_in[4]));
LUT4 #(
    .INIT(16'hC0CA)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[5]_i_1 
       (.I0(ch1_fetch_address_i[5]),
        .I1(I6[5]),
        .I2(I5),
        .I3(ch1_use_crntdesc),
        .O(p_1_in[5]));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[6]_i_1 
       (.I0(O59[0]),
        .I1(ch1_use_crntdesc),
        .I2(I5),
        .I3(I6[6]),
        .I4(ch1_fetch_address_i[6]),
        .O(p_1_in[6]));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[7]_i_1 
       (.I0(O59[1]),
        .I1(ch1_use_crntdesc),
        .I2(I5),
        .I3(I6[7]),
        .I4(ch1_fetch_address_i[7]),
        .O(p_1_in[7]));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[8]_i_1 
       (.I0(O59[2]),
        .I1(ch1_use_crntdesc),
        .I2(I5),
        .I3(I6[8]),
        .I4(ch1_fetch_address_i[8]),
        .O(p_1_in[8]));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[9]_i_1 
       (.I0(O59[3]),
        .I1(ch1_use_crntdesc),
        .I2(I5),
        .I3(I6[9]),
        .I4(ch1_fetch_address_i[9]),
        .O(p_1_in[9]));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_1_in[0]),
        .Q(ch1_fetch_address_i[0]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_1_in[10]),
        .Q(ch1_fetch_address_i[10]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_1_in[11]),
        .Q(ch1_fetch_address_i[11]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_1_in[12]),
        .Q(ch1_fetch_address_i[12]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_1_in[13]),
        .Q(ch1_fetch_address_i[13]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_1_in[14]),
        .Q(ch1_fetch_address_i[14]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_1_in[15]),
        .Q(ch1_fetch_address_i[15]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_1_in[16]),
        .Q(ch1_fetch_address_i[16]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_1_in[17]),
        .Q(ch1_fetch_address_i[17]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_1_in[18]),
        .Q(ch1_fetch_address_i[18]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_1_in[19]),
        .Q(ch1_fetch_address_i[19]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_1_in[1]),
        .Q(ch1_fetch_address_i[1]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_1_in[20]),
        .Q(ch1_fetch_address_i[20]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_1_in[21]),
        .Q(ch1_fetch_address_i[21]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_1_in[22]),
        .Q(ch1_fetch_address_i[22]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_1_in[23]),
        .Q(ch1_fetch_address_i[23]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_1_in[24]),
        .Q(ch1_fetch_address_i[24]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_1_in[25]),
        .Q(ch1_fetch_address_i[25]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_1_in[26]),
        .Q(ch1_fetch_address_i[26]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_1_in[27]),
        .Q(ch1_fetch_address_i[27]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_1_in[28]),
        .Q(ch1_fetch_address_i[28]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_1_in[29]),
        .Q(ch1_fetch_address_i[29]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_1_in[2]),
        .Q(ch1_fetch_address_i[2]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_1_in[30]),
        .Q(ch1_fetch_address_i[30]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_1_in[31]),
        .Q(ch1_fetch_address_i[31]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_1_in[3]),
        .Q(ch1_fetch_address_i[3]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_1_in[4]),
        .Q(ch1_fetch_address_i[4]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_1_in[5]),
        .Q(ch1_fetch_address_i[5]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_1_in[6]),
        .Q(ch1_fetch_address_i[6]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_1_in[7]),
        .Q(ch1_fetch_address_i[7]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_1_in[8]),
        .Q(ch1_fetch_address_i[8]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_1_in[9]),
        .Q(ch1_fetch_address_i[9]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_run_stop_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I2),
        .Q(ch1_run_stop_d1),
        .R(I1));
LUT3 #(
    .INIT(8'h01)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_15 
       (.I0(ch1_fetch_address_i[3]),
        .I1(ch1_fetch_address_i[4]),
        .I2(ch1_fetch_address_i[5]),
        .O(S[1]));
LUT3 #(
    .INIT(8'h01)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_16 
       (.I0(ch1_fetch_address_i[0]),
        .I1(ch1_fetch_address_i[1]),
        .I2(ch1_fetch_address_i[2]),
        .O(S[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_5 
       (.I0(ch1_fetch_address_i[30]),
        .I1(I105[0]),
        .I2(ch1_fetch_address_i[31]),
        .I3(I105[1]),
        .O(O39));
FDRE \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I75),
        .Q(ch1_sg_idle),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h0000BA00)) 
     \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1 
       (.I0(ch1_use_crntdesc),
        .I1(ch1_run_stop_d1),
        .I2(I2),
        .I3(m_axi_sg_aresetn),
        .I4(I5),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1 ),
        .Q(ch1_use_crntdesc),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hC0CA)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[0]_i_1 
       (.I0(ch2_fetch_address_i[0]),
        .I1(I6[0]),
        .I2(I7),
        .I3(ch2_use_crntdesc),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[0]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[10]_i_1 
       (.I0(O52[4]),
        .I1(ch2_use_crntdesc),
        .I2(I7),
        .I3(I6[10]),
        .I4(ch2_fetch_address_i[10]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[10]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[11]_i_1 
       (.I0(O52[5]),
        .I1(ch2_use_crntdesc),
        .I2(I7),
        .I3(I6[11]),
        .I4(ch2_fetch_address_i[11]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[11]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[12]_i_1 
       (.I0(O52[6]),
        .I1(ch2_use_crntdesc),
        .I2(I7),
        .I3(I6[12]),
        .I4(ch2_fetch_address_i[12]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[12]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[13]_i_1 
       (.I0(O52[7]),
        .I1(ch2_use_crntdesc),
        .I2(I7),
        .I3(I6[13]),
        .I4(ch2_fetch_address_i[13]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[13]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[14]_i_1 
       (.I0(O52[8]),
        .I1(ch2_use_crntdesc),
        .I2(I7),
        .I3(I6[14]),
        .I4(ch2_fetch_address_i[14]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[14]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[15]_i_1 
       (.I0(O52[9]),
        .I1(ch2_use_crntdesc),
        .I2(I7),
        .I3(I6[15]),
        .I4(ch2_fetch_address_i[15]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[15]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[16]_i_1 
       (.I0(O52[10]),
        .I1(ch2_use_crntdesc),
        .I2(I7),
        .I3(I6[16]),
        .I4(ch2_fetch_address_i[16]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[16]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[17]_i_1 
       (.I0(O52[11]),
        .I1(ch2_use_crntdesc),
        .I2(I7),
        .I3(I6[17]),
        .I4(ch2_fetch_address_i[17]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[17]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[18]_i_1 
       (.I0(O52[12]),
        .I1(ch2_use_crntdesc),
        .I2(I7),
        .I3(I6[18]),
        .I4(ch2_fetch_address_i[18]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[18]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[19]_i_1 
       (.I0(O52[13]),
        .I1(ch2_use_crntdesc),
        .I2(I7),
        .I3(I6[19]),
        .I4(ch2_fetch_address_i[19]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[19]_i_1 ));
LUT4 #(
    .INIT(16'hC0CA)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[1]_i_1 
       (.I0(ch2_fetch_address_i[1]),
        .I1(I6[1]),
        .I2(I7),
        .I3(ch2_use_crntdesc),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[1]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[20]_i_1 
       (.I0(O52[14]),
        .I1(ch2_use_crntdesc),
        .I2(I7),
        .I3(I6[20]),
        .I4(ch2_fetch_address_i[20]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[20]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[21]_i_1 
       (.I0(O52[15]),
        .I1(ch2_use_crntdesc),
        .I2(I7),
        .I3(I6[21]),
        .I4(ch2_fetch_address_i[21]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[21]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[22]_i_1 
       (.I0(O52[16]),
        .I1(ch2_use_crntdesc),
        .I2(I7),
        .I3(I6[22]),
        .I4(ch2_fetch_address_i[22]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[22]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[23]_i_1 
       (.I0(O52[17]),
        .I1(ch2_use_crntdesc),
        .I2(I7),
        .I3(I6[23]),
        .I4(ch2_fetch_address_i[23]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[23]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[24]_i_1 
       (.I0(O52[18]),
        .I1(ch2_use_crntdesc),
        .I2(I7),
        .I3(I6[24]),
        .I4(ch2_fetch_address_i[24]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[24]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[25]_i_1 
       (.I0(O52[19]),
        .I1(ch2_use_crntdesc),
        .I2(I7),
        .I3(I6[25]),
        .I4(ch2_fetch_address_i[25]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[25]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[26]_i_1 
       (.I0(O52[20]),
        .I1(ch2_use_crntdesc),
        .I2(I7),
        .I3(I6[26]),
        .I4(ch2_fetch_address_i[26]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[26]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[27]_i_1 
       (.I0(O52[21]),
        .I1(ch2_use_crntdesc),
        .I2(I7),
        .I3(I6[27]),
        .I4(ch2_fetch_address_i[27]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[27]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[28]_i_1 
       (.I0(O52[22]),
        .I1(ch2_use_crntdesc),
        .I2(I7),
        .I3(I6[28]),
        .I4(ch2_fetch_address_i[28]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[28]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[29]_i_1 
       (.I0(O52[23]),
        .I1(ch2_use_crntdesc),
        .I2(I7),
        .I3(I6[29]),
        .I4(ch2_fetch_address_i[29]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[29]_i_1 ));
LUT4 #(
    .INIT(16'hC0CA)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[2]_i_1 
       (.I0(ch2_fetch_address_i[2]),
        .I1(I6[2]),
        .I2(I7),
        .I3(ch2_use_crntdesc),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[2]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[30]_i_1 
       (.I0(O52[24]),
        .I1(ch2_use_crntdesc),
        .I2(I7),
        .I3(I6[30]),
        .I4(ch2_fetch_address_i[30]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[30]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1 
       (.I0(O52[25]),
        .I1(ch2_use_crntdesc),
        .I2(I7),
        .I3(I6[31]),
        .I4(ch2_fetch_address_i[31]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1 ));
LUT4 #(
    .INIT(16'hC0CA)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[3]_i_1 
       (.I0(ch2_fetch_address_i[3]),
        .I1(I6[3]),
        .I2(I7),
        .I3(ch2_use_crntdesc),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[3]_i_1 ));
LUT4 #(
    .INIT(16'hC0CA)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[4]_i_1 
       (.I0(ch2_fetch_address_i[4]),
        .I1(I6[4]),
        .I2(I7),
        .I3(ch2_use_crntdesc),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[4]_i_1 ));
LUT4 #(
    .INIT(16'hC0CA)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[5]_i_1 
       (.I0(ch2_fetch_address_i[5]),
        .I1(I6[5]),
        .I2(I7),
        .I3(ch2_use_crntdesc),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[5]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[6]_i_1 
       (.I0(O52[0]),
        .I1(ch2_use_crntdesc),
        .I2(I7),
        .I3(I6[6]),
        .I4(ch2_fetch_address_i[6]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[6]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[7]_i_1 
       (.I0(O52[1]),
        .I1(ch2_use_crntdesc),
        .I2(I7),
        .I3(I6[7]),
        .I4(ch2_fetch_address_i[7]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[7]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[8]_i_1 
       (.I0(O52[2]),
        .I1(ch2_use_crntdesc),
        .I2(I7),
        .I3(I6[8]),
        .I4(ch2_fetch_address_i[8]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[8]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[9]_i_1 
       (.I0(O52[3]),
        .I1(ch2_use_crntdesc),
        .I2(I7),
        .I3(I6[9]),
        .I4(ch2_fetch_address_i[9]),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[9]_i_1 ));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[0]_i_1 ),
        .Q(ch2_fetch_address_i[0]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[10]_i_1 ),
        .Q(ch2_fetch_address_i[10]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[11]_i_1 ),
        .Q(ch2_fetch_address_i[11]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[12]_i_1 ),
        .Q(ch2_fetch_address_i[12]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[13]_i_1 ),
        .Q(ch2_fetch_address_i[13]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[14]_i_1 ),
        .Q(ch2_fetch_address_i[14]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[15]_i_1 ),
        .Q(ch2_fetch_address_i[15]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[16]_i_1 ),
        .Q(ch2_fetch_address_i[16]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[17]_i_1 ),
        .Q(ch2_fetch_address_i[17]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[18]_i_1 ),
        .Q(ch2_fetch_address_i[18]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[19]_i_1 ),
        .Q(ch2_fetch_address_i[19]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[1]_i_1 ),
        .Q(ch2_fetch_address_i[1]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[20]_i_1 ),
        .Q(ch2_fetch_address_i[20]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[21]_i_1 ),
        .Q(ch2_fetch_address_i[21]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[22]_i_1 ),
        .Q(ch2_fetch_address_i[22]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[23]_i_1 ),
        .Q(ch2_fetch_address_i[23]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[24]_i_1 ),
        .Q(ch2_fetch_address_i[24]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[25]_i_1 ),
        .Q(ch2_fetch_address_i[25]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[26]_i_1 ),
        .Q(ch2_fetch_address_i[26]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[27]_i_1 ),
        .Q(ch2_fetch_address_i[27]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[28]_i_1 ),
        .Q(ch2_fetch_address_i[28]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[29]_i_1 ),
        .Q(ch2_fetch_address_i[29]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[2]_i_1 ),
        .Q(ch2_fetch_address_i[2]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[30]_i_1 ),
        .Q(ch2_fetch_address_i[30]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1 ),
        .Q(ch2_fetch_address_i[31]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[3]_i_1 ),
        .Q(ch2_fetch_address_i[3]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[4]_i_1 ),
        .Q(ch2_fetch_address_i[4]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[5]_i_1 ),
        .Q(ch2_fetch_address_i[5]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[6]_i_1 ),
        .Q(ch2_fetch_address_i[6]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[7]_i_1 ),
        .Q(ch2_fetch_address_i[7]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[8]_i_1 ),
        .Q(ch2_fetch_address_i[8]),
        .R(I1));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_fetch_address_i[9]_i_1 ),
        .Q(ch2_fetch_address_i[9]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_run_stop_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(s2mm_run_stop_del),
        .Q(ch2_run_stop_d1),
        .R(I1));
LUT3 #(
    .INIT(8'h01)) 
     \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_15 
       (.I0(ch2_fetch_address_i[3]),
        .I1(ch2_fetch_address_i[4]),
        .I2(ch2_fetch_address_i[5]),
        .O(O22[1]));
LUT3 #(
    .INIT(8'h01)) 
     \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_16 
       (.I0(ch2_fetch_address_i[0]),
        .I1(ch2_fetch_address_i[1]),
        .I2(ch2_fetch_address_i[2]),
        .O(O22[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_5 
       (.I0(ch2_fetch_address_i[30]),
        .I1(I106[0]),
        .I2(ch2_fetch_address_i[31]),
        .I3(I106[1]),
        .O(O40));
FDRE \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I76),
        .Q(O20),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h0000BA00)) 
     \GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1 
       (.I0(ch2_use_crntdesc),
        .I1(ch2_run_stop_d1),
        .I2(s2mm_run_stop_del),
        .I3(m_axi_sg_aresetn),
        .I4(I7),
        .O(\n_0_GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH2.ch2_use_crntdesc_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1 ),
        .Q(ch2_use_crntdesc),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
     \ftch_cs[0]_i_3 
       (.I0(I2),
        .I1(ch1_sg_idle),
        .I2(p_54_out),
        .I3(p_3_out),
        .I4(ch1_ftch_pause),
        .I5(O4),
        .O(O1));
LUT3 #(
    .INIT(8'hB8)) 
     \ftch_error_addr[10]_i_1 
       (.I0(ch1_fetch_address_i[10]),
        .I1(I3),
        .I2(ch2_fetch_address_i[10]),
        .O(D[4]));
LUT3 #(
    .INIT(8'hB8)) 
     \ftch_error_addr[11]_i_1 
       (.I0(ch1_fetch_address_i[11]),
        .I1(I3),
        .I2(ch2_fetch_address_i[11]),
        .O(D[5]));
LUT3 #(
    .INIT(8'hB8)) 
     \ftch_error_addr[12]_i_1 
       (.I0(ch1_fetch_address_i[12]),
        .I1(I3),
        .I2(ch2_fetch_address_i[12]),
        .O(D[6]));
LUT3 #(
    .INIT(8'hB8)) 
     \ftch_error_addr[13]_i_1 
       (.I0(ch1_fetch_address_i[13]),
        .I1(I3),
        .I2(ch2_fetch_address_i[13]),
        .O(D[7]));
LUT3 #(
    .INIT(8'hB8)) 
     \ftch_error_addr[14]_i_1 
       (.I0(ch1_fetch_address_i[14]),
        .I1(I3),
        .I2(ch2_fetch_address_i[14]),
        .O(D[8]));
LUT3 #(
    .INIT(8'hB8)) 
     \ftch_error_addr[15]_i_1 
       (.I0(ch1_fetch_address_i[15]),
        .I1(I3),
        .I2(ch2_fetch_address_i[15]),
        .O(D[9]));
LUT3 #(
    .INIT(8'hB8)) 
     \ftch_error_addr[16]_i_1 
       (.I0(ch1_fetch_address_i[16]),
        .I1(I3),
        .I2(ch2_fetch_address_i[16]),
        .O(D[10]));
LUT3 #(
    .INIT(8'hB8)) 
     \ftch_error_addr[17]_i_1 
       (.I0(ch1_fetch_address_i[17]),
        .I1(I3),
        .I2(ch2_fetch_address_i[17]),
        .O(D[11]));
LUT3 #(
    .INIT(8'hB8)) 
     \ftch_error_addr[18]_i_1 
       (.I0(ch1_fetch_address_i[18]),
        .I1(I3),
        .I2(ch2_fetch_address_i[18]),
        .O(D[12]));
LUT3 #(
    .INIT(8'hB8)) 
     \ftch_error_addr[19]_i_1 
       (.I0(ch1_fetch_address_i[19]),
        .I1(I3),
        .I2(ch2_fetch_address_i[19]),
        .O(D[13]));
LUT3 #(
    .INIT(8'hB8)) 
     \ftch_error_addr[20]_i_1 
       (.I0(ch1_fetch_address_i[20]),
        .I1(I3),
        .I2(ch2_fetch_address_i[20]),
        .O(D[14]));
LUT3 #(
    .INIT(8'hB8)) 
     \ftch_error_addr[21]_i_1 
       (.I0(ch1_fetch_address_i[21]),
        .I1(I3),
        .I2(ch2_fetch_address_i[21]),
        .O(D[15]));
LUT3 #(
    .INIT(8'hB8)) 
     \ftch_error_addr[22]_i_1 
       (.I0(ch1_fetch_address_i[22]),
        .I1(I3),
        .I2(ch2_fetch_address_i[22]),
        .O(D[16]));
LUT3 #(
    .INIT(8'hB8)) 
     \ftch_error_addr[23]_i_1 
       (.I0(ch1_fetch_address_i[23]),
        .I1(I3),
        .I2(ch2_fetch_address_i[23]),
        .O(D[17]));
LUT3 #(
    .INIT(8'hB8)) 
     \ftch_error_addr[24]_i_1 
       (.I0(ch1_fetch_address_i[24]),
        .I1(I3),
        .I2(ch2_fetch_address_i[24]),
        .O(D[18]));
LUT3 #(
    .INIT(8'hB8)) 
     \ftch_error_addr[25]_i_1 
       (.I0(ch1_fetch_address_i[25]),
        .I1(I3),
        .I2(ch2_fetch_address_i[25]),
        .O(D[19]));
LUT3 #(
    .INIT(8'hB8)) 
     \ftch_error_addr[26]_i_1 
       (.I0(ch1_fetch_address_i[26]),
        .I1(I3),
        .I2(ch2_fetch_address_i[26]),
        .O(D[20]));
LUT3 #(
    .INIT(8'hB8)) 
     \ftch_error_addr[27]_i_1 
       (.I0(ch1_fetch_address_i[27]),
        .I1(I3),
        .I2(ch2_fetch_address_i[27]),
        .O(D[21]));
LUT3 #(
    .INIT(8'hB8)) 
     \ftch_error_addr[28]_i_1 
       (.I0(ch1_fetch_address_i[28]),
        .I1(I3),
        .I2(ch2_fetch_address_i[28]),
        .O(D[22]));
LUT3 #(
    .INIT(8'hB8)) 
     \ftch_error_addr[29]_i_1 
       (.I0(ch1_fetch_address_i[29]),
        .I1(I3),
        .I2(ch2_fetch_address_i[29]),
        .O(D[23]));
LUT3 #(
    .INIT(8'hB8)) 
     \ftch_error_addr[30]_i_1 
       (.I0(ch1_fetch_address_i[30]),
        .I1(I3),
        .I2(ch2_fetch_address_i[30]),
        .O(D[24]));
LUT3 #(
    .INIT(8'hB8)) 
     \ftch_error_addr[31]_i_2 
       (.I0(ch1_fetch_address_i[31]),
        .I1(I3),
        .I2(ch2_fetch_address_i[31]),
        .O(D[25]));
LUT3 #(
    .INIT(8'hB8)) 
     \ftch_error_addr[6]_i_1 
       (.I0(ch1_fetch_address_i[6]),
        .I1(I3),
        .I2(ch2_fetch_address_i[6]),
        .O(D[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \ftch_error_addr[7]_i_1 
       (.I0(ch1_fetch_address_i[7]),
        .I1(I3),
        .I2(ch2_fetch_address_i[7]),
        .O(D[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \ftch_error_addr[8]_i_1 
       (.I0(ch1_fetch_address_i[8]),
        .I1(I3),
        .I2(ch2_fetch_address_i[8]),
        .O(D[2]));
LUT3 #(
    .INIT(8'hB8)) 
     \ftch_error_addr[9]_i_1 
       (.I0(ch1_fetch_address_i[9]),
        .I1(I3),
        .I2(ch2_fetch_address_i[9]),
        .O(D[3]));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(ch1_fetch_address_i[29]),
        .O(out[23]));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(ch1_fetch_address_i[28]),
        .O(out[22]));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(ch1_fetch_address_i[19]),
        .O(out[13]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(ch1_fetch_address_i[18]),
        .O(out[12]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(ch1_fetch_address_i[17]),
        .O(out[11]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(ch1_fetch_address_i[16]),
        .O(out[10]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(ch1_fetch_address_i[15]),
        .O(out[9]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(ch1_fetch_address_i[14]),
        .O(out[8]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(ch1_fetch_address_i[13]),
        .O(out[7]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(ch1_fetch_address_i[12]),
        .O(out[6]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(ch1_fetch_address_i[11]),
        .O(out[5]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(ch1_fetch_address_i[10]),
        .O(out[4]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(ch1_fetch_address_i[27]),
        .O(out[21]));
LUT1 #(
    .INIT(2'h2)) 
     i_20
       (.I0(ch1_fetch_address_i[9]),
        .O(out[3]));
LUT1 #(
    .INIT(2'h2)) 
     i_21
       (.I0(ch1_fetch_address_i[8]),
        .O(out[2]));
LUT1 #(
    .INIT(2'h2)) 
     i_22
       (.I0(ch1_fetch_address_i[7]),
        .O(out[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_23
       (.I0(ch1_fetch_address_i[6]),
        .O(out[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_24
       (.I0(ch2_fetch_address_i[29]),
        .O(O2[23]));
LUT1 #(
    .INIT(2'h2)) 
     i_25
       (.I0(ch2_fetch_address_i[28]),
        .O(O2[22]));
LUT1 #(
    .INIT(2'h2)) 
     i_26
       (.I0(ch2_fetch_address_i[27]),
        .O(O2[21]));
LUT1 #(
    .INIT(2'h2)) 
     i_27
       (.I0(ch2_fetch_address_i[26]),
        .O(O2[20]));
LUT1 #(
    .INIT(2'h2)) 
     i_28
       (.I0(ch2_fetch_address_i[25]),
        .O(O2[19]));
LUT1 #(
    .INIT(2'h2)) 
     i_29
       (.I0(ch2_fetch_address_i[24]),
        .O(O2[18]));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(ch1_fetch_address_i[26]),
        .O(out[20]));
LUT1 #(
    .INIT(2'h2)) 
     i_30
       (.I0(ch2_fetch_address_i[23]),
        .O(O2[17]));
LUT1 #(
    .INIT(2'h2)) 
     i_31
       (.I0(ch2_fetch_address_i[22]),
        .O(O2[16]));
LUT1 #(
    .INIT(2'h2)) 
     i_32
       (.I0(ch2_fetch_address_i[21]),
        .O(O2[15]));
LUT1 #(
    .INIT(2'h2)) 
     i_33
       (.I0(ch2_fetch_address_i[20]),
        .O(O2[14]));
LUT1 #(
    .INIT(2'h2)) 
     i_34
       (.I0(ch2_fetch_address_i[19]),
        .O(O2[13]));
LUT1 #(
    .INIT(2'h2)) 
     i_35
       (.I0(ch2_fetch_address_i[18]),
        .O(O2[12]));
LUT1 #(
    .INIT(2'h2)) 
     i_36
       (.I0(ch2_fetch_address_i[17]),
        .O(O2[11]));
LUT1 #(
    .INIT(2'h2)) 
     i_37
       (.I0(ch2_fetch_address_i[16]),
        .O(O2[10]));
LUT1 #(
    .INIT(2'h2)) 
     i_38
       (.I0(ch2_fetch_address_i[15]),
        .O(O2[9]));
LUT1 #(
    .INIT(2'h2)) 
     i_39
       (.I0(ch2_fetch_address_i[14]),
        .O(O2[8]));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(ch1_fetch_address_i[25]),
        .O(out[19]));
LUT1 #(
    .INIT(2'h2)) 
     i_40
       (.I0(ch2_fetch_address_i[13]),
        .O(O2[7]));
LUT1 #(
    .INIT(2'h2)) 
     i_41
       (.I0(ch2_fetch_address_i[12]),
        .O(O2[6]));
LUT1 #(
    .INIT(2'h2)) 
     i_42
       (.I0(ch2_fetch_address_i[11]),
        .O(O2[5]));
LUT1 #(
    .INIT(2'h2)) 
     i_43
       (.I0(ch2_fetch_address_i[10]),
        .O(O2[4]));
LUT1 #(
    .INIT(2'h2)) 
     i_44
       (.I0(ch2_fetch_address_i[9]),
        .O(O2[3]));
LUT1 #(
    .INIT(2'h2)) 
     i_45
       (.I0(ch2_fetch_address_i[8]),
        .O(O2[2]));
LUT1 #(
    .INIT(2'h2)) 
     i_46
       (.I0(ch2_fetch_address_i[7]),
        .O(O2[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_47
       (.I0(ch2_fetch_address_i[6]),
        .O(O2[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(ch1_fetch_address_i[24]),
        .O(out[18]));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(ch1_fetch_address_i[23]),
        .O(out[17]));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(ch1_fetch_address_i[22]),
        .O(out[16]));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(ch1_fetch_address_i[21]),
        .O(out[15]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(ch1_fetch_address_i[20]),
        .O(out[14]));
endmodule

module axi_dma_0axi_sg_ftch_q_mngr
   (p_0_in2_in,
    O3,
    O4,
    O1,
    O2,
    out,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    ftch_stale_desc,
    O19,
    O21,
    ch2_ftch_pause,
    m_axis_mm2s_cntrl_tlast,
    m_axis_mm2s_cntrl_tvalid,
    ch1_ftch_pause,
    DI,
    O20,
    Q,
    O41,
    O42,
    O43,
    O44,
    O45,
    O46,
    O47,
    O48,
    O49,
    O50,
    O51,
    O56,
    m_axis_mm2s_cntrl_tdata,
    ch1_ftch_queue_empty,
    O22,
    in00,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    m_axi_sg_rvalid,
    D,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    I34,
    I35,
    I36,
    I37,
    I38,
    I39,
    I40,
    I41,
    I42,
    I43,
    I44,
    I45,
    I46,
    I47,
    I48,
    I49,
    I50,
    I51,
    I52,
    I53,
    I54,
    I55,
    I56,
    I57,
    I58,
    I59,
    I60,
    I61,
    I62,
    I63,
    I64,
    I65,
    I66,
    I67,
    SR,
    m_axi_sg_aclk,
    I1,
    mm2s_cntrl_strm_stop,
    I68,
    I69,
    I70,
    I71,
    p_4_out,
    I77,
    s_axi_lite_wdata,
    I72,
    s2mm_run_stop_del,
    I78,
    E,
    I73,
    ch2_ftch_active,
    I74,
    soft_reset_d2,
    soft_reset_d1,
    m_axi_sg_rdata,
    m_axi_sg_aresetn,
    m_axi_sg_rlast,
    I104,
    mm2s_scndry_resetn,
    s_axis_mm2s_cmd_tready,
    s_axis_mm2s_cmd_tvalid_split,
    m_axis_mm2s_cntrl_tready,
    queue_rden_new,
    queue_sinit,
    queue_rden2_new,
    queue_sinit2,
    I75,
    I114);
  output p_0_in2_in;
  output [72:0]O3;
  output [83:0]O4;
  output O1;
  output O2;
  output [0:0]out;
  output [31:0]O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output ftch_stale_desc;
  output [25:0]O19;
  output [25:0]O21;
  output ch2_ftch_pause;
  output m_axis_mm2s_cntrl_tlast;
  output m_axis_mm2s_cntrl_tvalid;
  output ch1_ftch_pause;
  output [31:0]DI;
  output [5:0]O20;
  output [5:0]Q;
  output O41;
  output O42;
  output O43;
  output O44;
  output O45;
  output O46;
  output O47;
  output O48;
  output O49;
  output O50;
  output O51;
  output O56;
  output [31:0]m_axis_mm2s_cntrl_tdata;
  output ch1_ftch_queue_empty;
  output O22;
  input in00;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input m_axi_sg_rvalid;
  input [26:0]D;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input I23;
  input I24;
  input I25;
  input I26;
  input I27;
  input I28;
  input I29;
  input I30;
  input I31;
  input I32;
  input I33;
  input I34;
  input I35;
  input I36;
  input I37;
  input I38;
  input I39;
  input I40;
  input I41;
  input I42;
  input I43;
  input I44;
  input I45;
  input I46;
  input I47;
  input I48;
  input I49;
  input I50;
  input I51;
  input I52;
  input I53;
  input I54;
  input I55;
  input I56;
  input I57;
  input I58;
  input I59;
  input I60;
  input I61;
  input I62;
  input I63;
  input I64;
  input I65;
  input I66;
  input I67;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input [0:0]I1;
  input mm2s_cntrl_strm_stop;
  input I68;
  input I69;
  input I70;
  input I71;
  input [25:0]p_4_out;
  input I77;
  input [25:0]s_axi_lite_wdata;
  input I72;
  input s2mm_run_stop_del;
  input I78;
  input [0:0]E;
  input I73;
  input ch2_ftch_active;
  input I74;
  input soft_reset_d2;
  input soft_reset_d1;
  input [31:0]m_axi_sg_rdata;
  input m_axi_sg_aresetn;
  input m_axi_sg_rlast;
  input I104;
  input mm2s_scndry_resetn;
  input s_axis_mm2s_cmd_tready;
  input s_axis_mm2s_cmd_tvalid_split;
  input m_axis_mm2s_cntrl_tready;
  input queue_rden_new;
  input queue_sinit;
  input queue_rden2_new;
  input queue_sinit2;
  input [0:0]I75;
  input I114;

  wire \<const0> ;
  wire \<const1> ;
  wire [26:0]D;
  wire [31:0]DI;
  wire [0:0]E;
  wire [32:0]\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out ;
  wire [6:6]\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ;
  wire [6:6]\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ;
  wire [0:0]I1;
  wire I10;
  wire I104;
  wire I11;
  wire I114;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire I34;
  wire I35;
  wire I36;
  wire I37;
  wire I38;
  wire I39;
  wire I4;
  wire I40;
  wire I41;
  wire I42;
  wire I43;
  wire I44;
  wire I45;
  wire I46;
  wire I47;
  wire I48;
  wire I49;
  wire I5;
  wire I50;
  wire I51;
  wire I52;
  wire I53;
  wire I54;
  wire I55;
  wire I56;
  wire I57;
  wire I58;
  wire I59;
  wire I6;
  wire I60;
  wire I61;
  wire I62;
  wire I63;
  wire I64;
  wire I65;
  wire I66;
  wire I67;
  wire I68;
  wire I69;
  wire I7;
  wire I70;
  wire I71;
  wire I72;
  wire I73;
  wire I74;
  wire [0:0]I75;
  wire I77;
  wire I78;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire [25:0]O19;
  wire O2;
  wire [5:0]O20;
  wire [25:0]O21;
  wire O22;
  wire [72:0]O3;
  wire [83:0]O4;
  wire O41;
  wire O42;
  wire O43;
  wire O44;
  wire O45;
  wire O46;
  wire O47;
  wire O48;
  wire O49;
  wire [31:0]O5;
  wire O50;
  wire O51;
  wire O56;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [5:0]Q;
  wire [0:0]SR;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ch2_ftch_active;
  wire ch2_ftch_pause;
(* MARK_DEBUG *)   wire [12:0]counter;
  wire [95:0]data_concat;
(* MARK_DEBUG *)   wire data_concat_tlast;
(* MARK_DEBUG *)   wire data_concat_valid;
  wire ftch_stale_desc;
  wire in00;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rvalid;
  wire [31:0]m_axis_mm2s_cntrl_tdata;
  wire m_axis_mm2s_cntrl_tlast;
  wire m_axis_mm2s_cntrl_tready;
  wire m_axis_mm2s_cntrl_tvalid;
  wire mm2s_cntrl_strm_stop;
  wire mm2s_scndry_resetn;
  wire \n_0_FLOP_FOR_NOQUEUE.FETCH_Q.data_concat[95]_i_1 ;
  wire \n_0_counter[0]_i_1 ;
  wire \n_0_nxtdesc_int[0]_i_1 ;
  wire \n_0_nxtdesc_int[1]_i_1 ;
  wire \n_0_nxtdesc_int[2]_i_1 ;
  wire \n_0_nxtdesc_int[31]_i_1 ;
  wire \n_0_nxtdesc_int[3]_i_1 ;
  wire \n_0_nxtdesc_int[4]_i_1 ;
  wire \n_0_nxtdesc_int[5]_i_1 ;
  wire \n_249_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_276_GEN_QUEUE.FTCH_QUEUE_I ;
(* MARK_DEBUG *)   wire [31:0]nxtdesc_int;
  wire [0:0]out;
  wire p_0_in2_in;
  wire p_0_out;
  wire [25:0]p_4_out;
  wire queue_rden2_new;
  wire queue_rden_new;
  wire queue_sinit;
  wire queue_sinit2;
  wire s2mm_run_stop_del;
  wire [25:0]s_axi_lite_wdata;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire sof_ftch_desc;
  wire soft_reset_d1;
  wire soft_reset_d2;
(* MARK_DEBUG *)   wire tlast_new;
(* MARK_DEBUG *)   wire tvalid_new;

FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[0]),
        .Q(data_concat[32]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[1]),
        .Q(data_concat[33]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[2]),
        .Q(data_concat[34]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[3]),
        .Q(data_concat[35]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[4]),
        .Q(data_concat[36]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[5]),
        .Q(data_concat[37]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[6]),
        .Q(data_concat[38]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[7]),
        .Q(data_concat[39]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[8]),
        .Q(data_concat[40]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[9]),
        .Q(data_concat[41]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[10]),
        .Q(data_concat[42]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[11]),
        .Q(data_concat[43]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[12]),
        .Q(data_concat[44]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[13]),
        .Q(data_concat[45]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[14]),
        .Q(data_concat[46]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[15]),
        .Q(data_concat[47]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[16]),
        .Q(data_concat[48]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[17]),
        .Q(data_concat[49]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[18]),
        .Q(data_concat[50]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[19]),
        .Q(data_concat[51]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[20]),
        .Q(data_concat[52]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[21]),
        .Q(data_concat[53]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[22]),
        .Q(data_concat[54]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[23]),
        .Q(data_concat[55]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[24]),
        .Q(data_concat[56]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[25]),
        .Q(data_concat[57]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[26]),
        .Q(data_concat[58]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[27]),
        .Q(data_concat[59]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[28]),
        .Q(data_concat[60]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[29]),
        .Q(data_concat[61]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[30]),
        .Q(data_concat[62]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[31]),
        .Q(data_concat[63]),
        .R(I1));
LUT5 #(
    .INIT(32'h08A80808)) 
     \FLOP_FOR_NOQUEUE.FETCH_Q.data_concat[95]_i_1 
       (.I0(m_axi_sg_aresetn),
        .I1(data_concat[95]),
        .I2(counter[7]),
        .I3(I104),
        .I4(m_axi_sg_rdata[31]),
        .O(\n_0_FLOP_FOR_NOQUEUE.FETCH_Q.data_concat[95]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \FLOP_FOR_NOQUEUE.FETCH_Q.data_concat_reg[95] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_FLOP_FOR_NOQUEUE.FETCH_Q.data_concat[95]_i_1 ),
        .Q(data_concat[95]),
        .R(\<const0> ));
(* keep = "yes" *) 
   FDRE \FLOP_FOR_NOQUEUE.data_concat_tlast_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(tlast_new),
        .Q(data_concat_tlast),
        .R(I1));
(* keep = "yes" *) 
   FDRE \FLOP_FOR_NOQUEUE.data_concat_valid_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(tvalid_new),
        .Q(data_concat_valid),
        .R(I1));
FDRE \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I70),
        .Q(O17),
        .R(I1));
FDRE \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I71),
        .Q(O18),
        .R(I1));
axi_dma_0axi_sg_ftch_queue \GEN_QUEUE.FTCH_QUEUE_I 
       (.D(D),
        .DI(DI),
        .E(E),
        .I1(I1),
        .I104(I104),
        .I114(I114),
        .I2(data_concat_valid),
        .I3(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out ),
        .I68(I68),
        .I69(I69),
        .I72(I72),
        .I73(I73),
        .I74(I74),
        .I75(I75),
        .I77(I77),
        .I78(I78),
        .O1(p_0_in2_in),
        .O19(O19),
        .O2(O1),
        .O21(O21),
        .O22(O22),
        .O3(O3),
        .O4(O4),
        .O41(O41),
        .O42(O42),
        .O43(O43),
        .O44(O44),
        .O45(O45),
        .O46(O46),
        .O47(O47),
        .O48(O48),
        .O49(O49),
        .O5(O2),
        .O50(O50),
        .O51(O51),
        .O56(O56),
        .O6(ch2_ftch_pause),
        .O7(\n_249_GEN_QUEUE.FTCH_QUEUE_I ),
        .O8({\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ,Q}),
        .O9(\n_276_GEN_QUEUE.FTCH_QUEUE_I ),
        .Q({\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ,O20}),
        .SR(SR),
        .ch1_ftch_pause(ch1_ftch_pause),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch2_ftch_active(ch2_ftch_active),
        .in0({data_concat[95],data_concat[63:0]}),
        .in00(in00),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axis_mm2s_cntrl_tdata(m_axis_mm2s_cntrl_tdata),
        .m_axis_mm2s_cntrl_tlast(m_axis_mm2s_cntrl_tlast),
        .m_axis_mm2s_cntrl_tready(m_axis_mm2s_cntrl_tready),
        .m_axis_mm2s_cntrl_tvalid(m_axis_mm2s_cntrl_tvalid),
        .mm2s_cntrl_strm_stop(mm2s_cntrl_strm_stop),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .out({counter[7:6],counter[1:0]}),
        .p_0_out(p_0_out),
        .p_4_out(p_4_out),
        .queue_rden2_new(queue_rden2_new),
        .queue_rden_new(queue_rden_new),
        .queue_sinit(queue_sinit),
        .queue_sinit2(queue_sinit2),
        .s2mm_run_stop_del(s2mm_run_stop_del),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .sof_ftch_desc(sof_ftch_desc),
        .soft_reset_d1(soft_reset_d1),
        .soft_reset_d2(soft_reset_d2));
FDRE \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_249_GEN_QUEUE.FTCH_QUEUE_I ),
        .Q(ftch_stale_desc),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
LUT5 #(
    .INIT(32'h00800000)) 
     RAM_reg_64_127_0_2_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(D[26]),
        .I3(p_0_out),
        .I4(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ),
        .O(O6));
LUT5 #(
    .INIT(32'h00800000)) 
     RAM_reg_64_127_12_14_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(D[26]),
        .I3(p_0_out),
        .I4(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ),
        .O(O10));
LUT5 #(
    .INIT(32'h00800000)) 
     RAM_reg_64_127_15_17_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(D[26]),
        .I3(p_0_out),
        .I4(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ),
        .O(O11));
LUT5 #(
    .INIT(32'h00800000)) 
     RAM_reg_64_127_18_20_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(D[26]),
        .I3(p_0_out),
        .I4(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ),
        .O(O12));
LUT5 #(
    .INIT(32'h00800000)) 
     RAM_reg_64_127_21_23_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(D[26]),
        .I3(p_0_out),
        .I4(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ),
        .O(O13));
LUT5 #(
    .INIT(32'h00800000)) 
     RAM_reg_64_127_24_26_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(D[26]),
        .I3(p_0_out),
        .I4(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ),
        .O(O14));
LUT5 #(
    .INIT(32'h00800000)) 
     RAM_reg_64_127_27_29_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(D[26]),
        .I3(p_0_out),
        .I4(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ),
        .O(O15));
LUT5 #(
    .INIT(32'h00800000)) 
     RAM_reg_64_127_30_32_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(D[26]),
        .I3(p_0_out),
        .I4(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ),
        .O(O16));
LUT5 #(
    .INIT(32'h00800000)) 
     RAM_reg_64_127_3_5_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(D[26]),
        .I3(p_0_out),
        .I4(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ),
        .O(O7));
LUT5 #(
    .INIT(32'h00800000)) 
     RAM_reg_64_127_6_8_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(D[26]),
        .I3(p_0_out),
        .I4(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ),
        .O(O8));
LUT5 #(
    .INIT(32'h00800000)) 
     RAM_reg_64_127_9_11_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(D[26]),
        .I3(p_0_out),
        .I4(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ),
        .O(O9));
FDRE \TLAST_GEN.sof_ftch_desc_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_276_GEN_QUEUE.FTCH_QUEUE_I ),
        .Q(sof_ftch_desc),
        .R(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT4 #(
    .INIT(16'hFB3B)) 
     \counter[0]_i_1 
       (.I0(counter[0]),
        .I1(m_axi_sg_aresetn),
        .I2(m_axi_sg_rvalid),
        .I3(m_axi_sg_rlast),
        .O(\n_0_counter[0]_i_1 ));
(* keep = "yes" *) 
   FDRE \counter_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_counter[0]_i_1 ),
        .Q(counter[0]),
        .R(\<const0> ));
(* keep = "yes" *) 
   FDRE \counter_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(counter[9]),
        .Q(counter[10]),
        .R(I114));
(* keep = "yes" *) 
   FDRE \counter_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(counter[10]),
        .Q(counter[11]),
        .R(I114));
(* keep = "yes" *) 
   FDRE \counter_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(counter[11]),
        .Q(counter[12]),
        .R(I114));
(* keep = "yes" *) 
   FDRE \counter_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(counter[0]),
        .Q(counter[1]),
        .R(I114));
(* keep = "yes" *) 
   FDRE \counter_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(counter[1]),
        .Q(counter[2]),
        .R(I114));
(* keep = "yes" *) 
   FDRE \counter_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(counter[2]),
        .Q(counter[3]),
        .R(I114));
(* keep = "yes" *) 
   FDRE \counter_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(counter[3]),
        .Q(counter[4]),
        .R(I114));
(* keep = "yes" *) 
   FDRE \counter_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(counter[4]),
        .Q(counter[5]),
        .R(I114));
(* keep = "yes" *) 
   FDRE \counter_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(counter[5]),
        .Q(counter[6]),
        .R(I114));
(* keep = "yes" *) 
   FDRE \counter_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(counter[6]),
        .Q(counter[7]),
        .R(I114));
(* keep = "yes" *) 
   FDRE \counter_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(counter[7]),
        .Q(counter[8]),
        .R(I114));
(* keep = "yes" *) 
   FDRE \counter_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(counter[8]),
        .Q(counter[9]),
        .R(I114));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[0]),
        .Q(data_concat[0]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[10]),
        .Q(data_concat[10]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[11]),
        .Q(data_concat[11]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[12]),
        .Q(data_concat[12]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[13]),
        .Q(data_concat[13]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[14]),
        .Q(data_concat[14]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[15]),
        .Q(data_concat[15]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[16]),
        .Q(data_concat[16]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[17]),
        .Q(data_concat[17]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[18]),
        .Q(data_concat[18]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[19]),
        .Q(data_concat[19]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[1]),
        .Q(data_concat[1]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[20]),
        .Q(data_concat[20]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[21]),
        .Q(data_concat[21]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[22]),
        .Q(data_concat[22]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[23]),
        .Q(data_concat[23]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[24]),
        .Q(data_concat[24]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[25]),
        .Q(data_concat[25]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[26]),
        .Q(data_concat[26]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[27]),
        .Q(data_concat[27]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[28]),
        .Q(data_concat[28]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[29]),
        .Q(data_concat[29]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[2]),
        .Q(data_concat[2]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[30]),
        .Q(data_concat[30]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[31]),
        .Q(data_concat[31]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[3]),
        .Q(data_concat[3]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[4]),
        .Q(data_concat[4]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[5]),
        .Q(data_concat[5]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[6]),
        .Q(data_concat[6]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[7]),
        .Q(data_concat[7]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[8]),
        .Q(data_concat[8]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[9]),
        .Q(data_concat[9]),
        .R(I1));
(* SOFT_HLUTNM = "soft_lutpair235" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[0]_i_1 
       (.I0(I2),
        .I1(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I2(I3),
        .O(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [0]));
(* SOFT_HLUTNM = "soft_lutpair240" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[10]_i_1 
       (.I0(I22),
        .I1(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I2(I23),
        .O(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [10]));
(* SOFT_HLUTNM = "soft_lutpair240" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[11]_i_1 
       (.I0(I24),
        .I1(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I2(I25),
        .O(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [11]));
(* SOFT_HLUTNM = "soft_lutpair241" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[12]_i_1 
       (.I0(I26),
        .I1(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I2(I27),
        .O(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [12]));
(* SOFT_HLUTNM = "soft_lutpair241" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[13]_i_1 
       (.I0(I28),
        .I1(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I2(I29),
        .O(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [13]));
(* SOFT_HLUTNM = "soft_lutpair242" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[14]_i_1 
       (.I0(I30),
        .I1(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I2(I31),
        .O(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [14]));
(* SOFT_HLUTNM = "soft_lutpair242" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[15]_i_1 
       (.I0(I32),
        .I1(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I2(I33),
        .O(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [15]));
(* SOFT_HLUTNM = "soft_lutpair243" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[16]_i_1 
       (.I0(I34),
        .I1(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I2(I35),
        .O(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [16]));
(* SOFT_HLUTNM = "soft_lutpair243" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[17]_i_1 
       (.I0(I36),
        .I1(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I2(I37),
        .O(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [17]));
(* SOFT_HLUTNM = "soft_lutpair244" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[18]_i_1 
       (.I0(I38),
        .I1(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I2(I39),
        .O(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [18]));
(* SOFT_HLUTNM = "soft_lutpair244" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[19]_i_1 
       (.I0(I40),
        .I1(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I2(I41),
        .O(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [19]));
(* SOFT_HLUTNM = "soft_lutpair235" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[1]_i_1 
       (.I0(I4),
        .I1(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I2(I5),
        .O(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [1]));
(* SOFT_HLUTNM = "soft_lutpair245" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[20]_i_1 
       (.I0(I42),
        .I1(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I2(I43),
        .O(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [20]));
(* SOFT_HLUTNM = "soft_lutpair245" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[21]_i_1 
       (.I0(I44),
        .I1(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I2(I45),
        .O(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [21]));
(* SOFT_HLUTNM = "soft_lutpair246" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[22]_i_1 
       (.I0(I46),
        .I1(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I2(I47),
        .O(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [22]));
(* SOFT_HLUTNM = "soft_lutpair246" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[23]_i_1 
       (.I0(I48),
        .I1(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I2(I49),
        .O(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [23]));
(* SOFT_HLUTNM = "soft_lutpair247" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[24]_i_1 
       (.I0(I50),
        .I1(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I2(I51),
        .O(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [24]));
(* SOFT_HLUTNM = "soft_lutpair247" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[25]_i_1 
       (.I0(I52),
        .I1(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I2(I53),
        .O(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [25]));
(* SOFT_HLUTNM = "soft_lutpair248" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[26]_i_1 
       (.I0(I54),
        .I1(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I2(I55),
        .O(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [26]));
(* SOFT_HLUTNM = "soft_lutpair248" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[27]_i_1 
       (.I0(I56),
        .I1(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I2(I57),
        .O(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [27]));
(* SOFT_HLUTNM = "soft_lutpair249" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[28]_i_1 
       (.I0(I58),
        .I1(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I2(I59),
        .O(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [28]));
(* SOFT_HLUTNM = "soft_lutpair249" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[29]_i_1 
       (.I0(I60),
        .I1(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I2(I61),
        .O(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [29]));
(* SOFT_HLUTNM = "soft_lutpair236" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[2]_i_1 
       (.I0(I6),
        .I1(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I2(I7),
        .O(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [2]));
(* SOFT_HLUTNM = "soft_lutpair250" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[30]_i_1 
       (.I0(I62),
        .I1(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I2(I63),
        .O(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [30]));
(* SOFT_HLUTNM = "soft_lutpair250" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[31]_i_1 
       (.I0(I64),
        .I1(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I2(I65),
        .O(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [31]));
LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[32]_i_3 
       (.I0(I66),
        .I1(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I2(I67),
        .O(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [32]));
(* SOFT_HLUTNM = "soft_lutpair236" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[3]_i_1 
       (.I0(I8),
        .I1(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I2(I9),
        .O(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [3]));
(* SOFT_HLUTNM = "soft_lutpair237" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[4]_i_1 
       (.I0(I10),
        .I1(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I2(I11),
        .O(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [4]));
(* SOFT_HLUTNM = "soft_lutpair237" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[5]_i_1 
       (.I0(I12),
        .I1(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I2(I13),
        .O(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [5]));
(* SOFT_HLUTNM = "soft_lutpair238" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[6]_i_1 
       (.I0(I14),
        .I1(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I2(I15),
        .O(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [6]));
(* SOFT_HLUTNM = "soft_lutpair238" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[7]_i_1 
       (.I0(I16),
        .I1(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I2(I17),
        .O(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [7]));
(* SOFT_HLUTNM = "soft_lutpair239" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[8]_i_1 
       (.I0(I18),
        .I1(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I2(I19),
        .O(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [8]));
(* SOFT_HLUTNM = "soft_lutpair239" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpr1.dout_i[9]_i_1 
       (.I0(I20),
        .I1(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I2(I21),
        .O(\GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out [9]));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(counter[1]),
        .O(out));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(nxtdesc_int[31]),
        .O(O5[31]));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(nxtdesc_int[22]),
        .O(O5[22]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(nxtdesc_int[21]),
        .O(O5[21]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(nxtdesc_int[20]),
        .O(O5[20]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(nxtdesc_int[19]),
        .O(O5[19]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(nxtdesc_int[18]),
        .O(O5[18]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(nxtdesc_int[17]),
        .O(O5[17]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(nxtdesc_int[16]),
        .O(O5[16]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(nxtdesc_int[15]),
        .O(O5[15]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(nxtdesc_int[14]),
        .O(O5[14]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(nxtdesc_int[13]),
        .O(O5[13]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(nxtdesc_int[30]),
        .O(O5[30]));
LUT1 #(
    .INIT(2'h2)) 
     i_20
       (.I0(nxtdesc_int[12]),
        .O(O5[12]));
LUT1 #(
    .INIT(2'h2)) 
     i_21
       (.I0(nxtdesc_int[11]),
        .O(O5[11]));
LUT1 #(
    .INIT(2'h2)) 
     i_22
       (.I0(nxtdesc_int[10]),
        .O(O5[10]));
LUT1 #(
    .INIT(2'h2)) 
     i_23
       (.I0(nxtdesc_int[9]),
        .O(O5[9]));
LUT1 #(
    .INIT(2'h2)) 
     i_24
       (.I0(nxtdesc_int[8]),
        .O(O5[8]));
LUT1 #(
    .INIT(2'h2)) 
     i_25
       (.I0(nxtdesc_int[7]),
        .O(O5[7]));
LUT1 #(
    .INIT(2'h2)) 
     i_26
       (.I0(nxtdesc_int[6]),
        .O(O5[6]));
LUT1 #(
    .INIT(2'h2)) 
     i_27
       (.I0(nxtdesc_int[5]),
        .O(O5[5]));
LUT1 #(
    .INIT(2'h2)) 
     i_28
       (.I0(nxtdesc_int[4]),
        .O(O5[4]));
LUT1 #(
    .INIT(2'h2)) 
     i_29
       (.I0(nxtdesc_int[3]),
        .O(O5[3]));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(nxtdesc_int[29]),
        .O(O5[29]));
LUT1 #(
    .INIT(2'h2)) 
     i_30
       (.I0(nxtdesc_int[2]),
        .O(O5[2]));
LUT1 #(
    .INIT(2'h2)) 
     i_31
       (.I0(nxtdesc_int[1]),
        .O(O5[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_32
       (.I0(nxtdesc_int[0]),
        .O(O5[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(nxtdesc_int[28]),
        .O(O5[28]));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(nxtdesc_int[27]),
        .O(O5[27]));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(nxtdesc_int[26]),
        .O(O5[26]));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(nxtdesc_int[25]),
        .O(O5[25]));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(nxtdesc_int[24]),
        .O(O5[24]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(nxtdesc_int[23]),
        .O(O5[23]));
LUT4 #(
    .INIT(16'h0888)) 
     \nxtdesc_int[0]_i_1 
       (.I0(nxtdesc_int[0]),
        .I1(m_axi_sg_aresetn),
        .I2(m_axi_sg_rvalid),
        .I3(counter[0]),
        .O(\n_0_nxtdesc_int[0]_i_1 ));
LUT4 #(
    .INIT(16'h0888)) 
     \nxtdesc_int[1]_i_1 
       (.I0(nxtdesc_int[1]),
        .I1(m_axi_sg_aresetn),
        .I2(m_axi_sg_rvalid),
        .I3(counter[0]),
        .O(\n_0_nxtdesc_int[1]_i_1 ));
LUT4 #(
    .INIT(16'h0888)) 
     \nxtdesc_int[2]_i_1 
       (.I0(nxtdesc_int[2]),
        .I1(m_axi_sg_aresetn),
        .I2(m_axi_sg_rvalid),
        .I3(counter[0]),
        .O(\n_0_nxtdesc_int[2]_i_1 ));
LUT2 #(
    .INIT(4'h8)) 
     \nxtdesc_int[31]_i_1 
       (.I0(m_axi_sg_rvalid),
        .I1(counter[0]),
        .O(\n_0_nxtdesc_int[31]_i_1 ));
LUT4 #(
    .INIT(16'h0888)) 
     \nxtdesc_int[3]_i_1 
       (.I0(nxtdesc_int[3]),
        .I1(m_axi_sg_aresetn),
        .I2(m_axi_sg_rvalid),
        .I3(counter[0]),
        .O(\n_0_nxtdesc_int[3]_i_1 ));
LUT4 #(
    .INIT(16'h0888)) 
     \nxtdesc_int[4]_i_1 
       (.I0(nxtdesc_int[4]),
        .I1(m_axi_sg_aresetn),
        .I2(m_axi_sg_rvalid),
        .I3(counter[0]),
        .O(\n_0_nxtdesc_int[4]_i_1 ));
LUT4 #(
    .INIT(16'h0888)) 
     \nxtdesc_int[5]_i_1 
       (.I0(nxtdesc_int[5]),
        .I1(m_axi_sg_aresetn),
        .I2(m_axi_sg_rvalid),
        .I3(counter[0]),
        .O(\n_0_nxtdesc_int[5]_i_1 ));
(* keep = "yes" *) 
   FDRE \nxtdesc_int_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_nxtdesc_int[0]_i_1 ),
        .Q(nxtdesc_int[0]),
        .R(\<const0> ));
(* keep = "yes" *) 
   FDRE \nxtdesc_int_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_nxtdesc_int[31]_i_1 ),
        .D(m_axi_sg_rdata[10]),
        .Q(nxtdesc_int[10]),
        .R(I1));
(* keep = "yes" *) 
   FDRE \nxtdesc_int_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_nxtdesc_int[31]_i_1 ),
        .D(m_axi_sg_rdata[11]),
        .Q(nxtdesc_int[11]),
        .R(I1));
(* keep = "yes" *) 
   FDRE \nxtdesc_int_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_nxtdesc_int[31]_i_1 ),
        .D(m_axi_sg_rdata[12]),
        .Q(nxtdesc_int[12]),
        .R(I1));
(* keep = "yes" *) 
   FDRE \nxtdesc_int_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_nxtdesc_int[31]_i_1 ),
        .D(m_axi_sg_rdata[13]),
        .Q(nxtdesc_int[13]),
        .R(I1));
(* keep = "yes" *) 
   FDRE \nxtdesc_int_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_nxtdesc_int[31]_i_1 ),
        .D(m_axi_sg_rdata[14]),
        .Q(nxtdesc_int[14]),
        .R(I1));
(* keep = "yes" *) 
   FDRE \nxtdesc_int_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_nxtdesc_int[31]_i_1 ),
        .D(m_axi_sg_rdata[15]),
        .Q(nxtdesc_int[15]),
        .R(I1));
(* keep = "yes" *) 
   FDRE \nxtdesc_int_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_nxtdesc_int[31]_i_1 ),
        .D(m_axi_sg_rdata[16]),
        .Q(nxtdesc_int[16]),
        .R(I1));
(* keep = "yes" *) 
   FDRE \nxtdesc_int_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_nxtdesc_int[31]_i_1 ),
        .D(m_axi_sg_rdata[17]),
        .Q(nxtdesc_int[17]),
        .R(I1));
(* keep = "yes" *) 
   FDRE \nxtdesc_int_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_nxtdesc_int[31]_i_1 ),
        .D(m_axi_sg_rdata[18]),
        .Q(nxtdesc_int[18]),
        .R(I1));
(* keep = "yes" *) 
   FDRE \nxtdesc_int_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_nxtdesc_int[31]_i_1 ),
        .D(m_axi_sg_rdata[19]),
        .Q(nxtdesc_int[19]),
        .R(I1));
(* keep = "yes" *) 
   FDRE \nxtdesc_int_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_nxtdesc_int[1]_i_1 ),
        .Q(nxtdesc_int[1]),
        .R(\<const0> ));
(* keep = "yes" *) 
   FDRE \nxtdesc_int_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_nxtdesc_int[31]_i_1 ),
        .D(m_axi_sg_rdata[20]),
        .Q(nxtdesc_int[20]),
        .R(I1));
(* keep = "yes" *) 
   FDRE \nxtdesc_int_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_nxtdesc_int[31]_i_1 ),
        .D(m_axi_sg_rdata[21]),
        .Q(nxtdesc_int[21]),
        .R(I1));
(* keep = "yes" *) 
   FDRE \nxtdesc_int_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_nxtdesc_int[31]_i_1 ),
        .D(m_axi_sg_rdata[22]),
        .Q(nxtdesc_int[22]),
        .R(I1));
(* keep = "yes" *) 
   FDRE \nxtdesc_int_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_nxtdesc_int[31]_i_1 ),
        .D(m_axi_sg_rdata[23]),
        .Q(nxtdesc_int[23]),
        .R(I1));
(* keep = "yes" *) 
   FDRE \nxtdesc_int_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_nxtdesc_int[31]_i_1 ),
        .D(m_axi_sg_rdata[24]),
        .Q(nxtdesc_int[24]),
        .R(I1));
(* keep = "yes" *) 
   FDRE \nxtdesc_int_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_nxtdesc_int[31]_i_1 ),
        .D(m_axi_sg_rdata[25]),
        .Q(nxtdesc_int[25]),
        .R(I1));
(* keep = "yes" *) 
   FDRE \nxtdesc_int_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_nxtdesc_int[31]_i_1 ),
        .D(m_axi_sg_rdata[26]),
        .Q(nxtdesc_int[26]),
        .R(I1));
(* keep = "yes" *) 
   FDRE \nxtdesc_int_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_nxtdesc_int[31]_i_1 ),
        .D(m_axi_sg_rdata[27]),
        .Q(nxtdesc_int[27]),
        .R(I1));
(* keep = "yes" *) 
   FDRE \nxtdesc_int_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_nxtdesc_int[31]_i_1 ),
        .D(m_axi_sg_rdata[28]),
        .Q(nxtdesc_int[28]),
        .R(I1));
(* keep = "yes" *) 
   FDRE \nxtdesc_int_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_nxtdesc_int[31]_i_1 ),
        .D(m_axi_sg_rdata[29]),
        .Q(nxtdesc_int[29]),
        .R(I1));
(* keep = "yes" *) 
   FDRE \nxtdesc_int_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_nxtdesc_int[2]_i_1 ),
        .Q(nxtdesc_int[2]),
        .R(\<const0> ));
(* keep = "yes" *) 
   FDRE \nxtdesc_int_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_nxtdesc_int[31]_i_1 ),
        .D(m_axi_sg_rdata[30]),
        .Q(nxtdesc_int[30]),
        .R(I1));
(* keep = "yes" *) 
   FDRE \nxtdesc_int_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_nxtdesc_int[31]_i_1 ),
        .D(m_axi_sg_rdata[31]),
        .Q(nxtdesc_int[31]),
        .R(I1));
(* keep = "yes" *) 
   FDRE \nxtdesc_int_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_nxtdesc_int[3]_i_1 ),
        .Q(nxtdesc_int[3]),
        .R(\<const0> ));
(* keep = "yes" *) 
   FDRE \nxtdesc_int_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_nxtdesc_int[4]_i_1 ),
        .Q(nxtdesc_int[4]),
        .R(\<const0> ));
(* keep = "yes" *) 
   FDRE \nxtdesc_int_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_nxtdesc_int[5]_i_1 ),
        .Q(nxtdesc_int[5]),
        .R(\<const0> ));
(* keep = "yes" *) 
   FDRE \nxtdesc_int_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_nxtdesc_int[31]_i_1 ),
        .D(m_axi_sg_rdata[6]),
        .Q(nxtdesc_int[6]),
        .R(I1));
(* keep = "yes" *) 
   FDRE \nxtdesc_int_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_nxtdesc_int[31]_i_1 ),
        .D(m_axi_sg_rdata[7]),
        .Q(nxtdesc_int[7]),
        .R(I1));
(* keep = "yes" *) 
   FDRE \nxtdesc_int_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_nxtdesc_int[31]_i_1 ),
        .D(m_axi_sg_rdata[8]),
        .Q(nxtdesc_int[8]),
        .R(I1));
(* keep = "yes" *) 
   FDRE \nxtdesc_int_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_nxtdesc_int[31]_i_1 ),
        .D(m_axi_sg_rdata[9]),
        .Q(nxtdesc_int[9]),
        .R(I1));
LUT2 #(
    .INIT(4'h8)) 
     tlast_new_inferred_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(counter[7]),
        .O(tlast_new));
LUT2 #(
    .INIT(4'h8)) 
     tvalid_new_inferred_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(counter[7]),
        .O(tvalid_new));
endmodule

module axi_dma_0axi_sg_ftch_queue
   (O1,
    O3,
    O4,
    O2,
    O5,
    p_0_out,
    O19,
    O21,
    O6,
    m_axis_mm2s_cntrl_tlast,
    m_axis_mm2s_cntrl_tvalid,
    ch1_ftch_pause,
    DI,
    O7,
    Q,
    O8,
    O41,
    O42,
    O43,
    O44,
    O45,
    O46,
    O47,
    O48,
    O49,
    O50,
    O51,
    O56,
    O9,
    m_axis_mm2s_cntrl_tdata,
    ch1_ftch_queue_empty,
    O22,
    in00,
    in0,
    SR,
    m_axi_sg_aclk,
    I1,
    mm2s_cntrl_strm_stop,
    I68,
    I69,
    p_4_out,
    I77,
    s_axi_lite_wdata,
    I72,
    s2mm_run_stop_del,
    I78,
    E,
    out,
    m_axi_sg_rvalid,
    I73,
    D,
    sof_ftch_desc,
    ch2_ftch_active,
    I74,
    soft_reset_d2,
    soft_reset_d1,
    I2,
    m_axi_sg_rdata,
    m_axi_sg_aresetn,
    m_axi_sg_rlast,
    I104,
    mm2s_scndry_resetn,
    s_axis_mm2s_cmd_tready,
    s_axis_mm2s_cmd_tvalid_split,
    I114,
    I3,
    m_axis_mm2s_cntrl_tready,
    queue_rden_new,
    queue_sinit,
    queue_rden2_new,
    queue_sinit2,
    I75);
  output O1;
  output [72:0]O3;
  output [83:0]O4;
  output O2;
  output O5;
  output p_0_out;
  output [25:0]O19;
  output [25:0]O21;
  output O6;
  output m_axis_mm2s_cntrl_tlast;
  output m_axis_mm2s_cntrl_tvalid;
  output ch1_ftch_pause;
  output [31:0]DI;
  output O7;
  output [6:0]Q;
  output [6:0]O8;
  output O41;
  output O42;
  output O43;
  output O44;
  output O45;
  output O46;
  output O47;
  output O48;
  output O49;
  output O50;
  output O51;
  output O56;
  output O9;
  output [31:0]m_axis_mm2s_cntrl_tdata;
  output ch1_ftch_queue_empty;
  output O22;
  input in00;
  input [64:0]in0;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input [0:0]I1;
  input mm2s_cntrl_strm_stop;
  input I68;
  input I69;
  input [25:0]p_4_out;
  input I77;
  input [25:0]s_axi_lite_wdata;
  input I72;
  input s2mm_run_stop_del;
  input I78;
  input [0:0]E;
  input [3:0]out;
  input m_axi_sg_rvalid;
  input I73;
  input [26:0]D;
  input sof_ftch_desc;
  input ch2_ftch_active;
  input I74;
  input soft_reset_d2;
  input soft_reset_d1;
  input I2;
  input [31:0]m_axi_sg_rdata;
  input m_axi_sg_aresetn;
  input m_axi_sg_rlast;
  input I104;
  input mm2s_scndry_resetn;
  input s_axis_mm2s_cmd_tready;
  input s_axis_mm2s_cmd_tvalid_split;
  input I114;
  input [32:0]I3;
  input m_axis_mm2s_cntrl_tready;
  input queue_rden_new;
  input queue_sinit;
  input queue_rden2_new;
  input queue_sinit2;
  input [0:0]I75;

  wire \<const0> ;
  wire \<const1> ;
  wire [26:0]D;
  wire [31:0]DI;
  wire [0:0]E;
  wire [0:0]I1;
  wire I104;
  wire I114;
  wire I2;
  wire [32:0]I3;
  wire I68;
  wire I69;
  wire I72;
  wire I73;
  wire I74;
  wire [0:0]I75;
  wire I77;
  wire I78;
  wire O1;
  wire [25:0]O19;
  wire O2;
  wire [25:0]O21;
  wire O22;
  wire [72:0]O3;
  wire [83:0]O4;
  wire O41;
  wire O42;
  wire O43;
  wire O44;
  wire O45;
  wire O46;
  wire O47;
  wire O48;
  wire O49;
  wire O5;
  wire O50;
  wire O51;
  wire O56;
  wire O6;
  wire O7;
  wire [6:0]O8;
  wire O9;
  wire [6:0]Q;
  wire [0:0]SR;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ch2_ftch_active;
(* MARK_DEBUG *)   wire [90:65]ftch_tdata_new;
(* MARK_DEBUG *)   wire [64:0]in0;
(* MARK_DEBUG *)   wire in00;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rvalid;
  wire [31:0]m_axis_mm2s_cntrl_tdata;
  wire m_axis_mm2s_cntrl_tlast;
  wire m_axis_mm2s_cntrl_tready;
  wire m_axis_mm2s_cntrl_tvalid;
  wire mm2s_cntrl_strm_stop;
  wire mm2s_scndry_resetn;
  wire \n_0_GEN_MM2S.queue_empty_new_i_1 ;
  wire \n_0_GEN_MM2S.queue_full_new_i_1 ;
  wire \n_0_GEN_S2MM.queue_empty2_new_i_1 ;
  wire \n_0_GEN_S2MM.queue_full2_new_i_1 ;
  wire n_0_sof_ftch_desc_del1_i_1;
  wire [3:0]out;
  wire p_0_out;
  wire [25:0]p_4_out;
(* MARK_DEBUG *)   wire [90:0]queue_dout2_new;
(* MARK_DEBUG *)   wire queue_dout2_valid;
(* MARK_DEBUG *)   wire [90:0]queue_dout_new;
(* MARK_DEBUG *)   wire queue_dout_valid;
  wire queue_rden2_new;
  wire queue_rden_new;
  wire queue_sinit;
  wire queue_sinit2;
  wire queue_wren2_new;
  wire queue_wren_new;
  wire [90:0]reg1;
  wire [90:0]reg2;
  wire s2mm_run_stop_del;
  wire [25:0]s_axi_lite_wdata;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire sof_ftch_desc;
  wire sof_ftch_desc_del1;
  wire soft_reset_d1;
  wire soft_reset_d2;

LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[10]_i_1 
       (.I0(p_4_out[4]),
        .I1(I77),
        .I2(s_axi_lite_wdata[4]),
        .I3(I72),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[69]),
        .O(O19[4]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[10]_i_1__0 
       (.I0(s_axi_lite_wdata[4]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[69]),
        .I4(I78),
        .I5(p_4_out[4]),
        .O(O21[4]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[11]_i_1 
       (.I0(p_4_out[5]),
        .I1(I77),
        .I2(s_axi_lite_wdata[5]),
        .I3(I72),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[70]),
        .O(O19[5]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[11]_i_1__0 
       (.I0(s_axi_lite_wdata[5]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[70]),
        .I4(I78),
        .I5(p_4_out[5]),
        .O(O21[5]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[12]_i_1 
       (.I0(p_4_out[6]),
        .I1(I77),
        .I2(s_axi_lite_wdata[6]),
        .I3(I72),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[71]),
        .O(O19[6]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[12]_i_1__0 
       (.I0(s_axi_lite_wdata[6]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[71]),
        .I4(I78),
        .I5(p_4_out[6]),
        .O(O21[6]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[13]_i_1 
       (.I0(p_4_out[7]),
        .I1(I77),
        .I2(s_axi_lite_wdata[7]),
        .I3(I72),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[72]),
        .O(O19[7]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[13]_i_1__0 
       (.I0(s_axi_lite_wdata[7]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[72]),
        .I4(I78),
        .I5(p_4_out[7]),
        .O(O21[7]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[14]_i_1 
       (.I0(p_4_out[8]),
        .I1(I77),
        .I2(s_axi_lite_wdata[8]),
        .I3(I72),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[73]),
        .O(O19[8]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[14]_i_1__0 
       (.I0(s_axi_lite_wdata[8]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[73]),
        .I4(I78),
        .I5(p_4_out[8]),
        .O(O21[8]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[15]_i_1 
       (.I0(p_4_out[9]),
        .I1(I77),
        .I2(s_axi_lite_wdata[9]),
        .I3(I72),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[74]),
        .O(O19[9]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[15]_i_1__0 
       (.I0(s_axi_lite_wdata[9]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[74]),
        .I4(I78),
        .I5(p_4_out[9]),
        .O(O21[9]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[16]_i_1 
       (.I0(p_4_out[10]),
        .I1(I77),
        .I2(s_axi_lite_wdata[10]),
        .I3(I72),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[75]),
        .O(O19[10]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[16]_i_1__0 
       (.I0(s_axi_lite_wdata[10]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[75]),
        .I4(I78),
        .I5(p_4_out[10]),
        .O(O21[10]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[17]_i_1 
       (.I0(p_4_out[11]),
        .I1(I77),
        .I2(s_axi_lite_wdata[11]),
        .I3(I72),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[76]),
        .O(O19[11]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[17]_i_1__0 
       (.I0(s_axi_lite_wdata[11]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[76]),
        .I4(I78),
        .I5(p_4_out[11]),
        .O(O21[11]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[18]_i_1 
       (.I0(p_4_out[12]),
        .I1(I77),
        .I2(s_axi_lite_wdata[12]),
        .I3(I72),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[77]),
        .O(O19[12]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[18]_i_1__0 
       (.I0(s_axi_lite_wdata[12]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[77]),
        .I4(I78),
        .I5(p_4_out[12]),
        .O(O21[12]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[19]_i_1 
       (.I0(p_4_out[13]),
        .I1(I77),
        .I2(s_axi_lite_wdata[13]),
        .I3(I72),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[78]),
        .O(O19[13]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[19]_i_1__0 
       (.I0(s_axi_lite_wdata[13]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[78]),
        .I4(I78),
        .I5(p_4_out[13]),
        .O(O21[13]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[20]_i_1 
       (.I0(p_4_out[14]),
        .I1(I77),
        .I2(s_axi_lite_wdata[14]),
        .I3(I72),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[79]),
        .O(O19[14]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[20]_i_1__0 
       (.I0(s_axi_lite_wdata[14]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[79]),
        .I4(I78),
        .I5(p_4_out[14]),
        .O(O21[14]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[21]_i_1 
       (.I0(p_4_out[15]),
        .I1(I77),
        .I2(s_axi_lite_wdata[15]),
        .I3(I72),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[80]),
        .O(O19[15]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[21]_i_1__0 
       (.I0(s_axi_lite_wdata[15]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[80]),
        .I4(I78),
        .I5(p_4_out[15]),
        .O(O21[15]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[22]_i_1 
       (.I0(p_4_out[16]),
        .I1(I77),
        .I2(s_axi_lite_wdata[16]),
        .I3(I72),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[81]),
        .O(O19[16]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[22]_i_1__0 
       (.I0(s_axi_lite_wdata[16]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[81]),
        .I4(I78),
        .I5(p_4_out[16]),
        .O(O21[16]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[23]_i_1 
       (.I0(p_4_out[17]),
        .I1(I77),
        .I2(s_axi_lite_wdata[17]),
        .I3(I72),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[82]),
        .O(O19[17]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[23]_i_1__0 
       (.I0(s_axi_lite_wdata[17]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[82]),
        .I4(I78),
        .I5(p_4_out[17]),
        .O(O21[17]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1 
       (.I0(p_4_out[18]),
        .I1(I77),
        .I2(s_axi_lite_wdata[18]),
        .I3(I72),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[83]),
        .O(O19[18]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1__0 
       (.I0(s_axi_lite_wdata[18]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[83]),
        .I4(I78),
        .I5(p_4_out[18]),
        .O(O21[18]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[25]_i_1 
       (.I0(p_4_out[19]),
        .I1(I77),
        .I2(s_axi_lite_wdata[19]),
        .I3(I72),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[84]),
        .O(O19[19]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[25]_i_1__0 
       (.I0(s_axi_lite_wdata[19]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[84]),
        .I4(I78),
        .I5(p_4_out[19]),
        .O(O21[19]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[26]_i_1 
       (.I0(p_4_out[20]),
        .I1(I77),
        .I2(s_axi_lite_wdata[20]),
        .I3(I72),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[85]),
        .O(O19[20]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[26]_i_1__0 
       (.I0(s_axi_lite_wdata[20]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[85]),
        .I4(I78),
        .I5(p_4_out[20]),
        .O(O21[20]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[27]_i_1 
       (.I0(p_4_out[21]),
        .I1(I77),
        .I2(s_axi_lite_wdata[21]),
        .I3(I72),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[86]),
        .O(O19[21]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[27]_i_1__0 
       (.I0(s_axi_lite_wdata[21]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[86]),
        .I4(I78),
        .I5(p_4_out[21]),
        .O(O21[21]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[28]_i_1 
       (.I0(p_4_out[22]),
        .I1(I77),
        .I2(s_axi_lite_wdata[22]),
        .I3(I72),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[87]),
        .O(O19[22]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[28]_i_1__0 
       (.I0(s_axi_lite_wdata[22]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[87]),
        .I4(I78),
        .I5(p_4_out[22]),
        .O(O21[22]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[29]_i_1 
       (.I0(p_4_out[23]),
        .I1(I77),
        .I2(s_axi_lite_wdata[23]),
        .I3(I72),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[88]),
        .O(O19[23]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[29]_i_1__0 
       (.I0(s_axi_lite_wdata[23]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[88]),
        .I4(I78),
        .I5(p_4_out[23]),
        .O(O21[23]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[30]_i_1 
       (.I0(p_4_out[24]),
        .I1(I77),
        .I2(s_axi_lite_wdata[24]),
        .I3(I72),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[89]),
        .O(O19[24]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[30]_i_1__0 
       (.I0(s_axi_lite_wdata[24]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[89]),
        .I4(I78),
        .I5(p_4_out[24]),
        .O(O21[24]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_2 
       (.I0(p_4_out[25]),
        .I1(I77),
        .I2(s_axi_lite_wdata[25]),
        .I3(I72),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[90]),
        .O(O19[25]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_2__0 
       (.I0(s_axi_lite_wdata[25]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[90]),
        .I4(I78),
        .I5(p_4_out[25]),
        .O(O21[25]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[6]_i_1 
       (.I0(p_4_out[0]),
        .I1(I77),
        .I2(s_axi_lite_wdata[0]),
        .I3(I72),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[65]),
        .O(O19[0]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[6]_i_1__0 
       (.I0(s_axi_lite_wdata[0]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[65]),
        .I4(I78),
        .I5(p_4_out[0]),
        .O(O21[0]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[7]_i_1 
       (.I0(p_4_out[1]),
        .I1(I77),
        .I2(s_axi_lite_wdata[1]),
        .I3(I72),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[66]),
        .O(O19[1]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[7]_i_1__0 
       (.I0(s_axi_lite_wdata[1]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[66]),
        .I4(I78),
        .I5(p_4_out[1]),
        .O(O21[1]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[8]_i_1 
       (.I0(p_4_out[2]),
        .I1(I77),
        .I2(s_axi_lite_wdata[2]),
        .I3(I72),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[67]),
        .O(O19[2]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[8]_i_1__0 
       (.I0(s_axi_lite_wdata[2]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[67]),
        .I4(I78),
        .I5(p_4_out[2]),
        .O(O21[2]));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[9]_i_1 
       (.I0(p_4_out[3]),
        .I1(I77),
        .I2(s_axi_lite_wdata[3]),
        .I3(I72),
        .I4(queue_dout_valid),
        .I5(queue_dout_new[68]),
        .O(O19[3]));
LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[9]_i_1__0 
       (.I0(s_axi_lite_wdata[3]),
        .I1(s2mm_run_stop_del),
        .I2(queue_dout2_valid),
        .I3(queue_dout2_new[68]),
        .I4(I78),
        .I5(p_4_out[3]),
        .O(O21[3]));
axi_dma_0axi_sg_cntrl_strm \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM 
       (.D(D[26]),
        .DI(DI),
        .E(E),
        .I1(I1),
        .I104(I104),
        .I114(I114),
        .I2(O6),
        .I3(I3),
        .I73(I73),
        .I74(I74),
        .O1(p_0_out),
        .O41(O41),
        .O42(O42),
        .O43(O43),
        .O44(O44),
        .O45(O45),
        .O46(O46),
        .O47(O47),
        .O48(O48),
        .O49(O49),
        .O50(O50),
        .O51(O51),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .SR(SR),
        .ch2_ftch_active(ch2_ftch_active),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axis_mm2s_cntrl_tdata(m_axis_mm2s_cntrl_tdata),
        .m_axis_mm2s_cntrl_tlast(m_axis_mm2s_cntrl_tlast),
        .m_axis_mm2s_cntrl_tready(m_axis_mm2s_cntrl_tready),
        .m_axis_mm2s_cntrl_tvalid(m_axis_mm2s_cntrl_tvalid),
        .mm2s_cntrl_strm_stop(mm2s_cntrl_strm_stop),
        .out(out),
        .sof_ftch_desc(sof_ftch_desc),
        .sof_ftch_desc_del1(sof_ftch_desc_del1),
        .soft_reset_d1(soft_reset_d1),
        .soft_reset_d2(soft_reset_d2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[0]),
        .Q(queue_dout_new[0]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[10]),
        .Q(queue_dout_new[10]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[11]),
        .Q(queue_dout_new[11]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[12]),
        .Q(queue_dout_new[12]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[13]),
        .Q(queue_dout_new[13]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[14]),
        .Q(queue_dout_new[14]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[15]),
        .Q(queue_dout_new[15]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[16]),
        .Q(queue_dout_new[16]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[17]),
        .Q(queue_dout_new[17]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[18]),
        .Q(queue_dout_new[18]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[19]),
        .Q(queue_dout_new[19]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[1]),
        .Q(queue_dout_new[1]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[20]),
        .Q(queue_dout_new[20]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[21]),
        .Q(queue_dout_new[21]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[22]),
        .Q(queue_dout_new[22]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[23]),
        .Q(queue_dout_new[23]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[24]),
        .Q(queue_dout_new[24]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[25]),
        .Q(queue_dout_new[25]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[26]),
        .Q(queue_dout_new[26]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[27]),
        .Q(queue_dout_new[27]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[28]),
        .Q(queue_dout_new[28]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[29]),
        .Q(queue_dout_new[29]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[2]),
        .Q(queue_dout_new[2]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[30]),
        .Q(queue_dout_new[30]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[31]),
        .Q(queue_dout_new[31]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[32]),
        .Q(queue_dout_new[32]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[33]),
        .Q(queue_dout_new[33]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[34]),
        .Q(queue_dout_new[34]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[35]),
        .Q(queue_dout_new[35]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[36]),
        .Q(queue_dout_new[36]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[37]),
        .Q(queue_dout_new[37]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[38]),
        .Q(queue_dout_new[38]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[39]),
        .Q(queue_dout_new[39]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[3]),
        .Q(queue_dout_new[3]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[40]),
        .Q(queue_dout_new[40]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[41]),
        .Q(queue_dout_new[41]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[42]),
        .Q(queue_dout_new[42]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[43]),
        .Q(queue_dout_new[43]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[44]),
        .Q(queue_dout_new[44]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[45]),
        .Q(queue_dout_new[45]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[46]),
        .Q(queue_dout_new[46]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[47]),
        .Q(queue_dout_new[47]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[48]),
        .Q(queue_dout_new[48]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[49]),
        .Q(queue_dout_new[49]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[4]),
        .Q(queue_dout_new[4]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[50]),
        .Q(queue_dout_new[50]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[51]),
        .Q(queue_dout_new[51]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[52]),
        .Q(queue_dout_new[52]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[53]),
        .Q(queue_dout_new[53]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[54]),
        .Q(queue_dout_new[54]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[55]),
        .Q(queue_dout_new[55]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[56]),
        .Q(queue_dout_new[56]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[57]),
        .Q(queue_dout_new[57]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[58]),
        .Q(queue_dout_new[58]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[59]),
        .Q(queue_dout_new[59]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[5]),
        .Q(queue_dout_new[5]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[60]),
        .Q(queue_dout_new[60]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[61]),
        .Q(queue_dout_new[61]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[62]),
        .Q(queue_dout_new[62]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[63]),
        .Q(queue_dout_new[63]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[64] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[64]),
        .Q(queue_dout_new[64]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[65] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[65]),
        .Q(queue_dout_new[65]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[66] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[66]),
        .Q(queue_dout_new[66]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[67] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[67]),
        .Q(queue_dout_new[67]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[68] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[68]),
        .Q(queue_dout_new[68]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[69] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[69]),
        .Q(queue_dout_new[69]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[6]),
        .Q(queue_dout_new[6]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[70] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[70]),
        .Q(queue_dout_new[70]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[71] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[71]),
        .Q(queue_dout_new[71]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[72] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[72]),
        .Q(queue_dout_new[72]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[73] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[73]),
        .Q(queue_dout_new[73]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[74] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[74]),
        .Q(queue_dout_new[74]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[75] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[75]),
        .Q(queue_dout_new[75]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[76] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[76]),
        .Q(queue_dout_new[76]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[77] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[77]),
        .Q(queue_dout_new[77]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[78] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[78]),
        .Q(queue_dout_new[78]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[79] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[79]),
        .Q(queue_dout_new[79]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[7]),
        .Q(queue_dout_new[7]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[80] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[80]),
        .Q(queue_dout_new[80]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[81] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[81]),
        .Q(queue_dout_new[81]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[82] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[82]),
        .Q(queue_dout_new[82]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[83] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[83]),
        .Q(queue_dout_new[83]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[84] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[84]),
        .Q(queue_dout_new[84]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[85] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[85]),
        .Q(queue_dout_new[85]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[86] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[86]),
        .Q(queue_dout_new[86]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[87] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[87]),
        .Q(queue_dout_new[87]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[88] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[88]),
        .Q(queue_dout_new[88]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[89] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[89]),
        .Q(queue_dout_new[89]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[8]),
        .Q(queue_dout_new[8]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[90] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[90]),
        .Q(queue_dout_new[90]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[9]),
        .Q(queue_dout_new[9]),
        .R(queue_sinit));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_valid_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I68),
        .Q(queue_dout_valid),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hFFF4)) 
     \GEN_MM2S.queue_empty_new_i_1 
       (.I0(queue_wren_new),
        .I1(ch1_ftch_queue_empty),
        .I2(queue_rden_new),
        .I3(queue_sinit),
        .O(\n_0_GEN_MM2S.queue_empty_new_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_empty_new_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_MM2S.queue_empty_new_i_1 ),
        .Q(ch1_ftch_queue_empty),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h000000000000EAAA)) 
     \GEN_MM2S.queue_full_new_i_1 
       (.I0(ch1_ftch_pause),
        .I1(D[26]),
        .I2(I2),
        .I3(in00),
        .I4(queue_rden_new),
        .I5(queue_sinit),
        .O(\n_0_GEN_MM2S.queue_full_new_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_full_new_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_MM2S.queue_full_new_i_1 ),
        .Q(ch1_ftch_pause),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'h0080)) 
     \GEN_MM2S.reg1[90]_i_1 
       (.I0(in00),
        .I1(I2),
        .I2(D[26]),
        .I3(ch1_ftch_pause),
        .O(queue_wren_new));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[0]),
        .Q(reg1[0]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[10]),
        .Q(reg1[10]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[11]),
        .Q(reg1[11]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[12]),
        .Q(reg1[12]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[13]),
        .Q(reg1[13]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[14]),
        .Q(reg1[14]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[15]),
        .Q(reg1[15]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[16]),
        .Q(reg1[16]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[17]),
        .Q(reg1[17]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[18]),
        .Q(reg1[18]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[19]),
        .Q(reg1[19]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[1]),
        .Q(reg1[1]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[20]),
        .Q(reg1[20]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[21]),
        .Q(reg1[21]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[22]),
        .Q(reg1[22]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[23]),
        .Q(reg1[23]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[24]),
        .Q(reg1[24]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[25]),
        .Q(reg1[25]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[26]),
        .Q(reg1[26]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[27]),
        .Q(reg1[27]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[28]),
        .Q(reg1[28]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[29]),
        .Q(reg1[29]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[2]),
        .Q(reg1[2]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[30]),
        .Q(reg1[30]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[31]),
        .Q(reg1[31]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[32]),
        .Q(reg1[32]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[33]),
        .Q(reg1[33]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[34]),
        .Q(reg1[34]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[35]),
        .Q(reg1[35]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[36]),
        .Q(reg1[36]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[37]),
        .Q(reg1[37]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[38]),
        .Q(reg1[38]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[39]),
        .Q(reg1[39]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[3]),
        .Q(reg1[3]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[40]),
        .Q(reg1[40]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[41]),
        .Q(reg1[41]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[42]),
        .Q(reg1[42]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[43]),
        .Q(reg1[43]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[44]),
        .Q(reg1[44]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[45]),
        .Q(reg1[45]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[46]),
        .Q(reg1[46]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[47]),
        .Q(reg1[47]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[48]),
        .Q(reg1[48]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[49]),
        .Q(reg1[49]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[4]),
        .Q(reg1[4]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[50]),
        .Q(reg1[50]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[51]),
        .Q(reg1[51]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[52]),
        .Q(reg1[52]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[53]),
        .Q(reg1[53]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[54]),
        .Q(reg1[54]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[55]),
        .Q(reg1[55]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[56]),
        .Q(reg1[56]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[57]),
        .Q(reg1[57]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[58]),
        .Q(reg1[58]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[59]),
        .Q(reg1[59]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[5]),
        .Q(reg1[5]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[60]),
        .Q(reg1[60]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[61]),
        .Q(reg1[61]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[62]),
        .Q(reg1[62]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[63]),
        .Q(reg1[63]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[64] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[64]),
        .Q(reg1[64]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[65] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[65]),
        .Q(reg1[65]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[66] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[66]),
        .Q(reg1[66]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[67] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[67]),
        .Q(reg1[67]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[68] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[68]),
        .Q(reg1[68]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[69] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[69]),
        .Q(reg1[69]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[6]),
        .Q(reg1[6]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[70] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[70]),
        .Q(reg1[70]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[71] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[71]),
        .Q(reg1[71]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[72] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[72]),
        .Q(reg1[72]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[73] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[73]),
        .Q(reg1[73]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[74] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[74]),
        .Q(reg1[74]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[75] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[75]),
        .Q(reg1[75]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[76] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[76]),
        .Q(reg1[76]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[77] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[77]),
        .Q(reg1[77]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[78] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[78]),
        .Q(reg1[78]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[79] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[79]),
        .Q(reg1[79]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[7]),
        .Q(reg1[7]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[80] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[80]),
        .Q(reg1[80]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[81] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[81]),
        .Q(reg1[81]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[82] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[82]),
        .Q(reg1[82]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[83] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[83]),
        .Q(reg1[83]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[84] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[84]),
        .Q(reg1[84]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[85] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[85]),
        .Q(reg1[85]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[86] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[86]),
        .Q(reg1[86]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[87] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[87]),
        .Q(reg1[87]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[88] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[88]),
        .Q(reg1[88]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[89] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[89]),
        .Q(reg1[89]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[8]),
        .Q(reg1[8]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[90] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new[90]),
        .Q(reg1[90]),
        .R(queue_sinit));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(in0[9]),
        .Q(reg1[9]),
        .R(queue_sinit));
LUT5 #(
    .INIT(32'h40F04040)) 
     \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_i_1 
       (.I0(queue_dout_new[64]),
        .I1(queue_dout_valid),
        .I2(mm2s_scndry_resetn),
        .I3(s_axis_mm2s_cmd_tready),
        .I4(s_axis_mm2s_cmd_tvalid_split),
        .O(O56));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[0]),
        .Q(queue_dout2_new[0]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[10]),
        .Q(queue_dout2_new[10]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[11]),
        .Q(queue_dout2_new[11]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[12]),
        .Q(queue_dout2_new[12]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[13]),
        .Q(queue_dout2_new[13]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[14]),
        .Q(queue_dout2_new[14]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[15]),
        .Q(queue_dout2_new[15]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[16]),
        .Q(queue_dout2_new[16]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[17]),
        .Q(queue_dout2_new[17]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[18]),
        .Q(queue_dout2_new[18]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[19]),
        .Q(queue_dout2_new[19]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[1]),
        .Q(queue_dout2_new[1]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[20]),
        .Q(queue_dout2_new[20]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[21]),
        .Q(queue_dout2_new[21]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[22]),
        .Q(queue_dout2_new[22]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[23]),
        .Q(queue_dout2_new[23]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[24]),
        .Q(queue_dout2_new[24]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[25]),
        .Q(queue_dout2_new[25]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[26]),
        .Q(queue_dout2_new[26]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[27]),
        .Q(queue_dout2_new[27]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[28]),
        .Q(queue_dout2_new[28]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[29]),
        .Q(queue_dout2_new[29]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[2]),
        .Q(queue_dout2_new[2]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[30]),
        .Q(queue_dout2_new[30]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[31]),
        .Q(queue_dout2_new[31]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[32]),
        .Q(queue_dout2_new[32]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[33]),
        .Q(queue_dout2_new[33]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[34]),
        .Q(queue_dout2_new[34]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[35]),
        .Q(queue_dout2_new[35]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[36]),
        .Q(queue_dout2_new[36]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[37]),
        .Q(queue_dout2_new[37]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[38]),
        .Q(queue_dout2_new[38]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[39]),
        .Q(queue_dout2_new[39]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[3]),
        .Q(queue_dout2_new[3]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[40]),
        .Q(queue_dout2_new[40]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[41]),
        .Q(queue_dout2_new[41]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[42]),
        .Q(queue_dout2_new[42]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[43]),
        .Q(queue_dout2_new[43]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[44]),
        .Q(queue_dout2_new[44]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[45]),
        .Q(queue_dout2_new[45]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[46]),
        .Q(queue_dout2_new[46]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[47]),
        .Q(queue_dout2_new[47]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[48]),
        .Q(queue_dout2_new[48]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[49]),
        .Q(queue_dout2_new[49]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[4]),
        .Q(queue_dout2_new[4]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[50]),
        .Q(queue_dout2_new[50]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[51]),
        .Q(queue_dout2_new[51]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[52]),
        .Q(queue_dout2_new[52]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[53]),
        .Q(queue_dout2_new[53]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[54]),
        .Q(queue_dout2_new[54]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[55]),
        .Q(queue_dout2_new[55]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[56]),
        .Q(queue_dout2_new[56]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[57]),
        .Q(queue_dout2_new[57]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[58]),
        .Q(queue_dout2_new[58]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[59]),
        .Q(queue_dout2_new[59]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[5]),
        .Q(queue_dout2_new[5]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[60]),
        .Q(queue_dout2_new[60]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[61]),
        .Q(queue_dout2_new[61]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[62]),
        .Q(queue_dout2_new[62]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[63]),
        .Q(queue_dout2_new[63]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[64] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[64]),
        .Q(queue_dout2_new[64]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[65] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[65]),
        .Q(queue_dout2_new[65]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[66] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[66]),
        .Q(queue_dout2_new[66]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[67] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[67]),
        .Q(queue_dout2_new[67]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[68] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[68]),
        .Q(queue_dout2_new[68]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[69] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[69]),
        .Q(queue_dout2_new[69]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[6]),
        .Q(queue_dout2_new[6]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[70] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[70]),
        .Q(queue_dout2_new[70]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[71] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[71]),
        .Q(queue_dout2_new[71]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[72] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[72]),
        .Q(queue_dout2_new[72]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[73] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[73]),
        .Q(queue_dout2_new[73]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[74] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[74]),
        .Q(queue_dout2_new[74]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[75] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[75]),
        .Q(queue_dout2_new[75]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[76] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[76]),
        .Q(queue_dout2_new[76]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[77] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[77]),
        .Q(queue_dout2_new[77]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[78] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[78]),
        .Q(queue_dout2_new[78]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[79] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[79]),
        .Q(queue_dout2_new[79]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[7]),
        .Q(queue_dout2_new[7]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[80] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[80]),
        .Q(queue_dout2_new[80]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[81] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[81]),
        .Q(queue_dout2_new[81]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[82] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[82]),
        .Q(queue_dout2_new[82]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[83] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[83]),
        .Q(queue_dout2_new[83]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[84] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[84]),
        .Q(queue_dout2_new[84]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[85] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[85]),
        .Q(queue_dout2_new[85]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[86] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[86]),
        .Q(queue_dout2_new[86]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[87] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[87]),
        .Q(queue_dout2_new[87]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[88] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[88]),
        .Q(queue_dout2_new[88]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[89] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[89]),
        .Q(queue_dout2_new[89]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[8]),
        .Q(queue_dout2_new[8]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[90] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[90]),
        .Q(queue_dout2_new[90]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_new_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[9]),
        .Q(queue_dout2_new[9]),
        .R(queue_sinit2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_dout2_valid_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I69),
        .Q(queue_dout2_valid),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hFFF4)) 
     \GEN_S2MM.queue_empty2_new_i_1 
       (.I0(queue_wren2_new),
        .I1(O22),
        .I2(queue_rden2_new),
        .I3(queue_sinit2),
        .O(\n_0_GEN_S2MM.queue_empty2_new_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_empty2_new_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_S2MM.queue_empty2_new_i_1 ),
        .Q(O22),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h000000000000ECCC)) 
     \GEN_S2MM.queue_full2_new_i_1 
       (.I0(ch2_ftch_active),
        .I1(O6),
        .I2(I2),
        .I3(in00),
        .I4(queue_rden2_new),
        .I5(queue_sinit2),
        .O(\n_0_GEN_S2MM.queue_full2_new_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.queue_full2_new_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_S2MM.queue_full2_new_i_1 ),
        .Q(O6),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'h0800)) 
     \GEN_S2MM.reg2[90]_i_1 
       (.I0(in00),
        .I1(I2),
        .I2(O6),
        .I3(ch2_ftch_active),
        .O(queue_wren2_new));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[0]),
        .Q(reg2[0]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[10]),
        .Q(reg2[10]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[11]),
        .Q(reg2[11]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[12]),
        .Q(reg2[12]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[13]),
        .Q(reg2[13]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[14]),
        .Q(reg2[14]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[15]),
        .Q(reg2[15]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[16]),
        .Q(reg2[16]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[17]),
        .Q(reg2[17]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[18]),
        .Q(reg2[18]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[19]),
        .Q(reg2[19]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[1]),
        .Q(reg2[1]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[20]),
        .Q(reg2[20]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[21]),
        .Q(reg2[21]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[22]),
        .Q(reg2[22]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[23]),
        .Q(reg2[23]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[24]),
        .Q(reg2[24]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[25]),
        .Q(reg2[25]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[26]),
        .Q(reg2[26]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[27]),
        .Q(reg2[27]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[28]),
        .Q(reg2[28]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[29]),
        .Q(reg2[29]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[2]),
        .Q(reg2[2]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[30]),
        .Q(reg2[30]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[31]),
        .Q(reg2[31]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[32]),
        .Q(reg2[32]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[33]),
        .Q(reg2[33]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[34]),
        .Q(reg2[34]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[35]),
        .Q(reg2[35]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[36]),
        .Q(reg2[36]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[37]),
        .Q(reg2[37]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[38]),
        .Q(reg2[38]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[39]),
        .Q(reg2[39]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[3]),
        .Q(reg2[3]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[40]),
        .Q(reg2[40]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[41]),
        .Q(reg2[41]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[42]),
        .Q(reg2[42]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[43]),
        .Q(reg2[43]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[44]),
        .Q(reg2[44]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[45]),
        .Q(reg2[45]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[46]),
        .Q(reg2[46]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[47]),
        .Q(reg2[47]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[48]),
        .Q(reg2[48]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[49]),
        .Q(reg2[49]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[4]),
        .Q(reg2[4]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[50]),
        .Q(reg2[50]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[51]),
        .Q(reg2[51]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[52]),
        .Q(reg2[52]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[53]),
        .Q(reg2[53]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[54]),
        .Q(reg2[54]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[55]),
        .Q(reg2[55]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[56]),
        .Q(reg2[56]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[57]),
        .Q(reg2[57]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[58]),
        .Q(reg2[58]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[59]),
        .Q(reg2[59]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[5]),
        .Q(reg2[5]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[60]),
        .Q(reg2[60]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[61]),
        .Q(reg2[61]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[62]),
        .Q(reg2[62]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[63]),
        .Q(reg2[63]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[64] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[64]),
        .Q(reg2[64]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[65] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[65]),
        .Q(reg2[65]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[66] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[66]),
        .Q(reg2[66]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[67] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[67]),
        .Q(reg2[67]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[68] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[68]),
        .Q(reg2[68]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[69] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[69]),
        .Q(reg2[69]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[6]),
        .Q(reg2[6]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[70] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[70]),
        .Q(reg2[70]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[71] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[71]),
        .Q(reg2[71]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[72] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[72]),
        .Q(reg2[72]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[73] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[73]),
        .Q(reg2[73]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[74] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[74]),
        .Q(reg2[74]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[75] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[75]),
        .Q(reg2[75]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[76] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[76]),
        .Q(reg2[76]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[77] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[77]),
        .Q(reg2[77]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[78] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[78]),
        .Q(reg2[78]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[79] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[79]),
        .Q(reg2[79]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[7]),
        .Q(reg2[7]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[80] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[80]),
        .Q(reg2[80]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[81] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[81]),
        .Q(reg2[81]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[82] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[82]),
        .Q(reg2[82]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[83] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[83]),
        .Q(reg2[83]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[84] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[84]),
        .Q(reg2[84]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[85] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[85]),
        .Q(reg2[85]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[86] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[86]),
        .Q(reg2[86]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[87] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[87]),
        .Q(reg2[87]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[88] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[88]),
        .Q(reg2[88]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[89] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[89]),
        .Q(reg2[89]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[8]),
        .Q(reg2[8]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[90] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new[90]),
        .Q(reg2[90]),
        .R(queue_sinit2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_S2MM.reg2_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(in0[9]),
        .Q(reg2[9]),
        .R(queue_sinit2));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(I75),
        .D(D[4]),
        .Q(ftch_tdata_new[69]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(I75),
        .D(D[5]),
        .Q(ftch_tdata_new[70]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(I75),
        .D(D[6]),
        .Q(ftch_tdata_new[71]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(I75),
        .D(D[7]),
        .Q(ftch_tdata_new[72]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(I75),
        .D(D[8]),
        .Q(ftch_tdata_new[73]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(I75),
        .D(D[9]),
        .Q(ftch_tdata_new[74]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(I75),
        .D(D[10]),
        .Q(ftch_tdata_new[75]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(I75),
        .D(D[11]),
        .Q(ftch_tdata_new[76]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(I75),
        .D(D[12]),
        .Q(ftch_tdata_new[77]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(I75),
        .D(D[13]),
        .Q(ftch_tdata_new[78]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(I75),
        .D(D[14]),
        .Q(ftch_tdata_new[79]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(I75),
        .D(D[15]),
        .Q(ftch_tdata_new[80]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(I75),
        .D(D[16]),
        .Q(ftch_tdata_new[81]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(I75),
        .D(D[17]),
        .Q(ftch_tdata_new[82]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(I75),
        .D(D[18]),
        .Q(ftch_tdata_new[83]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(I75),
        .D(D[19]),
        .Q(ftch_tdata_new[84]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(I75),
        .D(D[20]),
        .Q(ftch_tdata_new[85]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(I75),
        .D(D[21]),
        .Q(ftch_tdata_new[86]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(I75),
        .D(D[22]),
        .Q(ftch_tdata_new[87]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(I75),
        .D(D[23]),
        .Q(ftch_tdata_new[88]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(I75),
        .D(D[24]),
        .Q(ftch_tdata_new[89]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(I75),
        .D(D[25]),
        .Q(ftch_tdata_new[90]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(I75),
        .D(D[0]),
        .Q(ftch_tdata_new[65]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(I75),
        .D(D[1]),
        .Q(ftch_tdata_new[66]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(I75),
        .D(D[2]),
        .Q(ftch_tdata_new[67]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(I75),
        .D(D[3]),
        .Q(ftch_tdata_new[68]),
        .R(I1));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(in00),
        .O(O1));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(queue_dout2_new[90]),
        .O(O3[72]));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(queue_dout2_new[81]),
        .O(O3[63]));
LUT1 #(
    .INIT(2'h2)) 
     i_100
       (.I0(queue_dout_new[64]),
        .O(O4[57]));
LUT1 #(
    .INIT(2'h2)) 
     i_101
       (.I0(queue_dout_new[59]),
        .O(O4[56]));
LUT1 #(
    .INIT(2'h2)) 
     i_102
       (.I0(queue_dout_new[58]),
        .O(O4[55]));
LUT1 #(
    .INIT(2'h2)) 
     i_103
       (.I0(queue_dout_new[54]),
        .O(O4[54]));
LUT1 #(
    .INIT(2'h2)) 
     i_104
       (.I0(queue_dout_new[53]),
        .O(O4[53]));
LUT1 #(
    .INIT(2'h2)) 
     i_105
       (.I0(queue_dout_new[52]),
        .O(O4[52]));
LUT1 #(
    .INIT(2'h2)) 
     i_106
       (.I0(queue_dout_new[51]),
        .O(O4[51]));
LUT1 #(
    .INIT(2'h2)) 
     i_107
       (.I0(queue_dout_new[50]),
        .O(O4[50]));
LUT1 #(
    .INIT(2'h2)) 
     i_108
       (.I0(queue_dout_new[49]),
        .O(O4[49]));
LUT1 #(
    .INIT(2'h2)) 
     i_109
       (.I0(queue_dout_new[48]),
        .O(O4[48]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(queue_dout2_new[80]),
        .O(O3[62]));
LUT1 #(
    .INIT(2'h2)) 
     i_110
       (.I0(queue_dout_new[47]),
        .O(O4[47]));
LUT1 #(
    .INIT(2'h2)) 
     i_111
       (.I0(queue_dout_new[46]),
        .O(O4[46]));
LUT1 #(
    .INIT(2'h2)) 
     i_112
       (.I0(queue_dout_new[45]),
        .O(O4[45]));
LUT1 #(
    .INIT(2'h2)) 
     i_113
       (.I0(queue_dout_new[44]),
        .O(O4[44]));
LUT1 #(
    .INIT(2'h2)) 
     i_114
       (.I0(queue_dout_new[43]),
        .O(O4[43]));
LUT1 #(
    .INIT(2'h2)) 
     i_115
       (.I0(queue_dout_new[42]),
        .O(O4[42]));
LUT1 #(
    .INIT(2'h2)) 
     i_116
       (.I0(queue_dout_new[41]),
        .O(O4[41]));
LUT1 #(
    .INIT(2'h2)) 
     i_117
       (.I0(queue_dout_new[40]),
        .O(O4[40]));
LUT1 #(
    .INIT(2'h2)) 
     i_118
       (.I0(queue_dout_new[39]),
        .O(O4[39]));
LUT1 #(
    .INIT(2'h2)) 
     i_119
       (.I0(queue_dout_new[38]),
        .O(O4[38]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(queue_dout2_new[79]),
        .O(O3[61]));
LUT1 #(
    .INIT(2'h2)) 
     i_120
       (.I0(queue_dout_new[37]),
        .O(O4[37]));
LUT1 #(
    .INIT(2'h2)) 
     i_121
       (.I0(queue_dout_new[36]),
        .O(O4[36]));
LUT1 #(
    .INIT(2'h2)) 
     i_122
       (.I0(queue_dout_new[35]),
        .O(O4[35]));
LUT1 #(
    .INIT(2'h2)) 
     i_123
       (.I0(queue_dout_new[34]),
        .O(O4[34]));
LUT1 #(
    .INIT(2'h2)) 
     i_124
       (.I0(queue_dout_new[33]),
        .O(O4[33]));
LUT1 #(
    .INIT(2'h2)) 
     i_125
       (.I0(queue_dout_new[32]),
        .O(O4[32]));
LUT1 #(
    .INIT(2'h2)) 
     i_126
       (.I0(queue_dout_new[31]),
        .O(O4[31]));
LUT1 #(
    .INIT(2'h2)) 
     i_127
       (.I0(queue_dout_new[30]),
        .O(O4[30]));
LUT1 #(
    .INIT(2'h2)) 
     i_128
       (.I0(queue_dout_new[29]),
        .O(O4[29]));
LUT1 #(
    .INIT(2'h2)) 
     i_129
       (.I0(queue_dout_new[28]),
        .O(O4[28]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(queue_dout2_new[78]),
        .O(O3[60]));
LUT1 #(
    .INIT(2'h2)) 
     i_130
       (.I0(queue_dout_new[27]),
        .O(O4[27]));
LUT1 #(
    .INIT(2'h2)) 
     i_131
       (.I0(queue_dout_new[26]),
        .O(O4[26]));
LUT1 #(
    .INIT(2'h2)) 
     i_132
       (.I0(queue_dout_new[25]),
        .O(O4[25]));
LUT1 #(
    .INIT(2'h2)) 
     i_133
       (.I0(queue_dout_new[24]),
        .O(O4[24]));
LUT1 #(
    .INIT(2'h2)) 
     i_134
       (.I0(queue_dout_new[23]),
        .O(O4[23]));
LUT1 #(
    .INIT(2'h2)) 
     i_135
       (.I0(queue_dout_new[22]),
        .O(O4[22]));
LUT1 #(
    .INIT(2'h2)) 
     i_136
       (.I0(queue_dout_new[21]),
        .O(O4[21]));
LUT1 #(
    .INIT(2'h2)) 
     i_137
       (.I0(queue_dout_new[20]),
        .O(O4[20]));
LUT1 #(
    .INIT(2'h2)) 
     i_138
       (.I0(queue_dout_new[19]),
        .O(O4[19]));
LUT1 #(
    .INIT(2'h2)) 
     i_139
       (.I0(queue_dout_new[18]),
        .O(O4[18]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(queue_dout2_new[77]),
        .O(O3[59]));
LUT1 #(
    .INIT(2'h2)) 
     i_140
       (.I0(queue_dout_new[17]),
        .O(O4[17]));
LUT1 #(
    .INIT(2'h2)) 
     i_141
       (.I0(queue_dout_new[16]),
        .O(O4[16]));
LUT1 #(
    .INIT(2'h2)) 
     i_142
       (.I0(queue_dout_new[15]),
        .O(O4[15]));
LUT1 #(
    .INIT(2'h2)) 
     i_143
       (.I0(queue_dout_new[14]),
        .O(O4[14]));
LUT1 #(
    .INIT(2'h2)) 
     i_144
       (.I0(queue_dout_new[13]),
        .O(O4[13]));
LUT1 #(
    .INIT(2'h2)) 
     i_145
       (.I0(queue_dout_new[12]),
        .O(O4[12]));
LUT1 #(
    .INIT(2'h2)) 
     i_146
       (.I0(queue_dout_new[11]),
        .O(O4[11]));
LUT1 #(
    .INIT(2'h2)) 
     i_147
       (.I0(queue_dout_new[10]),
        .O(O4[10]));
LUT1 #(
    .INIT(2'h2)) 
     i_148
       (.I0(queue_dout_new[9]),
        .O(O4[9]));
LUT1 #(
    .INIT(2'h2)) 
     i_149
       (.I0(queue_dout_new[8]),
        .O(O4[8]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(queue_dout2_new[76]),
        .O(O3[58]));
LUT1 #(
    .INIT(2'h2)) 
     i_150
       (.I0(queue_dout_new[7]),
        .O(O4[7]));
LUT1 #(
    .INIT(2'h2)) 
     i_151
       (.I0(queue_dout_new[6]),
        .O(O4[6]));
LUT1 #(
    .INIT(2'h2)) 
     i_152
       (.I0(queue_dout_new[5]),
        .O(O4[5]));
LUT1 #(
    .INIT(2'h2)) 
     i_153
       (.I0(queue_dout_new[4]),
        .O(O4[4]));
LUT1 #(
    .INIT(2'h2)) 
     i_154
       (.I0(queue_dout_new[3]),
        .O(O4[3]));
LUT1 #(
    .INIT(2'h2)) 
     i_155
       (.I0(queue_dout_new[2]),
        .O(O4[2]));
LUT1 #(
    .INIT(2'h2)) 
     i_156
       (.I0(queue_dout_new[1]),
        .O(O4[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_157
       (.I0(queue_dout_new[0]),
        .O(O4[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_158
       (.I0(queue_dout_valid),
        .O(O2));
LUT1 #(
    .INIT(2'h2)) 
     i_159
       (.I0(queue_dout2_valid),
        .O(O5));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(queue_dout2_new[75]),
        .O(O3[57]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(queue_dout2_new[74]),
        .O(O3[56]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(queue_dout2_new[73]),
        .O(O3[55]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(queue_dout2_new[72]),
        .O(O3[54]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(queue_dout2_new[89]),
        .O(O3[71]));
LUT1 #(
    .INIT(2'h2)) 
     i_20
       (.I0(queue_dout2_new[71]),
        .O(O3[53]));
LUT1 #(
    .INIT(2'h2)) 
     i_21
       (.I0(queue_dout2_new[70]),
        .O(O3[52]));
LUT1 #(
    .INIT(2'h2)) 
     i_22
       (.I0(queue_dout2_new[69]),
        .O(O3[51]));
LUT1 #(
    .INIT(2'h2)) 
     i_23
       (.I0(queue_dout2_new[68]),
        .O(O3[50]));
LUT1 #(
    .INIT(2'h2)) 
     i_24
       (.I0(queue_dout2_new[67]),
        .O(O3[49]));
LUT1 #(
    .INIT(2'h2)) 
     i_25
       (.I0(queue_dout2_new[66]),
        .O(O3[48]));
LUT1 #(
    .INIT(2'h2)) 
     i_26
       (.I0(queue_dout2_new[65]),
        .O(O3[47]));
LUT1 #(
    .INIT(2'h2)) 
     i_27
       (.I0(queue_dout2_new[64]),
        .O(O3[46]));
LUT1 #(
    .INIT(2'h2)) 
     i_28
       (.I0(queue_dout2_new[45]),
        .O(O3[45]));
LUT1 #(
    .INIT(2'h2)) 
     i_29
       (.I0(queue_dout2_new[44]),
        .O(O3[44]));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(queue_dout2_new[88]),
        .O(O3[70]));
LUT1 #(
    .INIT(2'h2)) 
     i_30
       (.I0(queue_dout2_new[43]),
        .O(O3[43]));
LUT1 #(
    .INIT(2'h2)) 
     i_31
       (.I0(queue_dout2_new[42]),
        .O(O3[42]));
LUT1 #(
    .INIT(2'h2)) 
     i_32
       (.I0(queue_dout2_new[41]),
        .O(O3[41]));
LUT1 #(
    .INIT(2'h2)) 
     i_33
       (.I0(queue_dout2_new[40]),
        .O(O3[40]));
LUT1 #(
    .INIT(2'h2)) 
     i_34
       (.I0(queue_dout2_new[39]),
        .O(O3[39]));
LUT1 #(
    .INIT(2'h2)) 
     i_35
       (.I0(queue_dout2_new[38]),
        .O(O3[38]));
LUT1 #(
    .INIT(2'h2)) 
     i_36
       (.I0(queue_dout2_new[37]),
        .O(O3[37]));
LUT1 #(
    .INIT(2'h2)) 
     i_37
       (.I0(queue_dout2_new[36]),
        .O(O3[36]));
LUT1 #(
    .INIT(2'h2)) 
     i_38
       (.I0(queue_dout2_new[35]),
        .O(O3[35]));
LUT1 #(
    .INIT(2'h2)) 
     i_39
       (.I0(queue_dout2_new[34]),
        .O(O3[34]));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(queue_dout2_new[87]),
        .O(O3[69]));
LUT1 #(
    .INIT(2'h2)) 
     i_40
       (.I0(queue_dout2_new[33]),
        .O(O3[33]));
LUT1 #(
    .INIT(2'h2)) 
     i_41
       (.I0(queue_dout2_new[32]),
        .O(O3[32]));
LUT1 #(
    .INIT(2'h2)) 
     i_42
       (.I0(queue_dout2_new[31]),
        .O(O3[31]));
LUT1 #(
    .INIT(2'h2)) 
     i_43
       (.I0(queue_dout2_new[30]),
        .O(O3[30]));
LUT1 #(
    .INIT(2'h2)) 
     i_44
       (.I0(queue_dout2_new[29]),
        .O(O3[29]));
LUT1 #(
    .INIT(2'h2)) 
     i_45
       (.I0(queue_dout2_new[28]),
        .O(O3[28]));
LUT1 #(
    .INIT(2'h2)) 
     i_46
       (.I0(queue_dout2_new[27]),
        .O(O3[27]));
LUT1 #(
    .INIT(2'h2)) 
     i_47
       (.I0(queue_dout2_new[26]),
        .O(O3[26]));
LUT1 #(
    .INIT(2'h2)) 
     i_48
       (.I0(queue_dout2_new[25]),
        .O(O3[25]));
LUT1 #(
    .INIT(2'h2)) 
     i_49
       (.I0(queue_dout2_new[24]),
        .O(O3[24]));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(queue_dout2_new[86]),
        .O(O3[68]));
LUT1 #(
    .INIT(2'h2)) 
     i_50
       (.I0(queue_dout2_new[23]),
        .O(O3[23]));
LUT1 #(
    .INIT(2'h2)) 
     i_51
       (.I0(queue_dout2_new[22]),
        .O(O3[22]));
LUT1 #(
    .INIT(2'h2)) 
     i_52
       (.I0(queue_dout2_new[21]),
        .O(O3[21]));
LUT1 #(
    .INIT(2'h2)) 
     i_53
       (.I0(queue_dout2_new[20]),
        .O(O3[20]));
LUT1 #(
    .INIT(2'h2)) 
     i_54
       (.I0(queue_dout2_new[19]),
        .O(O3[19]));
LUT1 #(
    .INIT(2'h2)) 
     i_55
       (.I0(queue_dout2_new[18]),
        .O(O3[18]));
LUT1 #(
    .INIT(2'h2)) 
     i_56
       (.I0(queue_dout2_new[17]),
        .O(O3[17]));
LUT1 #(
    .INIT(2'h2)) 
     i_57
       (.I0(queue_dout2_new[16]),
        .O(O3[16]));
LUT1 #(
    .INIT(2'h2)) 
     i_58
       (.I0(queue_dout2_new[15]),
        .O(O3[15]));
LUT1 #(
    .INIT(2'h2)) 
     i_59
       (.I0(queue_dout2_new[14]),
        .O(O3[14]));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(queue_dout2_new[85]),
        .O(O3[67]));
LUT1 #(
    .INIT(2'h2)) 
     i_60
       (.I0(queue_dout2_new[13]),
        .O(O3[13]));
LUT1 #(
    .INIT(2'h2)) 
     i_61
       (.I0(queue_dout2_new[12]),
        .O(O3[12]));
LUT1 #(
    .INIT(2'h2)) 
     i_62
       (.I0(queue_dout2_new[11]),
        .O(O3[11]));
LUT1 #(
    .INIT(2'h2)) 
     i_63
       (.I0(queue_dout2_new[10]),
        .O(O3[10]));
LUT1 #(
    .INIT(2'h2)) 
     i_64
       (.I0(queue_dout2_new[9]),
        .O(O3[9]));
LUT1 #(
    .INIT(2'h2)) 
     i_65
       (.I0(queue_dout2_new[8]),
        .O(O3[8]));
LUT1 #(
    .INIT(2'h2)) 
     i_66
       (.I0(queue_dout2_new[7]),
        .O(O3[7]));
LUT1 #(
    .INIT(2'h2)) 
     i_67
       (.I0(queue_dout2_new[6]),
        .O(O3[6]));
LUT1 #(
    .INIT(2'h2)) 
     i_68
       (.I0(queue_dout2_new[5]),
        .O(O3[5]));
LUT1 #(
    .INIT(2'h2)) 
     i_69
       (.I0(queue_dout2_new[4]),
        .O(O3[4]));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(queue_dout2_new[84]),
        .O(O3[66]));
LUT1 #(
    .INIT(2'h2)) 
     i_70
       (.I0(queue_dout2_new[3]),
        .O(O3[3]));
LUT1 #(
    .INIT(2'h2)) 
     i_71
       (.I0(queue_dout2_new[2]),
        .O(O3[2]));
LUT1 #(
    .INIT(2'h2)) 
     i_72
       (.I0(queue_dout2_new[1]),
        .O(O3[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_73
       (.I0(queue_dout2_new[0]),
        .O(O3[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_74
       (.I0(queue_dout_new[90]),
        .O(O4[83]));
LUT1 #(
    .INIT(2'h2)) 
     i_75
       (.I0(queue_dout_new[89]),
        .O(O4[82]));
LUT1 #(
    .INIT(2'h2)) 
     i_76
       (.I0(queue_dout_new[88]),
        .O(O4[81]));
LUT1 #(
    .INIT(2'h2)) 
     i_77
       (.I0(queue_dout_new[87]),
        .O(O4[80]));
LUT1 #(
    .INIT(2'h2)) 
     i_78
       (.I0(queue_dout_new[86]),
        .O(O4[79]));
LUT1 #(
    .INIT(2'h2)) 
     i_79
       (.I0(queue_dout_new[85]),
        .O(O4[78]));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(queue_dout2_new[83]),
        .O(O3[65]));
LUT1 #(
    .INIT(2'h2)) 
     i_80
       (.I0(queue_dout_new[84]),
        .O(O4[77]));
LUT1 #(
    .INIT(2'h2)) 
     i_81
       (.I0(queue_dout_new[83]),
        .O(O4[76]));
LUT1 #(
    .INIT(2'h2)) 
     i_82
       (.I0(queue_dout_new[82]),
        .O(O4[75]));
LUT1 #(
    .INIT(2'h2)) 
     i_83
       (.I0(queue_dout_new[81]),
        .O(O4[74]));
LUT1 #(
    .INIT(2'h2)) 
     i_84
       (.I0(queue_dout_new[80]),
        .O(O4[73]));
LUT1 #(
    .INIT(2'h2)) 
     i_85
       (.I0(queue_dout_new[79]),
        .O(O4[72]));
LUT1 #(
    .INIT(2'h2)) 
     i_86
       (.I0(queue_dout_new[78]),
        .O(O4[71]));
LUT1 #(
    .INIT(2'h2)) 
     i_87
       (.I0(queue_dout_new[77]),
        .O(O4[70]));
LUT1 #(
    .INIT(2'h2)) 
     i_88
       (.I0(queue_dout_new[76]),
        .O(O4[69]));
LUT1 #(
    .INIT(2'h2)) 
     i_89
       (.I0(queue_dout_new[75]),
        .O(O4[68]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(queue_dout2_new[82]),
        .O(O3[64]));
LUT1 #(
    .INIT(2'h2)) 
     i_90
       (.I0(queue_dout_new[74]),
        .O(O4[67]));
LUT1 #(
    .INIT(2'h2)) 
     i_91
       (.I0(queue_dout_new[73]),
        .O(O4[66]));
LUT1 #(
    .INIT(2'h2)) 
     i_92
       (.I0(queue_dout_new[72]),
        .O(O4[65]));
LUT1 #(
    .INIT(2'h2)) 
     i_93
       (.I0(queue_dout_new[71]),
        .O(O4[64]));
LUT1 #(
    .INIT(2'h2)) 
     i_94
       (.I0(queue_dout_new[70]),
        .O(O4[63]));
LUT1 #(
    .INIT(2'h2)) 
     i_95
       (.I0(queue_dout_new[69]),
        .O(O4[62]));
LUT1 #(
    .INIT(2'h2)) 
     i_96
       (.I0(queue_dout_new[68]),
        .O(O4[61]));
LUT1 #(
    .INIT(2'h2)) 
     i_97
       (.I0(queue_dout_new[67]),
        .O(O4[60]));
LUT1 #(
    .INIT(2'h2)) 
     i_98
       (.I0(queue_dout_new[66]),
        .O(O4[59]));
LUT1 #(
    .INIT(2'h2)) 
     i_99
       (.I0(queue_dout_new[65]),
        .O(O4[58]));
LUT5 #(
    .INIT(32'h0000E200)) 
     sof_ftch_desc_del1_i_1
       (.I0(sof_ftch_desc_del1),
        .I1(m_axi_sg_rvalid),
        .I2(sof_ftch_desc),
        .I3(m_axi_sg_aresetn),
        .I4(m_axi_sg_rlast),
        .O(n_0_sof_ftch_desc_del1_i_1));
FDRE sof_ftch_desc_del1_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_sof_ftch_desc_del1_i_1),
        .Q(sof_ftch_desc_del1),
        .R(\<const0> ));
endmodule

module axi_dma_0axi_sg_ftch_sm
   (O1,
    p_54_out,
    O2,
    O3,
    p_59_out,
    p_32_out,
    sg_ftch_error0,
    sg_ftch_error0_0,
    O4,
    O5,
    E,
    in00,
    O6,
    O7,
    O8,
    O9,
    O31,
    O32,
    O33,
    O34,
    O35,
    O36,
    Q,
    m_axi_sg_aclk,
    ftch_done,
    I1,
    I2,
    s2mm_run_stop_del,
    O20,
    s2mm_desc_flush_del,
    p_3_out,
    ch2_ftch_pause,
    I3,
    p_13_out,
    I4,
    p_0_in2_in,
    m_axi_sg_rvalid,
    I5,
    m_axi_sg_aresetn,
    ch1_sg_idle,
    s_axis_ftch_cmd_tready,
    s_axis_ftch_cmd_tvalid,
    I98,
    p_51_out,
    I99,
    p_50_out,
    I100,
    p_49_out,
    I101,
    p_24_out,
    I102,
    p_23_out,
    I103,
    p_22_out,
    ftch_slverr,
    ftch_decerr,
    ch1_ftch_queue_empty,
    ch2_ftch_queue_empty,
    I6,
    ftch_stale_desc,
    D);
  output O1;
  output p_54_out;
  output O2;
  output O3;
  output p_59_out;
  output p_32_out;
  output sg_ftch_error0;
  output sg_ftch_error0_0;
  output O4;
  output [0:0]O5;
  output [0:0]E;
  output in00;
  output O6;
  output O7;
  output O8;
  output O9;
  output O31;
  output O32;
  output O33;
  output O34;
  output O35;
  output O36;
  output [25:0]Q;
  input m_axi_sg_aclk;
  input ftch_done;
  input I1;
  input I2;
  input s2mm_run_stop_del;
  input O20;
  input s2mm_desc_flush_del;
  input p_3_out;
  input ch2_ftch_pause;
  input I3;
  input p_13_out;
  input I4;
  input p_0_in2_in;
  input m_axi_sg_rvalid;
  input [0:0]I5;
  input m_axi_sg_aresetn;
  input ch1_sg_idle;
  input s_axis_ftch_cmd_tready;
  input s_axis_ftch_cmd_tvalid;
  input I98;
  input p_51_out;
  input I99;
  input p_50_out;
  input I100;
  input p_49_out;
  input I101;
  input p_24_out;
  input I102;
  input p_23_out;
  input I103;
  input p_22_out;
  input ftch_slverr;
  input ftch_decerr;
  input ch1_ftch_queue_empty;
  input ch2_ftch_queue_empty;
  input [0:0]I6;
  input ftch_stale_desc;
  input [25:0]D;

  wire \<const0> ;
  wire \<const1> ;
  wire [25:0]D;
  wire [0:0]E;
  wire I1;
  wire I100;
  wire I101;
  wire I102;
  wire I103;
  wire I2;
  wire I3;
  wire I4;
  wire [0:0]I5;
  wire [0:0]I6;
  wire I98;
  wire I99;
  wire O1;
  wire O2;
  wire O20;
  wire O3;
  wire O31;
  wire O32;
  wire O33;
  wire O34;
  wire O35;
  wire O36;
  wire O4;
  wire [0:0]O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [25:0]Q;
(* MARK_DEBUG *)   wire ch1_active_i;
  wire ch1_active_set;
  wire ch1_ftch_queue_empty;
  wire ch1_sg_idle;
(* MARK_DEBUG *)   wire ch1_stale_descriptor;
(* MARK_DEBUG *)   wire ch2_active_i;
  wire ch2_active_set;
  wire ch2_ftch_pause;
  wire ch2_ftch_queue_empty;
(* MARK_DEBUG *)   wire ch2_stale_descriptor;
  wire [1:0]ftch_cs;
  wire ftch_decerr;
  wire ftch_done;
  wire [1:0]ftch_ns;
  wire ftch_slverr;
  wire ftch_stale_desc;
  wire in00;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire m_axi_sg_rvalid;
  wire \n_0_GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1 ;
  wire \n_0_GEN_CH1_FETCH.ch1_active_i_i_1 ;
  wire \n_0_GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1 ;
  wire \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_1 ;
  wire \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_2 ;
  wire \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_3 ;
  wire \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_4 ;
  wire \n_0_GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1 ;
  wire \n_0_GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1 ;
  wire \n_0_GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1 ;
  wire \n_0_GEN_CH2_FETCH.ch2_active_i_i_1 ;
  wire \n_0_GEN_CH2_FETCH.ch2_active_i_i_4 ;
  wire \n_0_GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1 ;
  wire \n_0_GEN_CH2_FETCH.ch2_ftch_idle_i_1 ;
  wire \n_0_GEN_CH2_FETCH.ch2_ftch_idle_i_2 ;
  wire \n_0_GEN_CH2_FETCH.ch2_ftch_interr_set_i_i_1 ;
  wire \n_0_GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1 ;
  wire \n_0_ftch_cs[0]_i_2 ;
  wire \n_0_ftch_cs[0]_i_4 ;
  wire p_0_in2_in;
  wire p_13_out;
  wire p_22_out;
  wire p_23_out;
  wire p_24_out;
  wire p_29_out;
  wire p_30_out;
  wire p_31_out;
  wire p_32_out;
  wire p_3_out;
  wire p_49_out;
  wire p_50_out;
  wire p_51_out;
  wire p_54_out;
  wire p_56_out;
  wire p_57_out;
  wire p_58_out;
  wire p_59_out;
  wire s2mm_desc_flush_del;
  wire s2mm_run_stop_del;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire sg_ftch_error0;
  wire sg_ftch_error0_0;

LUT3 #(
    .INIT(8'hEA)) 
     \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1 
       (.I0(ch1_stale_descriptor),
        .I1(ch1_active_i),
        .I2(ftch_stale_desc),
        .O(\n_0_GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1 ));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1 ),
        .Q(ch1_stale_descriptor),
        .R(I6));
LUT4 #(
    .INIT(16'h00E0)) 
     \GEN_CH1_FETCH.ch1_active_i_i_1 
       (.I0(ch1_active_set),
        .I1(ch1_active_i),
        .I2(m_axi_sg_aresetn),
        .I3(ch2_active_set),
        .O(\n_0_GEN_CH1_FETCH.ch1_active_i_i_1 ));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_CH1_FETCH.ch1_active_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_CH1_FETCH.ch1_active_i_i_1 ),
        .Q(ch1_active_i),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hA888)) 
     \GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1 
       (.I0(m_axi_sg_aresetn),
        .I1(p_56_out),
        .I2(ftch_decerr),
        .I3(ch1_active_i),
        .O(\n_0_GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1 ));
FDRE \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1 ),
        .Q(p_56_out),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hFFFFFFCFFFDFFFCF)) 
     \GEN_CH1_FETCH.ch1_ftch_idle_i_1 
       (.I0(\n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_2 ),
        .I1(p_58_out),
        .I2(m_axi_sg_aresetn),
        .I3(I1),
        .I4(ch1_sg_idle),
        .I5(p_59_out),
        .O(\n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_1 ));
LUT5 #(
    .INIT(32'h0DDDFFFF)) 
     \GEN_CH1_FETCH.ch1_ftch_idle_i_2 
       (.I0(I2),
        .I1(\n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_3 ),
        .I2(ftch_cs[0]),
        .I3(ftch_cs[1]),
        .I4(ch1_ftch_queue_empty),
        .O(\n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_2 ));
LUT6 #(
    .INIT(64'hF0F0E0E0FF00F000)) 
     \GEN_CH1_FETCH.ch1_ftch_idle_i_3 
       (.I0(\n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_4 ),
        .I1(\n_0_ftch_cs[0]_i_4 ),
        .I2(ch1_active_i),
        .I3(ftch_cs[0]),
        .I4(I1),
        .I5(ftch_cs[1]),
        .O(\n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_3 ));
LUT2 #(
    .INIT(4'h7)) 
     \GEN_CH1_FETCH.ch1_ftch_idle_i_4 
       (.I0(ch2_active_i),
        .I1(ftch_done),
        .O(\n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_4 ));
FDRE \GEN_CH1_FETCH.ch1_ftch_idle_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_1 ),
        .Q(p_59_out),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'hAAA88888)) 
     \GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1 
       (.I0(m_axi_sg_aresetn),
        .I1(p_58_out),
        .I2(I1),
        .I3(ftch_done),
        .I4(ch1_stale_descriptor),
        .O(\n_0_GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1 ),
        .Q(p_58_out),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hA888)) 
     \GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1 
       (.I0(m_axi_sg_aresetn),
        .I1(p_57_out),
        .I2(ftch_slverr),
        .I3(ch1_active_i),
        .O(\n_0_GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1 ));
FDRE \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1 ),
        .Q(p_57_out),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hEA)) 
     \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1 
       (.I0(ch2_stale_descriptor),
        .I1(ch2_active_i),
        .I2(ftch_stale_desc),
        .O(\n_0_GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1 ));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1 ),
        .Q(ch2_stale_descriptor),
        .R(I6));
LUT4 #(
    .INIT(16'h00E0)) 
     \GEN_CH2_FETCH.ch2_active_i_i_1 
       (.I0(ch2_active_set),
        .I1(ch2_active_i),
        .I2(m_axi_sg_aresetn),
        .I3(ch1_active_set),
        .O(\n_0_GEN_CH2_FETCH.ch2_active_i_i_1 ));
LUT6 #(
    .INIT(64'h00000000000000E2)) 
     \GEN_CH2_FETCH.ch2_active_i_i_2 
       (.I0(I2),
        .I1(ftch_cs[1]),
        .I2(\n_0_GEN_CH2_FETCH.ch2_active_i_i_4 ),
        .I3(I1),
        .I4(\n_0_ftch_cs[0]_i_4 ),
        .I5(ftch_cs[0]),
        .O(ch2_active_set));
LUT6 #(
    .INIT(64'h000000000000008F)) 
     \GEN_CH2_FETCH.ch2_active_i_i_3 
       (.I0(ftch_done),
        .I1(ch2_active_i),
        .I2(ftch_cs[1]),
        .I3(I1),
        .I4(ftch_cs[0]),
        .I5(I2),
        .O(ch1_active_set));
LUT3 #(
    .INIT(8'h08)) 
     \GEN_CH2_FETCH.ch2_active_i_i_4 
       (.I0(ftch_done),
        .I1(ch1_active_i),
        .I2(ch2_active_i),
        .O(\n_0_GEN_CH2_FETCH.ch2_active_i_i_4 ));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_CH2_FETCH.ch2_active_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_CH2_FETCH.ch2_active_i_i_1 ),
        .Q(ch2_active_i),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hA888)) 
     \GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1 
       (.I0(m_axi_sg_aresetn),
        .I1(p_29_out),
        .I2(ftch_decerr),
        .I3(ch2_active_i),
        .O(\n_0_GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1 ));
FDRE \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1 ),
        .Q(p_29_out),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hFFFFFFCFFFDFFFCF)) 
     \GEN_CH2_FETCH.ch2_ftch_idle_i_1 
       (.I0(\n_0_GEN_CH2_FETCH.ch2_ftch_idle_i_2 ),
        .I1(p_31_out),
        .I2(m_axi_sg_aresetn),
        .I3(I1),
        .I4(O20),
        .I5(p_32_out),
        .O(\n_0_GEN_CH2_FETCH.ch2_ftch_idle_i_1 ));
LUT6 #(
    .INIT(64'h3D1D3D15FFFFFFFF)) 
     \GEN_CH2_FETCH.ch2_ftch_idle_i_2 
       (.I0(\n_0_ftch_cs[0]_i_4 ),
        .I1(ftch_cs[0]),
        .I2(ftch_cs[1]),
        .I3(ch2_active_i),
        .I4(I1),
        .I5(ch2_ftch_queue_empty),
        .O(\n_0_GEN_CH2_FETCH.ch2_ftch_idle_i_2 ));
FDRE \GEN_CH2_FETCH.ch2_ftch_idle_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_CH2_FETCH.ch2_ftch_idle_i_1 ),
        .Q(p_32_out),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'hAAA88888)) 
     \GEN_CH2_FETCH.ch2_ftch_interr_set_i_i_1 
       (.I0(m_axi_sg_aresetn),
        .I1(p_31_out),
        .I2(I1),
        .I3(ftch_done),
        .I4(ch2_stale_descriptor),
        .O(\n_0_GEN_CH2_FETCH.ch2_ftch_interr_set_i_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_CH2_FETCH.ch2_ftch_interr_set_i_i_1 ),
        .Q(p_31_out),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hA888)) 
     \GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1 
       (.I0(m_axi_sg_aresetn),
        .I1(p_30_out),
        .I2(ftch_slverr),
        .I3(ch2_active_i),
        .O(\n_0_GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1 ));
FDRE \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1 ),
        .Q(p_30_out),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h80)) 
     \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1 
       (.I0(ch1_active_i),
        .I1(m_axi_sg_rvalid),
        .I2(I5),
        .O(O7));
LUT3 #(
    .INIT(8'h80)) 
     \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_i_1 
       (.I0(ch2_active_i),
        .I1(m_axi_sg_rvalid),
        .I2(I5),
        .O(O6));
GND GND
       (.G(\<const0> ));
LUT6 #(
    .INIT(64'hFFFFAB00AB00AB00)) 
     \TLAST_GEN.sof_ftch_desc_i_4 
       (.I0(I3),
        .I1(p_13_out),
        .I2(I4),
        .I3(ch1_active_i),
        .I4(s2mm_desc_flush_del),
        .I5(ch2_active_i),
        .O(O4));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair282" *) 
   LUT4 #(
    .INIT(16'h0020)) 
     \current_bd[31]_i_1 
       (.I0(p_0_in2_in),
        .I1(ftch_cs[1]),
        .I2(ftch_cs[0]),
        .I3(I1),
        .O(O5));
LUT2 #(
    .INIT(4'hE)) 
     ftch_active_inferred_i_1
       (.I0(ch2_active_i),
        .I1(ch1_active_i),
        .O(in00));
LUT6 #(
    .INIT(64'hFFFFFFFFFF151515)) 
     \ftch_cs[0]_i_1 
       (.I0(\n_0_ftch_cs[0]_i_2 ),
        .I1(I2),
        .I2(\n_0_ftch_cs[0]_i_4 ),
        .I3(ftch_cs[0]),
        .I4(ftch_cs[1]),
        .I5(I1),
        .O(ftch_ns[0]));
LUT5 #(
    .INIT(32'hBBBFAAAA)) 
     \ftch_cs[0]_i_2 
       (.I0(ftch_cs[0]),
        .I1(ftch_done),
        .I2(ch1_active_i),
        .I3(ch2_active_i),
        .I4(ftch_cs[1]),
        .O(\n_0_ftch_cs[0]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
     \ftch_cs[0]_i_4 
       (.I0(s2mm_run_stop_del),
        .I1(ch2_stale_descriptor),
        .I2(O20),
        .I3(s2mm_desc_flush_del),
        .I4(p_3_out),
        .I5(ch2_ftch_pause),
        .O(\n_0_ftch_cs[0]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair282" *) 
   LUT4 #(
    .INIT(16'hEFEE)) 
     \ftch_cs[1]_i_1 
       (.I0(ftch_cs[0]),
        .I1(I1),
        .I2(ftch_done),
        .I3(ftch_cs[1]),
        .O(ftch_ns[1]));
FDRE \ftch_cs_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(ftch_ns[0]),
        .Q(ftch_cs[0]),
        .R(I6));
FDRE \ftch_cs_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(ftch_ns[1]),
        .Q(ftch_cs[1]),
        .R(I6));
LUT3 #(
    .INIT(8'h04)) 
     \ftch_error_addr[31]_i_1 
       (.I0(I1),
        .I1(ftch_cs[0]),
        .I2(ftch_cs[1]),
        .O(E));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \ftch_error_addr[31]_i_3 
       (.I0(p_56_out),
        .I1(p_29_out),
        .I2(p_58_out),
        .I3(p_30_out),
        .I4(p_31_out),
        .I5(p_57_out),
        .O(O8));
FDRE \ftch_error_addr_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(I6));
FDRE \ftch_error_addr_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(I6));
FDRE \ftch_error_addr_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(I6));
FDRE \ftch_error_addr_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(I6));
FDRE \ftch_error_addr_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(I6));
FDRE \ftch_error_addr_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(I6));
FDRE \ftch_error_addr_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(I6));
FDRE \ftch_error_addr_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(I6));
FDRE \ftch_error_addr_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(I6));
FDRE \ftch_error_addr_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(I6));
FDRE \ftch_error_addr_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(I6));
FDRE \ftch_error_addr_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .R(I6));
FDRE \ftch_error_addr_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[16]),
        .Q(Q[16]),
        .R(I6));
FDRE \ftch_error_addr_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[17]),
        .Q(Q[17]),
        .R(I6));
FDRE \ftch_error_addr_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[18]),
        .Q(Q[18]),
        .R(I6));
FDRE \ftch_error_addr_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[19]),
        .Q(Q[19]),
        .R(I6));
FDRE \ftch_error_addr_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[20]),
        .Q(Q[20]),
        .R(I6));
FDRE \ftch_error_addr_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[21]),
        .Q(Q[21]),
        .R(I6));
FDRE \ftch_error_addr_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[22]),
        .Q(Q[22]),
        .R(I6));
FDRE \ftch_error_addr_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[23]),
        .Q(Q[23]),
        .R(I6));
FDRE \ftch_error_addr_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[24]),
        .Q(Q[24]),
        .R(I6));
FDRE \ftch_error_addr_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[25]),
        .Q(Q[25]),
        .R(I6));
FDRE \ftch_error_addr_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(I6));
FDRE \ftch_error_addr_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(I6));
FDRE \ftch_error_addr_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(I6));
FDRE \ftch_error_addr_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(I6));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(ch2_stale_descriptor),
        .O(O1));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(ch1_stale_descriptor),
        .O(p_54_out));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(ch2_active_i),
        .O(O2));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(ch1_active_i),
        .O(O3));
LUT6 #(
    .INIT(64'h0400FF0004000400)) 
     s_axis_ftch_cmd_tvalid_i_1
       (.I0(ftch_cs[1]),
        .I1(ftch_cs[0]),
        .I2(I1),
        .I3(m_axi_sg_aresetn),
        .I4(s_axis_ftch_cmd_tready),
        .I5(s_axis_ftch_cmd_tvalid),
        .O(O9));
LUT4 #(
    .INIT(16'hAAA8)) 
     sg_decerr_i_1
       (.I0(m_axi_sg_aresetn),
        .I1(I100),
        .I2(p_56_out),
        .I3(p_49_out),
        .O(O33));
LUT4 #(
    .INIT(16'hAAA8)) 
     sg_decerr_i_1__0
       (.I0(m_axi_sg_aresetn),
        .I1(I103),
        .I2(p_29_out),
        .I3(p_22_out),
        .O(O36));
LUT3 #(
    .INIT(8'hFE)) 
     sg_ftch_error_i_1
       (.I0(p_56_out),
        .I1(p_57_out),
        .I2(p_58_out),
        .O(sg_ftch_error0));
LUT3 #(
    .INIT(8'hFE)) 
     sg_ftch_error_i_1__0
       (.I0(p_29_out),
        .I1(p_30_out),
        .I2(p_31_out),
        .O(sg_ftch_error0_0));
LUT4 #(
    .INIT(16'hAAA8)) 
     sg_interr_i_1
       (.I0(m_axi_sg_aresetn),
        .I1(I98),
        .I2(p_58_out),
        .I3(p_51_out),
        .O(O31));
LUT4 #(
    .INIT(16'hAAA8)) 
     sg_interr_i_1__0
       (.I0(m_axi_sg_aresetn),
        .I1(I101),
        .I2(p_31_out),
        .I3(p_24_out),
        .O(O34));
LUT4 #(
    .INIT(16'hAAA8)) 
     sg_slverr_i_1
       (.I0(m_axi_sg_aresetn),
        .I1(I99),
        .I2(p_57_out),
        .I3(p_50_out),
        .O(O32));
LUT4 #(
    .INIT(16'hAAA8)) 
     sg_slverr_i_1__0
       (.I0(m_axi_sg_aresetn),
        .I1(I102),
        .I2(p_30_out),
        .I3(p_23_out),
        .O(O35));
endmodule

module axi_dma_0axi_sg_intrpt
   (ch1_delay_cnt_en,
    O1,
    p_45_out,
    ch2_delay_cnt_en,
    O2,
    p_15_out,
    p_18_out,
    O24,
    Q,
    O3,
    O4,
    O53,
    O54,
    O55,
    I71,
    m_axi_sg_aclk,
    I72,
    p_23_out_1,
    I73,
    I74,
    I79,
    I80,
    I81,
    I82,
    I83,
    I84,
    I85,
    I86,
    I87,
    mm2s_irqthresh_wren,
    m_axi_sg_aresetn,
    O18,
    I88,
    I89,
    I90,
    I91,
    I92,
    I93,
    I94,
    I95,
    I96,
    s2mm_irqthresh_wren,
    O19,
    I107,
    I108,
    I109,
    I110,
    I111,
    I112,
    mm2s_irqdelay_wren,
    I113,
    s2mm_irqdelay_wren,
    axi_dma_tstvec,
    I1,
    E,
    I2,
    I120,
    I121);
  output ch1_delay_cnt_en;
  output O1;
  output p_45_out;
  output ch2_delay_cnt_en;
  output O2;
  output p_15_out;
  output p_18_out;
  output [7:0]O24;
  output [7:0]Q;
  output [7:0]O3;
  output [7:0]O4;
  output O53;
  output O54;
  output O55;
  input I71;
  input m_axi_sg_aclk;
  input [0:0]I72;
  input p_23_out_1;
  input I73;
  input [0:0]I74;
  input I79;
  input I80;
  input I81;
  input I82;
  input I83;
  input I84;
  input I85;
  input I86;
  input I87;
  input mm2s_irqthresh_wren;
  input m_axi_sg_aresetn;
  input O18;
  input I88;
  input I89;
  input I90;
  input I91;
  input I92;
  input I93;
  input I94;
  input I95;
  input I96;
  input s2mm_irqthresh_wren;
  input O19;
  input [5:0]I107;
  input I108;
  input I109;
  input I110;
  input [6:0]I111;
  input I112;
  input mm2s_irqdelay_wren;
  input I113;
  input s2mm_irqdelay_wren;
  input [0:0]axi_dma_tstvec;
  input [0:0]I1;
  input [0:0]E;
  input [0:0]I2;
  input [0:0]I120;
  input [0:0]I121;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]E;
  wire [0:0]I1;
  wire [5:0]I107;
  wire I108;
  wire I109;
  wire I110;
  wire [6:0]I111;
  wire I112;
  wire I113;
  wire [0:0]I120;
  wire [0:0]I121;
  wire [0:0]I2;
  wire I71;
  wire [0:0]I72;
  wire I73;
  wire [0:0]I74;
  wire I79;
  wire I80;
  wire I81;
  wire I82;
  wire I83;
  wire I84;
  wire I85;
  wire I86;
  wire I87;
  wire I88;
  wire I89;
  wire I90;
  wire I91;
  wire I92;
  wire I93;
  wire I94;
  wire I95;
  wire I96;
  wire O1;
  wire O18;
  wire O19;
  wire O2;
  wire [7:0]O24;
  wire [7:0]O3;
  wire [7:0]O4;
  wire O53;
  wire O54;
  wire O55;
  wire [7:0]Q;
  wire [0:0]axi_dma_tstvec;
  wire ch1_delay_cnt_en;
  wire ch1_dly_fast_incr7_out;
  wire ch1_ioc_irq_set_i5_out;
  wire ch2_delay_cnt_en;
  wire ch2_dly_fast_incr3_out;
  wire ch2_ioc_irq_set_i1_out;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire mm2s_irqdelay_wren;
  wire mm2s_irqthresh_wren;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1 ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1 ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1 ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1 ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1 ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1 ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_2 ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3 ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5] ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_5 ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1 ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1 ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[2]_i_1 ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1 ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1 ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[5]_i_1 ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_2 ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3 ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0] ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1] ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2] ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3] ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4] ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5] ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3 ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2 ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3 ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6 ;
  wire \n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7 ;
  wire \n_0_GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2 ;
  wire \n_0_GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_3 ;
  wire \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[0]_i_1 ;
  wire \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1 ;
  wire \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1 ;
  wire \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1 ;
  wire \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1 ;
  wire \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1 ;
  wire \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_2 ;
  wire \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1 ;
  wire \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2 ;
  wire \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3 ;
  wire \n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4 ;
  wire p_15_out;
  wire p_18_out;
  wire p_23_out_1;
  wire [7:0]p_2_in;
  wire p_45_out;
  wire [7:0]plusOp__1;
  wire [7:0]plusOp__2;
  wire s2mm_irqdelay_wren;
  wire s2mm_irqthresh_wren;

(* SOFT_HLUTNM = "soft_lutpair272" *) 
   LUT3 #(
    .INIT(8'h0D)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3 ),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ),
        .I2(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] ),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair272" *) 
   LUT4 #(
    .INIT(16'hD00D)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3 ),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ),
        .I2(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] ),
        .I3(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] ),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1 ));
LUT3 #(
    .INIT(8'hA9)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] ),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] ),
        .I2(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] ),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair269" *) 
   LUT4 #(
    .INIT(16'hAAA9)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] ),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] ),
        .I2(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] ),
        .I3(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] ),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair269" *) 
   LUT5 #(
    .INIT(32'hAAAAAAA9)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] ),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] ),
        .I2(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] ),
        .I3(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] ),
        .I4(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] ),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5] ),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] ),
        .I2(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] ),
        .I3(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] ),
        .I4(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] ),
        .I5(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] ),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1 ));
LUT2 #(
    .INIT(4'h6)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_2 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3 ),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] ),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] ),
        .I2(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] ),
        .I3(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] ),
        .I4(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] ),
        .I5(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5] ),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1 ),
        .Q(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] ),
        .R(I72));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1 ),
        .Q(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] ),
        .R(I72));
FDSE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1 ),
        .Q(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] ),
        .S(I72));
FDSE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1 ),
        .Q(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] ),
        .S(I72));
FDSE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1 ),
        .Q(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] ),
        .S(I72));
FDSE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1 ),
        .Q(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5] ),
        .S(I72));
FDSE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_2 ),
        .Q(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ),
        .S(I72));
LUT6 #(
    .INIT(64'h0000000000040000)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3 ),
        .I2(I112),
        .I3(mm2s_irqdelay_wren),
        .I4(ch1_delay_cnt_en),
        .I5(I108),
        .O(ch1_dly_fast_incr7_out));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(ch1_dly_fast_incr7_out),
        .Q(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I71),
        .Q(ch1_delay_cnt_en),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[0]_i_1 
       (.I0(O3[0]),
        .O(plusOp__1[0]));
(* SOFT_HLUTNM = "soft_lutpair276" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1 
       (.I0(O3[0]),
        .I1(O3[1]),
        .O(plusOp__1[1]));
(* SOFT_HLUTNM = "soft_lutpair276" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1 
       (.I0(O3[2]),
        .I1(O3[1]),
        .I2(O3[0]),
        .O(plusOp__1[2]));
(* SOFT_HLUTNM = "soft_lutpair266" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1 
       (.I0(O3[3]),
        .I1(O3[0]),
        .I2(O3[1]),
        .I3(O3[2]),
        .O(plusOp__1[3]));
(* SOFT_HLUTNM = "soft_lutpair266" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1 
       (.I0(O3[4]),
        .I1(O3[2]),
        .I2(O3[1]),
        .I3(O3[0]),
        .I4(O3[3]),
        .O(plusOp__1[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[5]_i_1 
       (.I0(O3[5]),
        .I1(O3[3]),
        .I2(O3[0]),
        .I3(O3[1]),
        .I4(O3[2]),
        .I5(O3[4]),
        .O(plusOp__1[5]));
(* SOFT_HLUTNM = "soft_lutpair274" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1 
       (.I0(O3[6]),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3 ),
        .O(plusOp__1[6]));
LUT3 #(
    .INIT(8'h6A)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2 
       (.I0(O3[7]),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3 ),
        .I2(O3[6]),
        .O(plusOp__1[7]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3 
       (.I0(O3[5]),
        .I1(O3[3]),
        .I2(O3[0]),
        .I3(O3[1]),
        .I4(O3[2]),
        .I5(O3[4]),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3 ));
(* counter = "29" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ),
        .D(plusOp__1[0]),
        .Q(O3[0]),
        .R(I120));
(* counter = "29" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ),
        .D(plusOp__1[1]),
        .Q(O3[1]),
        .R(I120));
(* counter = "29" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ),
        .D(plusOp__1[2]),
        .Q(O3[2]),
        .R(I120));
(* counter = "29" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ),
        .D(plusOp__1[3]),
        .Q(O3[3]),
        .R(I120));
(* counter = "29" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ),
        .D(plusOp__1[4]),
        .Q(O3[4]),
        .R(I120));
(* counter = "29" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ),
        .D(plusOp__1[5]),
        .Q(O3[5]),
        .R(I120));
(* counter = "29" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ),
        .D(plusOp__1[6]),
        .Q(O3[6]),
        .R(I120));
(* counter = "29" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ),
        .D(plusOp__1[7]),
        .Q(O3[7]),
        .R(I120));
(* SOFT_HLUTNM = "soft_lutpair274" *) 
   LUT4 #(
    .INIT(16'hB0BB)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4 
       (.I0(O3[6]),
        .I1(I107[5]),
        .I2(I107[4]),
        .I3(O3[5]),
        .O(O54));
LUT6 #(
    .INIT(64'h0000D00D00000000)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5 
       (.I0(I107[4]),
        .I1(O3[5]),
        .I2(O3[3]),
        .I3(I107[3]),
        .I4(I108),
        .I5(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ),
        .O(O53));
LUT6 #(
    .INIT(64'hD00D0000D00DD00D)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8 
       (.I0(O3[2]),
        .I1(I107[2]),
        .I2(O3[0]),
        .I3(I107[0]),
        .I4(I107[1]),
        .I5(O3[1]),
        .O(O55));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_23_out_1),
        .Q(O1),
        .R(I72));
LUT6 #(
    .INIT(64'h0000008000800080)) 
     \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2 ),
        .I1(m_axi_sg_aresetn),
        .I2(O18),
        .I3(mm2s_irqthresh_wren),
        .I4(I87),
        .I5(O1),
        .O(ch1_ioc_irq_set_i5_out));
(* SOFT_HLUTNM = "soft_lutpair275" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2 
       (.I0(O24[1]),
        .I1(O24[0]),
        .I2(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_5 ),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(ch1_ioc_irq_set_i5_out),
        .Q(p_45_out),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h74)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1 
       (.I0(O24[0]),
        .I1(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ),
        .I2(I83),
        .O(p_2_in[0]));
(* SOFT_HLUTNM = "soft_lutpair275" *) 
   LUT4 #(
    .INIT(16'h9F90)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1 
       (.I0(O24[1]),
        .I1(O24[0]),
        .I2(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ),
        .I3(I84),
        .O(p_2_in[1]));
LUT5 #(
    .INIT(32'hE1FFE100)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1 
       (.I0(O24[1]),
        .I1(O24[0]),
        .I2(O24[2]),
        .I3(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ),
        .I4(I85),
        .O(p_2_in[2]));
LUT6 #(
    .INIT(64'hFE01FFFFFE010000)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1 
       (.I0(O24[2]),
        .I1(O24[0]),
        .I2(O24[1]),
        .I3(O24[3]),
        .I4(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ),
        .I5(I86),
        .O(p_2_in[3]));
LUT4 #(
    .INIT(16'h9F90)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2 ),
        .I1(O24[4]),
        .I2(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ),
        .I3(I82),
        .O(p_2_in[4]));
(* SOFT_HLUTNM = "soft_lutpair271" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2 
       (.I0(O24[3]),
        .I1(O24[1]),
        .I2(O24[0]),
        .I3(O24[2]),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2 ));
LUT4 #(
    .INIT(16'h6F60)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1 
       (.I0(O24[5]),
        .I1(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3 ),
        .I2(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ),
        .I3(I81),
        .O(p_2_in[5]));
LUT5 #(
    .INIT(32'hB4FFB400)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1 
       (.I0(O24[5]),
        .I1(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3 ),
        .I2(O24[6]),
        .I3(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ),
        .I4(I80),
        .O(p_2_in[6]));
LUT6 #(
    .INIT(64'hAA9AFFFFAA9A0000)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2 
       (.I0(O24[7]),
        .I1(O24[5]),
        .I2(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3 ),
        .I3(O24[6]),
        .I4(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ),
        .I5(I79),
        .O(p_2_in[7]));
(* SOFT_HLUTNM = "soft_lutpair271" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3 
       (.I0(O24[4]),
        .I1(O24[2]),
        .I2(O24[0]),
        .I3(O24[1]),
        .I4(O24[3]),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3 ));
LUT6 #(
    .INIT(64'h0707070700070707)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 
       (.I0(O1),
        .I1(I87),
        .I2(mm2s_irqthresh_wren),
        .I3(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_5 ),
        .I4(O24[0]),
        .I5(O24[1]),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_5 
       (.I0(O24[3]),
        .I1(O24[2]),
        .I2(O24[6]),
        .I3(O24[7]),
        .I4(O24[4]),
        .I5(O24[5]),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_5 ));
FDSE #(
    .INIT(1'b1)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_2_in[0]),
        .Q(O24[0]),
        .S(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_2_in[1]),
        .Q(O24[1]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_2_in[2]),
        .Q(O24[2]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_2_in[3]),
        .Q(O24[3]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_2_in[4]),
        .Q(O24[4]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_2_in[5]),
        .Q(O24[5]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_2_in[6]),
        .Q(O24[6]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(p_2_in[7]),
        .Q(O24[7]),
        .R(I1));
(* SOFT_HLUTNM = "soft_lutpair273" *) 
   LUT3 #(
    .INIT(8'h0D)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1 
       (.I0(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3 ),
        .I1(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ),
        .I2(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0] ),
        .O(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair273" *) 
   LUT4 #(
    .INIT(16'hD00D)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1 
       (.I0(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3 ),
        .I1(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ),
        .I2(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1] ),
        .I3(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0] ),
        .O(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1 ));
LUT3 #(
    .INIT(8'hA9)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[2]_i_1 
       (.I0(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2] ),
        .I1(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1] ),
        .I2(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0] ),
        .O(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair270" *) 
   LUT4 #(
    .INIT(16'hAAA9)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1 
       (.I0(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3] ),
        .I1(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2] ),
        .I2(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0] ),
        .I3(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1] ),
        .O(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair270" *) 
   LUT5 #(
    .INIT(32'hAAAAAAA9)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1 
       (.I0(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4] ),
        .I1(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1] ),
        .I2(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0] ),
        .I3(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2] ),
        .I4(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3] ),
        .O(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[5]_i_1 
       (.I0(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5] ),
        .I1(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3] ),
        .I2(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2] ),
        .I3(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0] ),
        .I4(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1] ),
        .I5(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4] ),
        .O(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[5]_i_1 ));
LUT2 #(
    .INIT(4'h6)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_2 
       (.I0(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ),
        .I1(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3 ),
        .O(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3 
       (.I0(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3] ),
        .I1(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2] ),
        .I2(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0] ),
        .I3(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1] ),
        .I4(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4] ),
        .I5(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5] ),
        .O(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1 ),
        .Q(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0] ),
        .R(I74));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1 ),
        .Q(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1] ),
        .R(I74));
FDSE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[2]_i_1 ),
        .Q(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2] ),
        .S(I74));
FDSE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1 ),
        .Q(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3] ),
        .S(I74));
FDSE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1 ),
        .Q(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4] ),
        .S(I74));
FDSE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[5]_i_1 ),
        .Q(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5] ),
        .S(I74));
FDSE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_2 ),
        .Q(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ),
        .S(I74));
LUT6 #(
    .INIT(64'h0000000000040000)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_i_1 
       (.I0(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ),
        .I1(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3 ),
        .I2(I113),
        .I3(s2mm_irqdelay_wren),
        .I4(ch2_delay_cnt_en),
        .I5(axi_dma_tstvec),
        .O(ch2_dly_fast_incr3_out));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(ch2_dly_fast_incr3_out),
        .Q(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I73),
        .Q(ch2_delay_cnt_en),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[0]_i_1 
       (.I0(O4[0]),
        .O(plusOp__2[0]));
(* SOFT_HLUTNM = "soft_lutpair278" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[1]_i_1 
       (.I0(O4[0]),
        .I1(O4[1]),
        .O(plusOp__2[1]));
(* SOFT_HLUTNM = "soft_lutpair278" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[2]_i_1 
       (.I0(O4[2]),
        .I1(O4[1]),
        .I2(O4[0]),
        .O(plusOp__2[2]));
(* SOFT_HLUTNM = "soft_lutpair268" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[3]_i_1 
       (.I0(O4[3]),
        .I1(O4[0]),
        .I2(O4[1]),
        .I3(O4[2]),
        .O(plusOp__2[3]));
(* SOFT_HLUTNM = "soft_lutpair268" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[4]_i_1 
       (.I0(O4[4]),
        .I1(O4[2]),
        .I2(O4[1]),
        .I3(O4[0]),
        .I4(O4[3]),
        .O(plusOp__2[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[5]_i_1 
       (.I0(O4[5]),
        .I1(O4[3]),
        .I2(O4[0]),
        .I3(O4[1]),
        .I4(O4[2]),
        .I5(O4[4]),
        .O(plusOp__2[5]));
(* SOFT_HLUTNM = "soft_lutpair277" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[6]_i_1 
       (.I0(O4[6]),
        .I1(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3 ),
        .O(plusOp__2[6]));
(* SOFT_HLUTNM = "soft_lutpair277" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_2 
       (.I0(O4[7]),
        .I1(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3 ),
        .I2(O4[6]),
        .O(plusOp__2[7]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3 
       (.I0(O4[5]),
        .I1(O4[3]),
        .I2(O4[0]),
        .I3(O4[1]),
        .I4(O4[2]),
        .I5(O4[4]),
        .O(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3 ));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ),
        .D(plusOp__2[0]),
        .Q(O4[0]),
        .R(I121));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ),
        .D(plusOp__2[1]),
        .Q(O4[1]),
        .R(I121));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ),
        .D(plusOp__2[2]),
        .Q(O4[2]),
        .R(I121));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ),
        .D(plusOp__2[3]),
        .Q(O4[3]),
        .R(I121));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ),
        .D(plusOp__2[4]),
        .Q(O4[4]),
        .R(I121));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ),
        .D(plusOp__2[5]),
        .Q(O4[5]),
        .R(I121));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ),
        .D(plusOp__2[6]),
        .Q(O4[6]),
        .R(I121));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ),
        .D(plusOp__2[7]),
        .Q(O4[7]),
        .R(I121));
LUT4 #(
    .INIT(16'h0080)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_1 
       (.I0(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2 ),
        .I1(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3 ),
        .I2(I109),
        .I3(I110),
        .O(p_15_out));
LUT5 #(
    .INIT(32'hDD0D0000)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2 
       (.I0(I111[2]),
        .I1(O4[2]),
        .I2(I111[6]),
        .I3(O4[7]),
        .I4(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6 ),
        .O(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2 ));
LUT6 #(
    .INIT(64'hA2000000A200A200)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3 
       (.I0(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7 ),
        .I1(O4[1]),
        .I2(I111[1]),
        .I3(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ),
        .I4(I111[0]),
        .I5(O4[0]),
        .O(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3 ));
LUT6 #(
    .INIT(64'hDD0D0000DD0DDD0D)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6 
       (.I0(O4[6]),
        .I1(I111[5]),
        .I2(I111[0]),
        .I3(O4[0]),
        .I4(I111[3]),
        .I5(O4[4]),
        .O(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6 ));
LUT6 #(
    .INIT(64'h9909000099099909)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7 
       (.I0(O4[5]),
        .I1(I111[4]),
        .I2(O4[2]),
        .I3(I111[2]),
        .I4(O4[1]),
        .I5(I111[1]),
        .O(\n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_15_out),
        .Q(O2),
        .R(I74));
LUT6 #(
    .INIT(64'h0000008000800080)) 
     \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_1 
       (.I0(\n_0_GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2 ),
        .I1(m_axi_sg_aresetn),
        .I2(O19),
        .I3(s2mm_irqthresh_wren),
        .I4(I96),
        .I5(O2),
        .O(ch2_ioc_irq_set_i1_out));
LUT6 #(
    .INIT(64'h0000000200000000)) 
     \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2 
       (.I0(\n_0_GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_3 ),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\n_0_GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2 ));
LUT3 #(
    .INIT(8'h01)) 
     \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_3 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[3]),
        .O(\n_0_GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_3 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(ch2_ioc_irq_set_i1_out),
        .Q(p_18_out),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h8B)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count[0]_i_1 
       (.I0(I88),
        .I1(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3 ),
        .I2(Q[0]),
        .O(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[0]_i_1 ));
LUT4 #(
    .INIT(16'hB88B)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1 
       (.I0(I89),
        .I1(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair267" *) 
   LUT5 #(
    .INIT(32'hBBB8888B)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1 
       (.I0(I90),
        .I1(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1 ));
LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1 
       (.I0(I91),
        .I1(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1 ));
LUT5 #(
    .INIT(32'hB8B8B88B)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1 
       (.I0(I92),
        .I1(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3 ),
        .I2(Q[4]),
        .I3(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_2 ),
        .I4(Q[3]),
        .O(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1 ));
LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1 
       (.I0(I93),
        .I1(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3 ),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_2 ),
        .I5(Q[4]),
        .O(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair267" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_2 ));
LUT4 #(
    .INIT(16'h8BB8)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1 
       (.I0(I94),
        .I1(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3 ),
        .I2(Q[6]),
        .I3(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4 ),
        .O(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1 ));
LUT5 #(
    .INIT(32'hB88BB8B8)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2 
       (.I0(I95),
        .I1(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3 ),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4 ),
        .O(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2 ));
LUT4 #(
    .INIT(16'hFFF8)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3 
       (.I0(O2),
        .I1(I96),
        .I2(s2mm_irqthresh_wren),
        .I3(\n_0_GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2 ),
        .O(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4 ));
FDSE #(
    .INIT(1'b1)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[0]_i_1 ),
        .Q(Q[0]),
        .S(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1 ),
        .Q(Q[1]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1 ),
        .Q(Q[2]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1 ),
        .Q(Q[3]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1 ),
        .Q(Q[4]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1 ),
        .Q(Q[5]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1 ),
        .Q(Q[6]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(I2),
        .D(\n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2 ),
        .Q(Q[7]),
        .R(I1));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
endmodule

module axi_dma_0axi_sg_mm2s_basic_wrap
   (m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    O1,
    O2,
    ftch_decerr_i,
    ftch_slverr_i,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    dm_m_axi_sg_aresetn,
    m_axi_sg_aclk,
    s_axis_ftch_cmd_tvalid,
    m_axi_sg_rvalid,
    m_axi_sg_rlast,
    m_axis_ftch_sts_tready,
    m_axi_sg_rresp,
    m_axi_sg_arready,
    D);
  output [0:0]m_axi_sg_arsize;
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output O1;
  output O2;
  output ftch_decerr_i;
  output ftch_slverr_i;
  output [25:0]m_axi_sg_araddr;
  output [3:0]m_axi_sg_arlen;
  input dm_m_axi_sg_aresetn;
  input m_axi_sg_aclk;
  input s_axis_ftch_cmd_tvalid;
  input m_axi_sg_rvalid;
  input m_axi_sg_rlast;
  input m_axis_ftch_sts_tready;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_arready;
  input [26:0]D;

  wire [26:0]D;
  wire O1;
  wire O2;
  wire dm_m_axi_sg_aresetn;
  wire ftch_decerr_i;
  wire ftch_slverr_i;
  wire m_axi_sg_aclk;
  wire [25:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire [3:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire [0:0]m_axi_sg_arsize;
  wire m_axi_sg_arvalid;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire m_axis_ftch_sts_tready;
  wire n_2_I_MSTR_SCC;
  wire n_2_I_RESET;
  wire n_4_I_ADDR_CNTL;
  wire n_5_I_RD_DATA_CNTL;
  wire n_7_I_CMD_STATUS;
  wire n_8_I_CMD_STATUS;
  wire n_8_I_MSTR_SCC;
  wire n_9_I_CMD_STATUS;
  wire [31:6]p_1_in;
  wire s_axis_ftch_cmd_tvalid;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_btt_is_zero_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire [31:6]sig_cmd_addr_reg;
  wire [0:0]sig_cmd_burst_reg;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2rsc_decerr;
  wire sig_load_input_cmd;
  wire sig_mstr2addr_cmd_valid;
  wire [3:0]sig_mstr2data_len;
  wire sig_next_burst;
  wire sig_push_addr_reg1_out;
  wire sig_rd_sts_okay_reg;
  wire sig_rd_sts_okay_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rsc2data_ready;
  wire [6:5]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;
  wire sig_stream_rst;

axi_dma_0axi_sg_addr_cntl I_ADDR_CNTL
       (.D({sig_mstr2data_len[3],sig_mstr2data_len[0]}),
        .E(sig_push_addr_reg1_out),
        .I1(n_2_I_MSTR_SCC),
        .I2(n_8_I_MSTR_SCC),
        .O1(n_4_I_ADDR_CNTL),
        .Q(sig_cmd_addr_reg),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arsize(m_axi_sg_arsize),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_cmd_burst_reg(sig_cmd_burst_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid));
axi_dma_0axi_sg_cmd_status_3 I_CMD_STATUS
       (.D(D),
        .I1(n_4_I_ADDR_CNTL),
        .O1(O1),
        .O2(O2),
        .O3(n_7_I_CMD_STATUS),
        .O4(n_8_I_CMD_STATUS),
        .Q({n_9_I_CMD_STATUS,p_1_in,sig_next_burst}),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axis_ftch_sts_tready(m_axis_ftch_sts_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_btt_is_zero_reg(sig_btt_is_zero_reg),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_load_input_cmd(sig_load_input_cmd),
        .sig_rd_sts_okay_reg(sig_rd_sts_okay_reg),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready),
        .sig_stream_rst(sig_stream_rst));
axi_dma_0axi_sg_scc I_MSTR_SCC
       (.D({sig_mstr2data_len[3],sig_mstr2data_len[0]}),
        .E(sig_push_addr_reg1_out),
        .I1(n_8_I_CMD_STATUS),
        .I2(n_7_I_CMD_STATUS),
        .O1(n_2_I_MSTR_SCC),
        .O2(n_8_I_MSTR_SCC),
        .O3(sig_cmd_addr_reg),
        .Q({n_9_I_CMD_STATUS,p_1_in,sig_next_burst}),
        .SR(n_2_I_RESET),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_btt_is_zero_reg(sig_btt_is_zero_reg),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_burst_reg(sig_cmd_burst_reg),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_load_input_cmd(sig_load_input_cmd),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid));
axi_dma_0axi_sg_rddata_cntl I_RD_DATA_CNTL
       (.O1(n_5_I_RD_DATA_CNTL),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_rd_sts_okay_reg0(sig_rd_sts_okay_reg0),
        .sig_rd_sts_reg_full0(sig_rd_sts_reg_full0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_stream_rst(sig_stream_rst));
axi_dma_0axi_sg_rd_status_cntl I_RD_STATUS_CNTLR
       (.I1(n_5_I_RD_DATA_CNTL),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_rd_sts_okay_reg(sig_rd_sts_okay_reg),
        .sig_rd_sts_okay_reg0(sig_rd_sts_okay_reg0),
        .sig_rd_sts_reg_full0(sig_rd_sts_reg_full0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
axi_dma_0axi_sg_reset_2 I_RESET
       (.SR(n_2_I_RESET),
        .dm_m_axi_sg_aresetn(dm_m_axi_sg_aresetn),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

module axi_dma_0axi_sg_rd_status_cntl
   (sig_rsc2stat_status,
    sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    sig_rd_sts_okay_reg,
    m_axi_sg_aclk,
    sig_rd_sts_slverr_reg0,
    sig_rd_sts_reg_full0,
    I1,
    sig_rd_sts_okay_reg0,
    sig_data2rsc_decerr,
    sig_stat2rsc_status_ready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg);
  output [1:0]sig_rsc2stat_status;
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  output sig_rd_sts_okay_reg;
  input m_axi_sg_aclk;
  input sig_rd_sts_slverr_reg0;
  input sig_rd_sts_reg_full0;
  input I1;
  input sig_rd_sts_okay_reg0;
  input sig_data2rsc_decerr;
  input sig_stat2rsc_status_ready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

  wire I1;
  wire m_axi_sg_aclk;
  wire n_0_sig_rd_sts_decerr_reg_i_1__0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2rsc_decerr;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_okay_reg;
  wire sig_rd_sts_okay_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rsc2data_ready;
  wire [1:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

LUT3 #(
    .INIT(8'h8F)) 
     sig_rd_sts_decerr_reg_i_1__0
       (.I0(sig_rsc2stat_status_valid),
        .I1(sig_stat2rsc_status_ready),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(n_0_sig_rd_sts_decerr_reg_i_1__0));
LUT2 #(
    .INIT(4'h8)) 
     sig_rd_sts_decerr_reg_i_2
       (.I0(sig_rsc2data_ready),
        .I1(sig_rd_sts_reg_full0),
        .O(sig_push_rd_sts_reg));
LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_decerr_reg_i_3
       (.I0(sig_rsc2stat_status[0]),
        .I1(sig_data2rsc_decerr),
        .O(sig_rd_sts_decerr_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_decerr_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(sig_rsc2stat_status[0]),
        .R(n_0_sig_rd_sts_decerr_reg_i_1__0));
FDSE #(
    .INIT(1'b0)) 
     sig_rd_sts_okay_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_okay_reg0),
        .Q(sig_rd_sts_okay_reg),
        .S(n_0_sig_rd_sts_decerr_reg_i_1__0));
FDSE #(
    .INIT(1'b0)) 
     sig_rd_sts_reg_empty_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(I1),
        .Q(sig_rsc2data_ready),
        .S(n_0_sig_rd_sts_decerr_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_reg_full_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_reg_full0),
        .Q(sig_rsc2stat_status_valid),
        .R(n_0_sig_rd_sts_decerr_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_slverr_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(sig_rsc2stat_status[1]),
        .R(n_0_sig_rd_sts_decerr_reg_i_1__0));
endmodule

module axi_dma_0axi_sg_rddata_cntl
   (m_axi_sg_rready,
    sig_rd_sts_reg_full0,
    sig_data2rsc_decerr,
    sig_rd_sts_okay_reg0,
    sig_rd_sts_slverr_reg0,
    O1,
    sig_stream_rst,
    m_axi_sg_aclk,
    sig_rsc2stat_status,
    m_axi_sg_rvalid,
    m_axi_sg_rlast,
    m_axi_sg_rresp,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rsc2data_ready);
  output m_axi_sg_rready;
  output sig_rd_sts_reg_full0;
  output sig_data2rsc_decerr;
  output sig_rd_sts_okay_reg0;
  output sig_rd_sts_slverr_reg0;
  output O1;
  input sig_stream_rst;
  input m_axi_sg_aclk;
  input [1:0]sig_rsc2stat_status;
  input m_axi_sg_rvalid;
  input m_axi_sg_rlast;
  input [1:0]m_axi_sg_rresp;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_rsc2data_ready;

  wire \<const0> ;
  wire \<const1> ;
  wire O1;
  wire m_axi_sg_aclk;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire n_0_mm2s_rlast_del_i_1;
  wire n_0_sig_coelsc_decerr_reg_i_1__0;
  wire n_0_sig_coelsc_okay_reg_i_1;
  wire n_0_sig_coelsc_slverr_reg_i_1__0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_okay;
  wire sig_data2rsc_slverr;
  wire sig_rd_sts_okay_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rsc2data_ready;
  wire [1:0]sig_rsc2stat_status;
  wire sig_stream_rst;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT2 #(
    .INIT(4'h8)) 
     mm2s_rlast_del_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(m_axi_sg_rlast),
        .O(n_0_mm2s_rlast_del_i_1));
FDRE mm2s_rlast_del_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_mm2s_rlast_del_i_1),
        .Q(sig_rd_sts_reg_full0),
        .R(sig_stream_rst));
FDRE mm2s_rready_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\<const1> ),
        .Q(m_axi_sg_rready),
        .R(sig_stream_rst));
LUT6 #(
    .INIT(64'hEAAA000000000000)) 
     sig_coelsc_decerr_reg_i_1__0
       (.I0(sig_data2rsc_decerr),
        .I1(m_axi_sg_rvalid),
        .I2(m_axi_sg_rresp[1]),
        .I3(m_axi_sg_rresp[0]),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(sig_rsc2data_ready),
        .O(n_0_sig_coelsc_decerr_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_decerr_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_coelsc_decerr_reg_i_1__0),
        .Q(sig_data2rsc_decerr),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h2EFFFFFF)) 
     sig_coelsc_okay_reg_i_1
       (.I0(sig_data2rsc_okay),
        .I1(m_axi_sg_rvalid),
        .I2(m_axi_sg_rresp[1]),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_rsc2data_ready),
        .O(n_0_sig_coelsc_okay_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_okay_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_coelsc_okay_reg_i_1),
        .Q(sig_data2rsc_okay),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hAAEA000000000000)) 
     sig_coelsc_slverr_reg_i_1__0
       (.I0(sig_data2rsc_slverr),
        .I1(m_axi_sg_rvalid),
        .I2(m_axi_sg_rresp[1]),
        .I3(m_axi_sg_rresp[0]),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(sig_rsc2data_ready),
        .O(n_0_sig_coelsc_slverr_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_slverr_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_coelsc_slverr_reg_i_1__0),
        .Q(sig_data2rsc_slverr),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair187" *) 
   LUT5 #(
    .INIT(32'h00000010)) 
     sig_rd_sts_okay_reg_i_1
       (.I0(sig_data2rsc_slverr),
        .I1(sig_rsc2stat_status[1]),
        .I2(sig_data2rsc_okay),
        .I3(sig_data2rsc_decerr),
        .I4(sig_rsc2stat_status[0]),
        .O(sig_rd_sts_okay_reg0));
LUT1 #(
    .INIT(2'h1)) 
     sig_rd_sts_reg_empty_i_1__0
       (.I0(sig_rd_sts_reg_full0),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair187" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_slverr_reg_i_1__0
       (.I0(sig_data2rsc_slverr),
        .I1(sig_rsc2stat_status[1]),
        .O(sig_rd_sts_slverr_reg0));
endmodule

module axi_dma_0axi_sg_reset
   (O1,
    SR,
    O2,
    dm_m_axi_sg_aresetn,
    m_axi_sg_aclk,
    sig_data2all_tlast_error,
    sig_addr2wsc_cmd_fifo_empty);
  output O1;
  output [0:0]SR;
  output [0:0]O2;
  input dm_m_axi_sg_aresetn;
  input m_axi_sg_aclk;
  input sig_data2all_tlast_error;
  input sig_addr2wsc_cmd_fifo_empty;

  wire \<const0> ;
  wire \<const1> ;
  wire O1;
  wire [0:0]O2;
  wire [0:0]SR;
  wire dm_m_axi_sg_aresetn;
  wire m_axi_sg_aclk;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_data2all_tlast_error;

GND GND
       (.G(\<const0> ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair194" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I_i_1 
       (.I0(O1),
        .O(SR));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd_stat_rst_user_reg_n_cdc_from_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(dm_m_axi_sg_aresetn),
        .Q(O1),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair194" *) 
   LUT3 #(
    .INIT(8'hDF)) 
     \sig_cmd_tag_reg[0]_i_1__0 
       (.I0(O1),
        .I1(sig_data2all_tlast_error),
        .I2(sig_addr2wsc_cmd_fifo_empty),
        .O(O2));
endmodule

(* ORIG_REF_NAME = "axi_sg_reset" *) 
module axi_dma_0axi_sg_reset_2
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_stream_rst,
    SR,
    dm_m_axi_sg_aresetn,
    m_axi_sg_aclk,
    sig_addr2rsc_cmd_fifo_empty);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_stream_rst;
  output [0:0]SR;
  input dm_m_axi_sg_aresetn;
  input m_axi_sg_aclk;
  input sig_addr2rsc_cmd_fifo_empty;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]SR;
  wire dm_m_axi_sg_aresetn;
  wire m_axi_sg_aclk;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_stream_rst;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair180" *) 
   LUT1 #(
    .INIT(2'h1)) 
     mm2s_rready_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(dm_m_axi_sg_aresetn),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair180" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \sig_cmd_tag_reg[0]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_addr2rsc_cmd_fifo_empty),
        .O(SR));
endmodule

module axi_dma_0axi_sg_s2mm_basic_wrap
   (O1,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    m_axi_sg_awvalid,
    s_axis_updt_cmd_tready,
    m_axi_sg_bready,
    O3,
    m_axi_sg_wvalid,
    m_axi_sg_wlast,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    O4,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_aclk,
    dm_m_axi_sg_aresetn,
    p_18_out_1,
    m_axi_sg_bvalid,
    m_axi_sg_wready,
    p_2_in,
    D,
    p_3_in,
    I1,
    p_16_out,
    m_axi_sg_aresetn,
    m_axi_sg_awready,
    m_axi_sg_bresp);
  output O1;
  output [0:0]m_axi_sg_awsize;
  output [0:0]m_axi_sg_awburst;
  output m_axi_sg_awvalid;
  output s_axis_updt_cmd_tready;
  output m_axi_sg_bready;
  output O3;
  output m_axi_sg_wvalid;
  output m_axi_sg_wlast;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output O4;
  output [29:0]m_axi_sg_awaddr;
  output [1:0]m_axi_sg_awlen;
  input m_axi_sg_aclk;
  input dm_m_axi_sg_aresetn;
  input p_18_out_1;
  input m_axi_sg_bvalid;
  input m_axi_sg_wready;
  input p_2_in;
  input [30:0]D;
  input p_3_in;
  input I1;
  input p_16_out;
  input m_axi_sg_aresetn;
  input m_axi_sg_awready;
  input [1:0]m_axi_sg_bresp;

  wire [30:0]D;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ;
  wire I1;
  wire O1;
  wire O3;
  wire O4;
  wire dm_m_axi_sg_aresetn;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [29:0]m_axi_sg_awaddr;
  wire [0:0]m_axi_sg_awburst;
  wire [1:0]m_axi_sg_awlen;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire n_0_I_WR_STATUS_CNTLR;
  wire n_10_I_MSTR_SCC;
  wire n_10_I_WR_DATA_CNTL;
  wire n_11_I_CMD_STATUS;
  wire n_11_I_MSTR_SCC;
  wire n_12_I_CMD_STATUS;
  wire n_12_I_MSTR_SCC;
  wire n_13_I_CMD_STATUS;
  wire n_13_I_MSTR_SCC;
  wire n_14_I_CMD_STATUS;
  wire n_14_I_MSTR_SCC;
  wire n_15_I_CMD_STATUS;
  wire n_15_I_MSTR_SCC;
  wire n_16_I_CMD_STATUS;
  wire n_16_I_MSTR_SCC;
  wire n_17_I_CMD_STATUS;
  wire n_17_I_MSTR_SCC;
  wire n_18_I_CMD_STATUS;
  wire n_18_I_MSTR_SCC;
  wire n_19_I_CMD_STATUS;
  wire n_19_I_MSTR_SCC;
  wire n_20_I_CMD_STATUS;
  wire n_20_I_MSTR_SCC;
  wire n_21_I_CMD_STATUS;
  wire n_21_I_MSTR_SCC;
  wire n_22_I_CMD_STATUS;
  wire n_22_I_MSTR_SCC;
  wire n_23_I_CMD_STATUS;
  wire n_23_I_MSTR_SCC;
  wire n_24_I_CMD_STATUS;
  wire n_24_I_MSTR_SCC;
  wire n_25_I_CMD_STATUS;
  wire n_25_I_MSTR_SCC;
  wire n_26_I_CMD_STATUS;
  wire n_26_I_MSTR_SCC;
  wire n_27_I_CMD_STATUS;
  wire n_27_I_MSTR_SCC;
  wire n_28_I_CMD_STATUS;
  wire n_28_I_MSTR_SCC;
  wire n_29_I_CMD_STATUS;
  wire n_29_I_MSTR_SCC;
  wire n_2_I_RESET;
  wire n_30_I_CMD_STATUS;
  wire n_30_I_MSTR_SCC;
  wire n_31_I_CMD_STATUS;
  wire n_31_I_MSTR_SCC;
  wire n_32_I_CMD_STATUS;
  wire n_32_I_MSTR_SCC;
  wire n_33_I_CMD_STATUS;
  wire n_33_I_MSTR_SCC;
  wire n_34_I_CMD_STATUS;
  wire n_34_I_MSTR_SCC;
  wire n_35_I_CMD_STATUS;
  wire n_35_I_MSTR_SCC;
  wire n_36_I_CMD_STATUS;
  wire n_36_I_MSTR_SCC;
  wire n_37_I_CMD_STATUS;
  wire n_37_I_MSTR_SCC;
  wire n_38_I_CMD_STATUS;
  wire n_38_I_MSTR_SCC;
  wire n_39_I_CMD_STATUS;
  wire n_3_I_MSTR_SCC;
  wire n_40_I_CMD_STATUS;
  wire n_41_I_CMD_STATUS;
  wire n_42_I_CMD_STATUS;
  wire n_43_I_CMD_STATUS;
  wire n_4_I_ADDR_CNTL;
  wire n_4_I_WR_STATUS_CNTLR;
  wire n_5_I_MSTR_SCC;
  wire n_5_I_WR_DATA_CNTL;
  wire n_6_I_ADDR_CNTL;
  wire n_8_I_MSTR_SCC;
  wire n_9_I_CMD_STATUS;
  wire n_9_I_MSTR_SCC;
  wire n_9_I_WR_STATUS_CNTLR;
  wire p_16_out;
  wire p_18_out_1;
  wire p_2_in;
  wire p_3_in;
  wire s_axis_updt_cmd_tready;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_calc2dm_calc_err;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_data2all_tlast_error;
  wire sig_data2wsc_calc_err;
  wire sig_data2wsc_cmd_cmplt;
  wire sig_data2wsc_last_err;
  wire sig_load_input_cmd;
  wire sig_mstr2data_cmd_valid;
  wire [0:0]sig_mstr2data_len;
  wire [0:0]sig_mstr2data_tag;
  wire sig_push_addr_reg1_out;
  wire sig_push_to_wsc;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire sig_wdc_status_going_full;
  wire [6:4]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;
  wire updt_decerr_i;
  wire updt_interr_i;
  wire updt_slverr_i;

axi_dma_0axi_sg_addr_cntl__parameterized0 I_ADDR_CNTL
       (.D(sig_mstr2data_len),
        .I1(n_3_I_MSTR_SCC),
        .I2(n_8_I_MSTR_SCC),
        .I3(n_10_I_WR_DATA_CNTL),
        .I4(O1),
        .O1(n_4_I_ADDR_CNTL),
        .O2(n_6_I_ADDR_CNTL),
        .Q({n_9_I_MSTR_SCC,n_10_I_MSTR_SCC,n_11_I_MSTR_SCC,n_12_I_MSTR_SCC,n_13_I_MSTR_SCC,n_14_I_MSTR_SCC,n_15_I_MSTR_SCC,n_16_I_MSTR_SCC,n_17_I_MSTR_SCC,n_18_I_MSTR_SCC,n_19_I_MSTR_SCC,n_20_I_MSTR_SCC,n_21_I_MSTR_SCC,n_22_I_MSTR_SCC,n_23_I_MSTR_SCC,n_24_I_MSTR_SCC,n_25_I_MSTR_SCC,n_26_I_MSTR_SCC,n_27_I_MSTR_SCC,n_28_I_MSTR_SCC,n_29_I_MSTR_SCC,n_30_I_MSTR_SCC,n_31_I_MSTR_SCC,n_32_I_MSTR_SCC,n_33_I_MSTR_SCC,n_34_I_MSTR_SCC,n_35_I_MSTR_SCC,n_36_I_MSTR_SCC,n_37_I_MSTR_SCC,n_38_I_MSTR_SCC}),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awburst(m_axi_sg_awburst),
        .m_axi_sg_awlen(m_axi_sg_awlen),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_calc2dm_calc_err(sig_calc2dm_calc_err),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out));
axi_dma_0axi_sg_cmd_status I_CMD_STATUS
       (.D(D),
        .E(sig_load_input_cmd),
        .I1(n_4_I_ADDR_CNTL),
        .I2(O1),
        .I3(n_6_I_ADDR_CNTL),
        .I4(n_5_I_MSTR_SCC),
        .I5({n_0_I_WR_STATUS_CNTLR,sig_wsc2stat_status}),
        .O1(n_9_I_CMD_STATUS),
        .O2(n_11_I_CMD_STATUS),
        .O4(O4),
        .Q({n_12_I_CMD_STATUS,n_13_I_CMD_STATUS,n_14_I_CMD_STATUS,n_15_I_CMD_STATUS,n_16_I_CMD_STATUS,n_17_I_CMD_STATUS,n_18_I_CMD_STATUS,n_19_I_CMD_STATUS,n_20_I_CMD_STATUS,n_21_I_CMD_STATUS,n_22_I_CMD_STATUS,n_23_I_CMD_STATUS,n_24_I_CMD_STATUS,n_25_I_CMD_STATUS,n_26_I_CMD_STATUS,n_27_I_CMD_STATUS,n_28_I_CMD_STATUS,n_29_I_CMD_STATUS,n_30_I_CMD_STATUS,n_31_I_CMD_STATUS,n_32_I_CMD_STATUS,n_33_I_CMD_STATUS,n_34_I_CMD_STATUS,n_35_I_CMD_STATUS,n_36_I_CMD_STATUS,n_37_I_CMD_STATUS,n_38_I_CMD_STATUS,n_39_I_CMD_STATUS,n_40_I_CMD_STATUS,n_41_I_CMD_STATUS,n_42_I_CMD_STATUS,n_43_I_CMD_STATUS}),
        .SR(sig_stream_rst),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .p_16_out(p_16_out),
        .p_18_out_1(p_18_out_1),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_init_reg(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_init_reg2(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .updt_decerr_i(updt_decerr_i),
        .updt_interr_i(updt_interr_i),
        .updt_slverr_i(updt_slverr_i));
axi_dma_0axi_sg_scc_wr I_MSTR_SCC
       (.D(sig_mstr2data_len),
        .E(sig_load_input_cmd),
        .I1(n_11_I_CMD_STATUS),
        .I2(n_9_I_CMD_STATUS),
        .I3(O1),
        .O1(n_3_I_MSTR_SCC),
        .O2(n_5_I_MSTR_SCC),
        .O3(n_8_I_MSTR_SCC),
        .O4({n_9_I_MSTR_SCC,n_10_I_MSTR_SCC,n_11_I_MSTR_SCC,n_12_I_MSTR_SCC,n_13_I_MSTR_SCC,n_14_I_MSTR_SCC,n_15_I_MSTR_SCC,n_16_I_MSTR_SCC,n_17_I_MSTR_SCC,n_18_I_MSTR_SCC,n_19_I_MSTR_SCC,n_20_I_MSTR_SCC,n_21_I_MSTR_SCC,n_22_I_MSTR_SCC,n_23_I_MSTR_SCC,n_24_I_MSTR_SCC,n_25_I_MSTR_SCC,n_26_I_MSTR_SCC,n_27_I_MSTR_SCC,n_28_I_MSTR_SCC,n_29_I_MSTR_SCC,n_30_I_MSTR_SCC,n_31_I_MSTR_SCC,n_32_I_MSTR_SCC,n_33_I_MSTR_SCC,n_34_I_MSTR_SCC,n_35_I_MSTR_SCC,n_36_I_MSTR_SCC,n_37_I_MSTR_SCC,n_38_I_MSTR_SCC}),
        .Q({n_12_I_CMD_STATUS,n_13_I_CMD_STATUS,n_14_I_CMD_STATUS,n_15_I_CMD_STATUS,n_16_I_CMD_STATUS,n_17_I_CMD_STATUS,n_18_I_CMD_STATUS,n_19_I_CMD_STATUS,n_20_I_CMD_STATUS,n_21_I_CMD_STATUS,n_22_I_CMD_STATUS,n_23_I_CMD_STATUS,n_24_I_CMD_STATUS,n_25_I_CMD_STATUS,n_26_I_CMD_STATUS,n_27_I_CMD_STATUS,n_28_I_CMD_STATUS,n_29_I_CMD_STATUS,n_30_I_CMD_STATUS,n_31_I_CMD_STATUS,n_32_I_CMD_STATUS,n_33_I_CMD_STATUS,n_34_I_CMD_STATUS,n_35_I_CMD_STATUS,n_36_I_CMD_STATUS,n_37_I_CMD_STATUS,n_38_I_CMD_STATUS,n_39_I_CMD_STATUS,n_40_I_CMD_STATUS,n_41_I_CMD_STATUS,n_42_I_CMD_STATUS,n_43_I_CMD_STATUS}),
        .SR(n_2_I_RESET),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_calc2dm_calc_err(sig_calc2dm_calc_err),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2data_tag(sig_mstr2data_tag),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out));
axi_dma_0axi_sg_reset I_RESET
       (.O1(O1),
        .O2(n_2_I_RESET),
        .SR(sig_stream_rst),
        .dm_m_axi_sg_aresetn(dm_m_axi_sg_aresetn),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_data2all_tlast_error(sig_data2all_tlast_error));
axi_dma_0axi_sg_wrdata_cntl I_WR_DATA_CNTL
       (.D(D[0]),
        .Din({sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .I1(n_4_I_WR_STATUS_CNTLR),
        .I2(I1),
        .I3(O1),
        .I4(n_9_I_WR_STATUS_CNTLR),
        .O1(n_5_I_WR_DATA_CNTL),
        .O2(n_10_I_WR_DATA_CNTL),
        .O3(O3),
        .SR(sig_stream_rst),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .p_2_in(p_2_in),
        .p_3_in(p_3_in),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_calc2dm_calc_err(sig_calc2dm_calc_err),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_inhibit_rdy_n(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2data_tag(sig_mstr2data_tag),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
axi_dma_0axi_sg_wr_status_cntl I_WR_STATUS_CNTLR
       (.D({n_0_I_WR_STATUS_CNTLR,sig_wsc2stat_status}),
        .Din({sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .I1(O1),
        .I2(n_5_I_WR_DATA_CNTL),
        .O1(n_4_I_WR_STATUS_CNTLR),
        .O2(n_9_I_WR_STATUS_CNTLR),
        .SR(sig_stream_rst),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .sig_inhibit_rdy_n(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_init_reg2(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

module axi_dma_0axi_sg_scc
   (D,
    O1,
    sig_mstr2addr_cmd_valid,
    sig_cmd_burst_reg,
    sig_cmd_reg_empty,
    sig_btt_is_zero_reg,
    E,
    O2,
    O3,
    SR,
    sig_load_input_cmd,
    Q,
    m_axi_sg_aclk,
    I1,
    I2,
    sig_addr2rsc_cmd_fifo_empty,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_cmd2mstr_cmd_valid);
  output [1:0]D;
  output O1;
  output sig_mstr2addr_cmd_valid;
  output [0:0]sig_cmd_burst_reg;
  output sig_cmd_reg_empty;
  output sig_btt_is_zero_reg;
  output [0:0]E;
  output O2;
  output [25:0]O3;
  input [0:0]SR;
  input sig_load_input_cmd;
  input [27:0]Q;
  input m_axi_sg_aclk;
  input I1;
  input I2;
  input sig_addr2rsc_cmd_fifo_empty;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_cmd2mstr_cmd_valid;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]D;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire [25:0]O3;
  wire [27:0]Q;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire n_0_sig_cmd2addr_valid1_i_1;
  wire n_0_sm_set_error_i_1;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_btt_is_zero_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire [0:0]sig_cmd_burst_reg;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_load_input_cmd;
  wire sig_mstr2addr_cmd_valid;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair182" *) 
   LUT1 #(
    .INIT(2'h1)) 
     sig_addr_valid_reg_i_1__1
       (.I0(O1),
        .O(O2));
FDRE #(
    .INIT(1'b0)) 
     sig_btt_is_zero_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I2),
        .Q(sig_btt_is_zero_reg),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair181" *) 
   LUT5 #(
    .INIT(32'h88808080)) 
     sig_cmd2addr_valid1_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_addr2rsc_cmd_fifo_empty),
        .I2(sig_mstr2addr_cmd_valid),
        .I3(sig_cmd_reg_empty),
        .I4(sig_cmd2mstr_cmd_valid),
        .O(n_0_sig_cmd2addr_valid1_i_1));
FDRE sig_cmd2addr_valid1_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_cmd2addr_valid1_i_1),
        .Q(sig_mstr2addr_cmd_valid),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[5]),
        .Q(O3[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[6]),
        .Q(O3[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[7]),
        .Q(O3[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[8]),
        .Q(O3[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[9]),
        .Q(O3[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[10]),
        .Q(O3[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[11]),
        .Q(O3[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[12]),
        .Q(O3[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[13]),
        .Q(O3[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[14]),
        .Q(O3[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[15]),
        .Q(O3[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[16]),
        .Q(O3[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[17]),
        .Q(O3[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[18]),
        .Q(O3[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[19]),
        .Q(O3[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[20]),
        .Q(O3[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[21]),
        .Q(O3[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[22]),
        .Q(O3[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[23]),
        .Q(O3[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[24]),
        .Q(O3[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[25]),
        .Q(O3[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[26]),
        .Q(O3[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[1]),
        .Q(O3[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[2]),
        .Q(O3[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[3]),
        .Q(O3[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[4]),
        .Q(O3[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_burst_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[0]),
        .Q(sig_cmd_burst_reg),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd_reg_empty_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I1),
        .Q(sig_cmd_reg_empty),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_tag_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[27]),
        .Q(D[1]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair181" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \sig_next_addr_reg[31]_i_2 
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_addr2rsc_cmd_fifo_empty),
        .O(E));
LUT1 #(
    .INIT(2'h1)) 
     \sig_next_len_reg[1]_i_1__0 
       (.I0(D[1]),
        .O(D[0]));
(* SOFT_HLUTNM = "soft_lutpair182" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     sm_set_error_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(O1),
        .I2(sig_btt_is_zero_reg),
        .O(n_0_sm_set_error_i_1));
FDRE #(
    .INIT(1'b0)) 
     sm_set_error_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_sm_set_error_i_1),
        .Q(O1),
        .R(\<const0> ));
endmodule

module axi_dma_0axi_sg_scc_wr
   (sig_mstr2data_tag,
    sig_calc2dm_calc_err,
    sig_mstr2data_cmd_valid,
    O1,
    sig_cmd_reg_empty,
    O2,
    D,
    sig_push_addr_reg1_out,
    O3,
    O4,
    SR,
    E,
    Q,
    m_axi_sg_aclk,
    I1,
    I2,
    sig_addr2wsc_cmd_fifo_empty,
    sig_data2all_tlast_error,
    I3,
    sig_cmd2mstr_cmd_valid);
  output [0:0]sig_mstr2data_tag;
  output sig_calc2dm_calc_err;
  output sig_mstr2data_cmd_valid;
  output O1;
  output sig_cmd_reg_empty;
  output O2;
  output [0:0]D;
  output sig_push_addr_reg1_out;
  output O3;
  output [29:0]O4;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]Q;
  input m_axi_sg_aclk;
  input I1;
  input I2;
  input sig_addr2wsc_cmd_fifo_empty;
  input sig_data2all_tlast_error;
  input I3;
  input sig_cmd2mstr_cmd_valid;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]D;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire O3;
  wire [29:0]O4;
  wire [31:0]Q;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire n_0_sig_cmd2addr_valid1_i_1__0;
  wire n_0_sm_set_error_i_1__0;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_calc2dm_calc_err;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_data2all_tlast_error;
  wire sig_mstr2data_cmd_valid;
  wire [0:0]sig_mstr2data_tag;
  wire sig_push_addr_reg1_out;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair195" *) 
   LUT1 #(
    .INIT(2'h1)) 
     sig_addr_valid_reg_i_1__2
       (.I0(sig_calc2dm_calc_err),
        .O(O3));
FDRE #(
    .INIT(1'b0)) 
     sig_btt_is_zero_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I2),
        .Q(O2),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h2020200020002000)) 
     sig_cmd2addr_valid1_i_1__0
       (.I0(I3),
        .I1(sig_data2all_tlast_error),
        .I2(sig_addr2wsc_cmd_fifo_empty),
        .I3(sig_mstr2data_cmd_valid),
        .I4(sig_cmd_reg_empty),
        .I5(sig_cmd2mstr_cmd_valid),
        .O(n_0_sig_cmd2addr_valid1_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd2addr_valid1_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_cmd2addr_valid1_i_1__0),
        .Q(sig_mstr2data_cmd_valid),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[9]),
        .Q(O4[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[10]),
        .Q(O4[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[11]),
        .Q(O4[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[12]),
        .Q(O4[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[13]),
        .Q(O4[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[14]),
        .Q(O4[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[15]),
        .Q(O4[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[16]),
        .Q(O4[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[17]),
        .Q(O4[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[18]),
        .Q(O4[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[19]),
        .Q(O4[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[20]),
        .Q(O4[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[21]),
        .Q(O4[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[22]),
        .Q(O4[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[23]),
        .Q(O4[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[24]),
        .Q(O4[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[25]),
        .Q(O4[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[26]),
        .Q(O4[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[27]),
        .Q(O4[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[28]),
        .Q(O4[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[1]),
        .Q(O4[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[29]),
        .Q(O4[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[30]),
        .Q(O4[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[2]),
        .Q(O4[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[3]),
        .Q(O4[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[4]),
        .Q(O4[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[5]),
        .Q(O4[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[6]),
        .Q(O4[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[7]),
        .Q(O4[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[8]),
        .Q(O4[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_burst_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[0]),
        .Q(O1),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd_reg_empty_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I1),
        .Q(sig_cmd_reg_empty),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_tag_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[31]),
        .Q(sig_mstr2data_tag),
        .R(SR));
LUT3 #(
    .INIT(8'h08)) 
     \sig_next_addr_reg[31]_i_2__0 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_addr2wsc_cmd_fifo_empty),
        .I2(sig_data2all_tlast_error),
        .O(sig_push_addr_reg1_out));
LUT1 #(
    .INIT(2'h1)) 
     \sig_next_len_reg[2]_i_1__0 
       (.I0(sig_mstr2data_tag),
        .O(D));
(* SOFT_HLUTNM = "soft_lutpair195" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     sm_set_error_i_1__0
       (.I0(I3),
        .I1(sig_calc2dm_calc_err),
        .I2(O2),
        .O(n_0_sm_set_error_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sm_set_error_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_sm_set_error_i_1__0),
        .Q(sig_calc2dm_calc_err),
        .R(\<const0> ));
endmodule

module axi_dma_0axi_sg_updt_cmdsts_if
   (O1,
    p_16_out,
    updt_decerr,
    updt_interr,
    updt_slverr,
    p_18_out_1,
    updt_done,
    O2,
    p_27_out,
    p_18_out,
    m_axi_sg_aclk,
    m_axi_sg_aresetn,
    I1,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    I2,
    I3,
    Q,
    p_11_out,
    p_6_out);
  output O1;
  output p_16_out;
  output updt_decerr;
  output updt_interr;
  output updt_slverr;
  output p_18_out_1;
  output updt_done;
  output O2;
  output p_27_out;
  output p_18_out;
  input m_axi_sg_aclk;
  input m_axi_sg_aresetn;
  input [0:0]I1;
  input updt_decerr_i;
  input updt_interr_i;
  input updt_slverr_i;
  input I2;
  input I3;
  input [0:0]Q;
  input p_11_out;
  input p_6_out;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire [0:0]Q;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire n_0_updt_error_i_1;
  wire p_11_out;
  wire p_16_out;
  wire p_18_out;
  wire p_18_out_1;
  wire p_27_out;
  wire p_6_out;
  wire updt_decerr;
  wire updt_decerr_i;
  wire updt_done;
  wire updt_interr;
  wire updt_interr_i;
  wire updt_slverr;
  wire updt_slverr_i;

LUT2 #(
    .INIT(4'h1)) 
     \GEN_CH1_UPDATE.ch1_active_i_i_3 
       (.I0(O1),
        .I1(Q),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair265" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_i_1 
       (.I0(updt_done),
        .I1(p_11_out),
        .O(p_27_out));
(* SOFT_HLUTNM = "soft_lutpair265" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_1 
       (.I0(updt_done),
        .I1(p_6_out),
        .O(p_18_out));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
FDRE m_axis_updt_sts_tready_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(m_axi_sg_aresetn),
        .Q(p_16_out),
        .R(\<const0> ));
FDRE s_axis_updt_cmd_tvalid_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I2),
        .Q(p_18_out_1),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     updt_decerr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(updt_decerr_i),
        .Q(updt_decerr),
        .R(I1));
FDRE updt_done_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I3),
        .Q(updt_done),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'hAAAAAAA8)) 
     updt_error_i_1
       (.I0(m_axi_sg_aresetn),
        .I1(O1),
        .I2(updt_interr),
        .I3(updt_decerr),
        .I4(updt_slverr),
        .O(n_0_updt_error_i_1));
FDRE updt_error_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_updt_error_i_1),
        .Q(O1),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     updt_interr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(updt_interr_i),
        .Q(updt_interr),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     updt_slverr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(updt_slverr_i),
        .Q(updt_slverr),
        .R(I1));
endmodule

module axi_dma_0axi_sg_updt_mngr
   (O1,
    p_36_out_0,
    p_3_out,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    p_16_out,
    p_53_out,
    p_26_out,
    p_18_out_1,
    O16,
    in004_out,
    in0011_out,
    in00,
    in009_out,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    O36,
    O37,
    O38,
    O39,
    O40,
    O41,
    O42,
    O43,
    O44,
    m_axi_sg_aclk,
    I1,
    m_axi_sg_aresetn,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    I2,
    I3,
    I4,
    I5,
    E,
    p_11_out,
    p_6_out,
    out,
    I6,
    follower_full_s2mm,
    follower_full_mm2s,
    I7,
    I87,
    mm2s_irqthresh_wren,
    I8,
    I96,
    s2mm_irqthresh_wren,
    p_5_out,
    s_axis_updt_cmd_tready,
    p_10_out,
    p_9_out,
    p_8_out_2,
    p_5_out_3,
    p_4_out_4,
    p_3_out_5,
    p_4_out,
    Q,
    I9,
    S,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15);
  output O1;
  output p_36_out_0;
  output p_3_out;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output p_16_out;
  output p_53_out;
  output p_26_out;
  output p_18_out_1;
  output [29:0]O16;
  output in004_out;
  output in0011_out;
  output in00;
  output in009_out;
  output [0:0]O17;
  output [0:0]O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output O24;
  output O25;
  output O26;
  output O27;
  output O28;
  output O29;
  output O30;
  output O31;
  output O32;
  output O33;
  output O34;
  output O35;
  output O36;
  output O37;
  output O38;
  output O39;
  output O40;
  output O41;
  output O42;
  output O43;
  output O44;
  input m_axi_sg_aclk;
  input [0:0]I1;
  input m_axi_sg_aresetn;
  input updt_decerr_i;
  input updt_interr_i;
  input updt_slverr_i;
  input I2;
  input I3;
  input I4;
  input I5;
  input [0:0]E;
  input p_11_out;
  input p_6_out;
  input [0:0]out;
  input [0:0]I6;
  input follower_full_s2mm;
  input follower_full_mm2s;
  input I7;
  input I87;
  input mm2s_irqthresh_wren;
  input I8;
  input I96;
  input s2mm_irqthresh_wren;
  input p_5_out;
  input s_axis_updt_cmd_tready;
  input p_10_out;
  input p_9_out;
  input p_8_out_2;
  input p_5_out_3;
  input p_4_out_4;
  input p_3_out_5;
  input [25:0]p_4_out;
  input [25:0]Q;
  input I9;
  input [1:0]S;
  input [3:0]I10;
  input [3:0]I11;
  input [3:0]I12;
  input [3:0]I13;
  input [3:0]I14;
  input [3:0]I15;

  wire [0:0]E;
  wire [0:0]I1;
  wire [3:0]I10;
  wire [3:0]I11;
  wire [3:0]I12;
  wire [3:0]I13;
  wire [3:0]I14;
  wire [3:0]I15;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire [0:0]I6;
  wire I7;
  wire I8;
  wire I87;
  wire I9;
  wire I96;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire [29:0]O16;
  wire [0:0]O17;
  wire [0:0]O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire O3;
  wire O30;
  wire O31;
  wire O32;
  wire O33;
  wire O34;
  wire O35;
  wire O36;
  wire O37;
  wire O38;
  wire O39;
  wire O4;
  wire O40;
  wire O41;
  wire O42;
  wire O43;
  wire O44;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [25:0]Q;
  wire [1:0]S;
  wire follower_full_mm2s;
  wire follower_full_s2mm;
  wire in00;
  wire in0011_out;
  wire in004_out;
  wire in009_out;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire mm2s_irqthresh_wren;
  wire n_55_I_UPDT_SG;
  wire n_7_I_UPDT_CMDSTS_IF;
  wire [0:0]out;
  wire p_10_out;
  wire p_11_out;
  wire p_16_out;
  wire p_18_out;
  wire p_18_out_1;
  wire p_26_out;
  wire p_27_out;
  wire p_36_out_0;
  wire p_3_out;
  wire p_3_out_5;
  wire [25:0]p_4_out;
  wire p_4_out_4;
  wire p_53_out;
  wire p_5_out;
  wire p_5_out_3;
  wire p_6_out;
  wire p_8_out_2;
  wire p_9_out;
  wire s2mm_irqthresh_wren;
  wire s_axis_updt_cmd_tready;
  wire [2:2]updt_cs;
  wire updt_decerr;
  wire updt_decerr_i;
  wire updt_done;
  wire updt_interr;
  wire updt_interr_i;
  wire updt_slverr;
  wire updt_slverr_i;

axi_dma_0axi_sg_updt_cmdsts_if I_UPDT_CMDSTS_IF
       (.I1(I1),
        .I2(n_55_I_UPDT_SG),
        .I3(I2),
        .O1(p_3_out),
        .O2(n_7_I_UPDT_CMDSTS_IF),
        .Q(updt_cs),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .p_11_out(p_11_out),
        .p_16_out(p_16_out),
        .p_18_out(p_18_out),
        .p_18_out_1(p_18_out_1),
        .p_27_out(p_27_out),
        .p_6_out(p_6_out),
        .updt_decerr(updt_decerr),
        .updt_decerr_i(updt_decerr_i),
        .updt_done(updt_done),
        .updt_interr(updt_interr),
        .updt_interr_i(updt_interr_i),
        .updt_slverr(updt_slverr),
        .updt_slverr_i(updt_slverr_i));
axi_dma_0axi_sg_updt_sm I_UPDT_SG
       (.E(E),
        .I1(I1),
        .I10(Q),
        .I11(I9),
        .I12(I10),
        .I13(I11),
        .I14(I12),
        .I15(I13),
        .I16(I14),
        .I17(I15),
        .I2(n_7_I_UPDT_CMDSTS_IF),
        .I3(I3),
        .I4(p_3_out),
        .I5(I4),
        .I6(I5),
        .I7(I6),
        .I8(I7),
        .I87(I87),
        .I9(I8),
        .I96(I96),
        .O1(O1),
        .O10(O9),
        .O11(O10),
        .O12(O11),
        .O13(O12),
        .O14(O13),
        .O15(O14),
        .O16(O15),
        .O17(O16),
        .O18(O17),
        .O19(O18),
        .O2(p_36_out_0),
        .O20(n_55_I_UPDT_SG),
        .O21(O19),
        .O22(O20),
        .O23(O21),
        .O24(O22),
        .O25(O23),
        .O26(O24),
        .O27(O25),
        .O28(O26),
        .O29(O27),
        .O3(O2),
        .O30(O28),
        .O31(O29),
        .O32(O30),
        .O33(O31),
        .O34(O32),
        .O35(O33),
        .O36(O34),
        .O37(O35),
        .O38(O36),
        .O39(O37),
        .O4(O3),
        .O40(O38),
        .O41(O39),
        .O42(O40),
        .O43(O41),
        .O44(O42),
        .O45(O43),
        .O46(O44),
        .O5(O4),
        .O6(O5),
        .O7(O6),
        .O8(O7),
        .O9(O8),
        .Q(updt_cs),
        .S(S),
        .follower_full_mm2s(follower_full_mm2s),
        .follower_full_s2mm(follower_full_s2mm),
        .in00(in00),
        .in0011_out(in0011_out),
        .in004_out(in004_out),
        .in009_out(in009_out),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_irqthresh_wren(mm2s_irqthresh_wren),
        .out(out),
        .p_10_out(p_10_out),
        .p_18_out(p_18_out),
        .p_18_out_1(p_18_out_1),
        .p_26_out(p_26_out),
        .p_27_out(p_27_out),
        .p_3_out_5(p_3_out_5),
        .p_4_out(p_4_out),
        .p_4_out_4(p_4_out_4),
        .p_53_out(p_53_out),
        .p_5_out(p_5_out),
        .p_5_out_3(p_5_out_3),
        .p_8_out_2(p_8_out_2),
        .p_9_out(p_9_out),
        .s2mm_irqthresh_wren(s2mm_irqthresh_wren),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .updt_decerr(updt_decerr),
        .updt_done(updt_done),
        .updt_interr(updt_interr),
        .updt_slverr(updt_slverr));
endmodule

module axi_dma_0axi_sg_updt_q_mngr
   (out,
    O1,
    p_2_in,
    p_3_in,
    E,
    FIFO_Full,
    p_11_out,
    p_10_out,
    p_9_out,
    p_8_out_2,
    p_6_out,
    p_5_out_3,
    p_4_out_4,
    p_3_out_5,
    O3,
    O4,
    O5,
    O6,
    m_axi_sg_wdata,
    S,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    follower_full_s2mm,
    sts_queue_full,
    follower_full_mm2s,
    ptr2_queue_full,
    ptr_queue_full,
    O2,
    m_axi_sg_aclk,
    I70,
    in004_out,
    in0011_out,
    in00,
    in009_out,
    I1,
    p_36_out_0,
    I2,
    p_5_out,
    m_axi_sg_aresetn,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    Din,
    s_axis_mm2s_updtsts_tvalid,
    s_axis_s2mm_updtptr_tvalid,
    mm2s_pending_ptr_updt,
    I11,
    I115,
    I116,
    I117,
    I118,
    I119);
  output [0:0]out;
  output [0:0]O1;
  output p_2_in;
  output p_3_in;
  output [0:0]E;
  output FIFO_Full;
  output p_11_out;
  output p_10_out;
  output p_9_out;
  output p_8_out_2;
  output p_6_out;
  output p_5_out_3;
  output p_4_out_4;
  output p_3_out_5;
  output O3;
  output O4;
  output O5;
  output O6;
  output [31:0]m_axi_sg_wdata;
  output [1:0]S;
  output [3:0]O7;
  output [3:0]O8;
  output [3:0]O9;
  output [3:0]O10;
  output [3:0]O11;
  output [3:0]O12;
  output follower_full_s2mm;
  output sts_queue_full;
  output follower_full_mm2s;
  output ptr2_queue_full;
  output ptr_queue_full;
  input [0:0]O2;
  input m_axi_sg_aclk;
  input I70;
  input in004_out;
  input in0011_out;
  input in00;
  input in009_out;
  input I1;
  input p_36_out_0;
  input I2;
  input p_5_out;
  input m_axi_sg_aresetn;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input [0:33]Din;
  input s_axis_mm2s_updtsts_tvalid;
  input s_axis_s2mm_updtptr_tvalid;
  input mm2s_pending_ptr_updt;
  input [0:0]I11;
  input [0:0]I115;
  input [28:0]I116;
  input [25:0]I117;
  input [0:0]I118;
  input [25:0]I119;

  wire [0:33]Din;
  wire [0:0]E;
  wire FIFO_Full;
  wire I1;
  wire I10;
  wire [0:0]I11;
  wire [0:0]I115;
  wire [28:0]I116;
  wire [25:0]I117;
  wire [0:0]I118;
  wire [25:0]I119;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I70;
  wire I8;
  wire I9;
  wire [0:0]O1;
  wire [3:0]O10;
  wire [3:0]O11;
  wire [3:0]O12;
  wire [0:0]O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [3:0]O7;
  wire [3:0]O8;
  wire [3:0]O9;
  wire [1:0]S;
  wire follower_full_mm2s;
  wire follower_full_s2mm;
  wire in00;
  wire in0011_out;
  wire in004_out;
  wire in009_out;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [31:0]m_axi_sg_wdata;
  wire mm2s_pending_ptr_updt;
  wire [0:0]out;
  wire p_10_out;
  wire p_11_out;
  wire p_2_in;
  wire p_36_out_0;
  wire p_3_in;
  wire p_3_out_5;
  wire p_4_out_4;
  wire p_5_out;
  wire p_5_out_3;
  wire p_6_out;
  wire p_8_out_2;
  wire p_9_out;
  wire ptr2_queue_full;
  wire ptr_queue_full;
  wire s_axis_mm2s_updtsts_tvalid;
  wire s_axis_s2mm_updtptr_tvalid;
  wire sts_queue_full;

axi_dma_0axi_sg_updt_queue \GEN_QUEUE.I_UPDT_DESC_QUEUE 
       (.Din(Din),
        .E(E),
        .FIFO_Full(FIFO_Full),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I115(I115),
        .I116(I116),
        .I117(I117),
        .I118(I118),
        .I119(I119),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I70(I70),
        .I8(I8),
        .I9(I9),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .S(S),
        .follower_full_mm2s(follower_full_mm2s),
        .follower_full_s2mm(follower_full_s2mm),
        .in00(in00),
        .in0011_out(in0011_out),
        .in004_out(in004_out),
        .in009_out(in009_out),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .mm2s_pending_ptr_updt(mm2s_pending_ptr_updt),
        .out(out),
        .p_10_out(p_10_out),
        .p_11_out(p_11_out),
        .p_2_in(p_2_in),
        .p_36_out_0(p_36_out_0),
        .p_3_in(p_3_in),
        .p_3_out_5(p_3_out_5),
        .p_4_out_4(p_4_out_4),
        .p_5_out(p_5_out),
        .p_5_out_3(p_5_out_3),
        .p_6_out(p_6_out),
        .p_8_out_2(p_8_out_2),
        .p_9_out(p_9_out),
        .ptr2_queue_full(ptr2_queue_full),
        .ptr_queue_full(ptr_queue_full),
        .s_axis_mm2s_updtsts_tvalid(s_axis_mm2s_updtsts_tvalid),
        .s_axis_s2mm_updtptr_tvalid(s_axis_s2mm_updtptr_tvalid),
        .sts_queue_full(sts_queue_full));
endmodule

module axi_dma_0axi_sg_updt_queue
   (out,
    O1,
    p_2_in,
    p_3_in,
    E,
    FIFO_Full,
    p_11_out,
    p_10_out,
    p_9_out,
    p_8_out_2,
    p_6_out,
    p_5_out_3,
    p_4_out_4,
    p_3_out_5,
    O3,
    O4,
    O5,
    O6,
    m_axi_sg_wdata,
    S,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    follower_full_s2mm,
    sts_queue_full,
    follower_full_mm2s,
    ptr2_queue_full,
    ptr_queue_full,
    O2,
    m_axi_sg_aclk,
    I70,
    in004_out,
    in0011_out,
    in00,
    in009_out,
    I1,
    p_36_out_0,
    I2,
    p_5_out,
    m_axi_sg_aresetn,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    Din,
    s_axis_mm2s_updtsts_tvalid,
    s_axis_s2mm_updtptr_tvalid,
    mm2s_pending_ptr_updt,
    I11,
    I115,
    I116,
    I117,
    I118,
    I119);
  output [0:0]out;
  output [0:0]O1;
  output p_2_in;
  output p_3_in;
  output [0:0]E;
  output FIFO_Full;
  output p_11_out;
  output p_10_out;
  output p_9_out;
  output p_8_out_2;
  output p_6_out;
  output p_5_out_3;
  output p_4_out_4;
  output p_3_out_5;
  output O3;
  output O4;
  output O5;
  output O6;
  output [31:0]m_axi_sg_wdata;
  output [1:0]S;
  output [3:0]O7;
  output [3:0]O8;
  output [3:0]O9;
  output [3:0]O10;
  output [3:0]O11;
  output [3:0]O12;
  output follower_full_s2mm;
  output sts_queue_full;
  output follower_full_mm2s;
  output ptr2_queue_full;
  output ptr_queue_full;
  input [0:0]O2;
  input m_axi_sg_aclk;
  input I70;
  input in004_out;
  input in0011_out;
  input in00;
  input in009_out;
  input I1;
  input p_36_out_0;
  input I2;
  input p_5_out;
  input m_axi_sg_aresetn;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input [0:33]Din;
  input s_axis_mm2s_updtsts_tvalid;
  input s_axis_s2mm_updtptr_tvalid;
  input mm2s_pending_ptr_updt;
  input [0:0]I11;
  input [0:0]I115;
  input [28:0]I116;
  input [25:0]I117;
  input [0:0]I118;
  input [25:0]I119;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:33]Din;
  wire [0:0]E;
  wire FIFO_Full;
  wire I1;
  wire I10;
  wire [0:0]I11;
  wire [0:0]I115;
  wire [28:0]I116;
  wire [25:0]I117;
  wire [0:0]I118;
  wire [25:0]I119;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I70;
  wire I8;
  wire I9;
  wire \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ;
  wire [0:0]O1;
  wire [3:0]O10;
  wire [3:0]O11;
  wire [3:0]O12;
  wire [0:0]O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [3:0]O7;
  wire [3:0]O8;
  wire [3:0]O9;
  wire [1:0]S;
  wire follower_empty_mm2s;
  wire follower_empty_s2mm;
  wire follower_full_mm2s;
  wire follower_full_s2mm;
(* MARK_DEBUG *)   wire [33:0]follower_reg_mm2s;
(* MARK_DEBUG *)   wire [33:0]follower_reg_s2mm;
(* MARK_DEBUG *)   wire in00;
(* MARK_DEBUG *)   wire in0011_out;
(* MARK_DEBUG *)   wire in004_out;
(* MARK_DEBUG *)   wire in009_out;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [31:0]m_axi_sg_wdata;
  wire mm2s_pending_ptr_updt;
  wire \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1 ;
  wire \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1 ;
  wire \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1 ;
  wire \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1 ;
  wire \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1 ;
  wire \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1 ;
  wire \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_i_1 ;
  wire \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_1 ;
  wire \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_i_1 ;
  wire \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_1 ;
  wire \n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_2 ;
  wire n_0_dma2_decerr_i_1;
  wire n_0_dma2_interr_i_1;
  wire n_0_dma2_slverr_i_1;
  wire n_0_dma_decerr_i_1;
  wire n_0_dma_interr_i_1;
  wire n_0_dma_slverr_i_1;
  wire \n_0_pntr_cs[0]_i_2 ;
  wire \n_0_pntr_cs[1]_i_2 ;
  wire n_0_updt2_ioc_i_1;
  wire n_0_updt_ioc_i_1;
  wire [0:0]out;
  wire p_10_out;
  wire p_11_out;
  wire [31:6]p_13_out_6;
  wire p_1_out;
  wire p_2_in;
  wire [0:33]p_2_out;
  wire p_36_out_0;
  wire p_3_in;
  wire p_3_out_5;
  wire p_4_out_4;
  wire p_5_out;
  wire p_5_out_3;
  wire p_6_out;
  wire p_8_out_2;
  wire p_9_out;
  wire [1:0]pntr_cs;
  wire [1:0]pntr_ns;
  wire [31:6]ptr2_queue_dout;
  wire ptr2_queue_empty;
  wire ptr2_queue_full;
  wire [31:6]ptr_queue_dout;
  wire [31:6]ptr_queue_dout_int;
  wire ptr_queue_empty;
  wire ptr_queue_full;
  wire s_axis_mm2s_updtsts_tvalid;
  wire s_axis_s2mm_updtptr_tvalid;
  wire [33:0]sts_queue_dout;
  wire sts_queue_empty;
  wire sts_queue_full;
  wire sts_rden;
  wire updt_active_d1;
  wire updt_active_d2;
  wire updt_curdesc0;
  wire writing_status;
  wire writing_status_d1;
  wire writing_status_re_ch1;
  wire writing_status_re_ch2;

(* SOFT_HLUTNM = "soft_lutpair226" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \GEN_CH1_UPDATE.ch1_updt_idle_i_3 
       (.I0(follower_empty_mm2s),
        .I1(ptr_queue_empty),
        .I2(p_5_out),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair226" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \GEN_CH2_UPDATE.ch2_updt_idle_i_3 
       (.I0(follower_empty_s2mm),
        .I1(ptr2_queue_empty),
        .I2(p_5_out),
        .O(O6));
LUT6 #(
    .INIT(64'h0404040400000C00)) 
     \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_i_1 
       (.I0(ptr_queue_empty),
        .I1(pntr_cs[0]),
        .I2(pntr_cs[1]),
        .I3(I1),
        .I4(ptr2_queue_empty),
        .I5(p_36_out_0),
        .O(updt_curdesc0));
FDRE \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(updt_curdesc0),
        .Q(E),
        .R(O2));
LUT3 #(
    .INIT(8'hB8)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_4 
       (.I0(in0011_out),
        .I1(p_36_out_0),
        .I2(in004_out),
        .O(O3));
LUT6 #(
    .INIT(64'h8F8F8F8FFF8F8F8F)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1 
       (.I0(follower_empty_mm2s),
        .I1(sts_queue_empty),
        .I2(m_axi_sg_aresetn),
        .I3(follower_full_mm2s),
        .I4(p_36_out_0),
        .I5(I2),
        .O(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1 ),
        .Q(follower_empty_mm2s),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hF040F0400040F040)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1 
       (.I0(sts_queue_empty),
        .I1(follower_empty_mm2s),
        .I2(m_axi_sg_aresetn),
        .I3(follower_full_mm2s),
        .I4(p_36_out_0),
        .I5(I2),
        .O(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1 ),
        .Q(follower_full_mm2s),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h2)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s[33]_i_1 
       (.I0(follower_empty_mm2s),
        .I1(sts_queue_empty),
        .O(sts_rden));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[0]),
        .Q(follower_reg_mm2s[0]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[10]),
        .Q(follower_reg_mm2s[10]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[11]),
        .Q(follower_reg_mm2s[11]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[12]),
        .Q(follower_reg_mm2s[12]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[13]),
        .Q(follower_reg_mm2s[13]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[14]),
        .Q(follower_reg_mm2s[14]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[15]),
        .Q(follower_reg_mm2s[15]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[16]),
        .Q(follower_reg_mm2s[16]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[17]),
        .Q(follower_reg_mm2s[17]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[18]),
        .Q(follower_reg_mm2s[18]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[19]),
        .Q(follower_reg_mm2s[19]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[1]),
        .Q(follower_reg_mm2s[1]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[20]),
        .Q(follower_reg_mm2s[20]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[21]),
        .Q(follower_reg_mm2s[21]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[22]),
        .Q(follower_reg_mm2s[22]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(\<const0> ),
        .Q(follower_reg_mm2s[23]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(\<const0> ),
        .Q(follower_reg_mm2s[24]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(\<const0> ),
        .Q(follower_reg_mm2s[25]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(\<const0> ),
        .Q(follower_reg_mm2s[26]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(\<const0> ),
        .Q(follower_reg_mm2s[27]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[28]),
        .Q(follower_reg_mm2s[28]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[29]),
        .Q(follower_reg_mm2s[29]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[2]),
        .Q(follower_reg_mm2s[2]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[30]),
        .Q(follower_reg_mm2s[30]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[31]),
        .Q(follower_reg_mm2s[31]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[32]),
        .Q(follower_reg_mm2s[32]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[33]),
        .Q(follower_reg_mm2s[33]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[3]),
        .Q(follower_reg_mm2s[3]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[4]),
        .Q(follower_reg_mm2s[4]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[5]),
        .Q(follower_reg_mm2s[5]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[6]),
        .Q(follower_reg_mm2s[6]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[7]),
        .Q(follower_reg_mm2s[7]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[8]),
        .Q(follower_reg_mm2s[8]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[9]),
        .Q(follower_reg_mm2s[9]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(I11),
        .D(I117[4]),
        .Q(ptr_queue_dout[10]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(I11),
        .D(I117[5]),
        .Q(ptr_queue_dout[11]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(I11),
        .D(I117[6]),
        .Q(ptr_queue_dout[12]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(I11),
        .D(I117[7]),
        .Q(ptr_queue_dout[13]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(I11),
        .D(I117[8]),
        .Q(ptr_queue_dout[14]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(I11),
        .D(I117[9]),
        .Q(ptr_queue_dout[15]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(I11),
        .D(I117[10]),
        .Q(ptr_queue_dout[16]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(I11),
        .D(I117[11]),
        .Q(ptr_queue_dout[17]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(I11),
        .D(I117[12]),
        .Q(ptr_queue_dout[18]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(I11),
        .D(I117[13]),
        .Q(ptr_queue_dout[19]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(I11),
        .D(I117[14]),
        .Q(ptr_queue_dout[20]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(I11),
        .D(I117[15]),
        .Q(ptr_queue_dout[21]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(I11),
        .D(I117[16]),
        .Q(ptr_queue_dout[22]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(I11),
        .D(I117[17]),
        .Q(ptr_queue_dout[23]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(I11),
        .D(I117[18]),
        .Q(ptr_queue_dout[24]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(I11),
        .D(I117[19]),
        .Q(ptr_queue_dout[25]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(I11),
        .D(I117[20]),
        .Q(ptr_queue_dout[26]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(I11),
        .D(I117[21]),
        .Q(ptr_queue_dout[27]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(I11),
        .D(I117[22]),
        .Q(ptr_queue_dout[28]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(I11),
        .D(I117[23]),
        .Q(ptr_queue_dout[29]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(I11),
        .D(I117[24]),
        .Q(ptr_queue_dout[30]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(I11),
        .D(I117[25]),
        .Q(ptr_queue_dout[31]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(I11),
        .D(I117[0]),
        .Q(ptr_queue_dout[6]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(I11),
        .D(I117[1]),
        .Q(ptr_queue_dout[7]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(I11),
        .D(I117[2]),
        .Q(ptr_queue_dout[8]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(I11),
        .D(I117[3]),
        .Q(ptr_queue_dout[9]),
        .R(O2));
LUT6 #(
    .INIT(64'h73737F7373737373)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1 
       (.I0(I11),
        .I1(m_axi_sg_aresetn),
        .I2(ptr_queue_empty),
        .I3(pntr_cs[0]),
        .I4(pntr_cs[1]),
        .I5(p_36_out_0),
        .O(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1 ),
        .Q(ptr_queue_empty),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h00E0E0E0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1 
       (.I0(ptr_queue_full),
        .I1(mm2s_pending_ptr_updt),
        .I2(m_axi_sg_aresetn),
        .I3(\n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_2 ),
        .I4(p_36_out_0),
        .O(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1 ),
        .Q(ptr_queue_full),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(I115),
        .D(I116[0]),
        .Q(sts_queue_dout[0]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(I115),
        .D(I116[10]),
        .Q(sts_queue_dout[10]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(I115),
        .D(I116[11]),
        .Q(sts_queue_dout[11]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(I115),
        .D(I116[12]),
        .Q(sts_queue_dout[12]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(I115),
        .D(I116[13]),
        .Q(sts_queue_dout[13]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(I115),
        .D(I116[14]),
        .Q(sts_queue_dout[14]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(I115),
        .D(I116[15]),
        .Q(sts_queue_dout[15]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(I115),
        .D(I116[16]),
        .Q(sts_queue_dout[16]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(I115),
        .D(I116[17]),
        .Q(sts_queue_dout[17]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(I115),
        .D(I116[18]),
        .Q(sts_queue_dout[18]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(I115),
        .D(I116[19]),
        .Q(sts_queue_dout[19]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(I115),
        .D(I116[1]),
        .Q(sts_queue_dout[1]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(I115),
        .D(I116[20]),
        .Q(sts_queue_dout[20]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(I115),
        .D(I116[21]),
        .Q(sts_queue_dout[21]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(I115),
        .D(I116[22]),
        .Q(sts_queue_dout[22]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(I115),
        .D(I116[23]),
        .Q(sts_queue_dout[28]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(I115),
        .D(I116[24]),
        .Q(sts_queue_dout[29]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(I115),
        .D(I116[2]),
        .Q(sts_queue_dout[2]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(I115),
        .D(I116[25]),
        .Q(sts_queue_dout[30]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(I115),
        .D(I116[26]),
        .Q(sts_queue_dout[31]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(I115),
        .D(I116[27]),
        .Q(sts_queue_dout[32]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(I115),
        .D(I116[28]),
        .Q(sts_queue_dout[33]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(I115),
        .D(I116[3]),
        .Q(sts_queue_dout[3]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(I115),
        .D(I116[4]),
        .Q(sts_queue_dout[4]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(I115),
        .D(I116[5]),
        .Q(sts_queue_dout[5]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(I115),
        .D(I116[6]),
        .Q(sts_queue_dout[6]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(I115),
        .D(I116[7]),
        .Q(sts_queue_dout[7]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(I115),
        .D(I116[8]),
        .Q(sts_queue_dout[8]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(I115),
        .D(I116[9]),
        .Q(sts_queue_dout[9]),
        .R(O2));
(* SOFT_HLUTNM = "soft_lutpair209" *) 
   LUT5 #(
    .INIT(32'hDFDFFF0F)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1 
       (.I0(s_axis_mm2s_updtsts_tvalid),
        .I1(sts_queue_full),
        .I2(m_axi_sg_aresetn),
        .I3(follower_empty_mm2s),
        .I4(sts_queue_empty),
        .O(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1 ),
        .Q(sts_queue_empty),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair209" *) 
   LUT5 #(
    .INIT(32'hE0E000E0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1 
       (.I0(sts_queue_full),
        .I1(s_axis_mm2s_updtsts_tvalid),
        .I2(m_axi_sg_aresetn),
        .I3(follower_empty_mm2s),
        .I4(sts_queue_empty),
        .O(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1 ),
        .Q(sts_queue_full),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_36_out_0),
        .Q(updt_active_d1),
        .R(O2));
axi_dma_0srl_fifo_f \GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO 
       (.Din(Din),
        .Dout(p_2_out),
        .FIFO_Full(FIFO_Full),
        .I70(I70),
        .O2(O2),
        .S0(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .follower_empty_s2mm(follower_empty_s2mm),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .p_1_out(p_1_out));
LUT6 #(
    .INIT(64'h8F8F8F8FFF8F8F8F)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_i_1 
       (.I0(follower_empty_s2mm),
        .I1(p_1_out),
        .I2(m_axi_sg_aresetn),
        .I3(follower_full_s2mm),
        .I4(I1),
        .I5(I2),
        .O(\n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_i_1 ),
        .Q(follower_empty_s2mm),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hF040F0400040F040)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_1 
       (.I0(p_1_out),
        .I1(follower_empty_s2mm),
        .I2(m_axi_sg_aresetn),
        .I3(follower_full_s2mm),
        .I4(I1),
        .I5(I2),
        .O(\n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_1 ),
        .Q(follower_full_s2mm),
        .R(\<const0> ));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[33]),
        .Q(follower_reg_s2mm[0]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[23]),
        .Q(follower_reg_s2mm[10]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[22]),
        .Q(follower_reg_s2mm[11]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[21]),
        .Q(follower_reg_s2mm[12]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[20]),
        .Q(follower_reg_s2mm[13]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[19]),
        .Q(follower_reg_s2mm[14]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[18]),
        .Q(follower_reg_s2mm[15]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[17]),
        .Q(follower_reg_s2mm[16]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[16]),
        .Q(follower_reg_s2mm[17]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[15]),
        .Q(follower_reg_s2mm[18]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[14]),
        .Q(follower_reg_s2mm[19]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[32]),
        .Q(follower_reg_s2mm[1]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[13]),
        .Q(follower_reg_s2mm[20]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[12]),
        .Q(follower_reg_s2mm[21]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[11]),
        .Q(follower_reg_s2mm[22]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[10]),
        .Q(follower_reg_s2mm[23]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[9]),
        .Q(follower_reg_s2mm[24]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[8]),
        .Q(follower_reg_s2mm[25]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[7]),
        .Q(follower_reg_s2mm[26]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[6]),
        .Q(follower_reg_s2mm[27]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[5]),
        .Q(follower_reg_s2mm[28]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[4]),
        .Q(follower_reg_s2mm[29]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[31]),
        .Q(follower_reg_s2mm[2]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[3]),
        .Q(follower_reg_s2mm[30]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[2]),
        .Q(follower_reg_s2mm[31]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[1]),
        .Q(follower_reg_s2mm[32]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[0]),
        .Q(follower_reg_s2mm[33]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[30]),
        .Q(follower_reg_s2mm[3]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[29]),
        .Q(follower_reg_s2mm[4]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[28]),
        .Q(follower_reg_s2mm[5]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[27]),
        .Q(follower_reg_s2mm[6]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[26]),
        .Q(follower_reg_s2mm[7]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[25]),
        .Q(follower_reg_s2mm[8]),
        .R(O2));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .D(p_2_out[24]),
        .Q(follower_reg_s2mm[9]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(I118),
        .D(I119[4]),
        .Q(ptr2_queue_dout[10]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(I118),
        .D(I119[5]),
        .Q(ptr2_queue_dout[11]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(I118),
        .D(I119[6]),
        .Q(ptr2_queue_dout[12]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(I118),
        .D(I119[7]),
        .Q(ptr2_queue_dout[13]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(I118),
        .D(I119[8]),
        .Q(ptr2_queue_dout[14]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(I118),
        .D(I119[9]),
        .Q(ptr2_queue_dout[15]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(I118),
        .D(I119[10]),
        .Q(ptr2_queue_dout[16]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(I118),
        .D(I119[11]),
        .Q(ptr2_queue_dout[17]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(I118),
        .D(I119[12]),
        .Q(ptr2_queue_dout[18]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(I118),
        .D(I119[13]),
        .Q(ptr2_queue_dout[19]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(I118),
        .D(I119[14]),
        .Q(ptr2_queue_dout[20]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(I118),
        .D(I119[15]),
        .Q(ptr2_queue_dout[21]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(I118),
        .D(I119[16]),
        .Q(ptr2_queue_dout[22]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(I118),
        .D(I119[17]),
        .Q(ptr2_queue_dout[23]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(I118),
        .D(I119[18]),
        .Q(ptr2_queue_dout[24]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(I118),
        .D(I119[19]),
        .Q(ptr2_queue_dout[25]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(I118),
        .D(I119[20]),
        .Q(ptr2_queue_dout[26]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(I118),
        .D(I119[21]),
        .Q(ptr2_queue_dout[27]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(I118),
        .D(I119[22]),
        .Q(ptr2_queue_dout[28]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(I118),
        .D(I119[23]),
        .Q(ptr2_queue_dout[29]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(I118),
        .D(I119[24]),
        .Q(ptr2_queue_dout[30]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(I118),
        .D(I119[25]),
        .Q(ptr2_queue_dout[31]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(I118),
        .D(I119[0]),
        .Q(ptr2_queue_dout[6]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(I118),
        .D(I119[1]),
        .Q(ptr2_queue_dout[7]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(I118),
        .D(I119[2]),
        .Q(ptr2_queue_dout[8]),
        .R(O2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(I118),
        .D(I119[3]),
        .Q(ptr2_queue_dout[9]),
        .R(O2));
LUT6 #(
    .INIT(64'hDFDFFF0FDFDF0F0F)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_i_1 
       (.I0(s_axis_s2mm_updtptr_tvalid),
        .I1(ptr2_queue_full),
        .I2(m_axi_sg_aresetn),
        .I3(\n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_2 ),
        .I4(ptr2_queue_empty),
        .I5(I1),
        .O(\n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_i_1 ),
        .Q(ptr2_queue_empty),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hE0E000E0E0E0E0E0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_1 
       (.I0(ptr2_queue_full),
        .I1(s_axis_s2mm_updtptr_tvalid),
        .I2(m_axi_sg_aresetn),
        .I3(\n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_2 ),
        .I4(ptr2_queue_empty),
        .I5(I1),
        .O(\n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair210" *) 
   LUT4 #(
    .INIT(16'h0444)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_2 
       (.I0(pntr_cs[1]),
        .I1(pntr_cs[0]),
        .I2(ptr_queue_empty),
        .I3(p_36_out_0),
        .O(\n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_1 ),
        .Q(ptr2_queue_full),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(I1),
        .Q(updt_active_d2),
        .R(O2));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT5 #(
    .INIT(32'h0000E200)) 
     dma2_decerr_i_1
       (.I0(p_3_out_5),
        .I1(writing_status_re_ch2),
        .I2(follower_reg_s2mm[30]),
        .I3(m_axi_sg_aresetn),
        .I4(I10),
        .O(n_0_dma2_decerr_i_1));
FDRE dma2_decerr_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_dma2_decerr_i_1),
        .Q(p_3_out_5),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h0000E200)) 
     dma2_interr_i_1
       (.I0(p_5_out_3),
        .I1(writing_status_re_ch2),
        .I2(follower_reg_s2mm[28]),
        .I3(m_axi_sg_aresetn),
        .I4(I8),
        .O(n_0_dma2_interr_i_1));
FDRE dma2_interr_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_dma2_interr_i_1),
        .Q(p_5_out_3),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h0000E200)) 
     dma2_slverr_i_1
       (.I0(p_4_out_4),
        .I1(writing_status_re_ch2),
        .I2(follower_reg_s2mm[29]),
        .I3(m_axi_sg_aresetn),
        .I4(I9),
        .O(n_0_dma2_slverr_i_1));
FDRE dma2_slverr_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_dma2_slverr_i_1),
        .Q(p_4_out_4),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h0000E200)) 
     dma_decerr_i_1
       (.I0(p_8_out_2),
        .I1(writing_status_re_ch1),
        .I2(follower_reg_mm2s[30]),
        .I3(m_axi_sg_aresetn),
        .I4(I6),
        .O(n_0_dma_decerr_i_1));
FDRE dma_decerr_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_dma_decerr_i_1),
        .Q(p_8_out_2),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h0000E200)) 
     dma_interr_i_1
       (.I0(p_10_out),
        .I1(writing_status_re_ch1),
        .I2(follower_reg_mm2s[28]),
        .I3(m_axi_sg_aresetn),
        .I4(I4),
        .O(n_0_dma_interr_i_1));
FDRE dma_interr_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_dma_interr_i_1),
        .Q(p_10_out),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h0000E200)) 
     dma_slverr_i_1
       (.I0(p_9_out),
        .I1(writing_status_re_ch1),
        .I2(follower_reg_mm2s[29]),
        .I3(m_axi_sg_aresetn),
        .I4(I5),
        .O(n_0_dma_slverr_i_1));
FDRE dma_slverr_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_dma_slverr_i_1),
        .Q(p_9_out),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(follower_reg_s2mm[33]),
        .O(out));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(follower_reg_mm2s[33]),
        .O(O1));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(in00),
        .O(p_2_in));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(in009_out),
        .O(p_3_in));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[0]_INST_0 
       (.I0(follower_reg_mm2s[0]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[0]),
        .O(m_axi_sg_wdata[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[10]_INST_0 
       (.I0(follower_reg_mm2s[10]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[10]),
        .O(m_axi_sg_wdata[10]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[11]_INST_0 
       (.I0(follower_reg_mm2s[11]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[11]),
        .O(m_axi_sg_wdata[11]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[12]_INST_0 
       (.I0(follower_reg_mm2s[12]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[12]),
        .O(m_axi_sg_wdata[12]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[13]_INST_0 
       (.I0(follower_reg_mm2s[13]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[13]),
        .O(m_axi_sg_wdata[13]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[14]_INST_0 
       (.I0(follower_reg_mm2s[14]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[14]),
        .O(m_axi_sg_wdata[14]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[15]_INST_0 
       (.I0(follower_reg_mm2s[15]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[15]),
        .O(m_axi_sg_wdata[15]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[16]_INST_0 
       (.I0(follower_reg_mm2s[16]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[16]),
        .O(m_axi_sg_wdata[16]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[17]_INST_0 
       (.I0(follower_reg_mm2s[17]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[17]),
        .O(m_axi_sg_wdata[17]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[18]_INST_0 
       (.I0(follower_reg_mm2s[18]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[18]),
        .O(m_axi_sg_wdata[18]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[19]_INST_0 
       (.I0(follower_reg_mm2s[19]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[19]),
        .O(m_axi_sg_wdata[19]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[1]_INST_0 
       (.I0(follower_reg_mm2s[1]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[1]),
        .O(m_axi_sg_wdata[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[20]_INST_0 
       (.I0(follower_reg_mm2s[20]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[20]),
        .O(m_axi_sg_wdata[20]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[21]_INST_0 
       (.I0(follower_reg_mm2s[21]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[21]),
        .O(m_axi_sg_wdata[21]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[22]_INST_0 
       (.I0(follower_reg_mm2s[22]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[22]),
        .O(m_axi_sg_wdata[22]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[23]_INST_0 
       (.I0(follower_reg_mm2s[23]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[23]),
        .O(m_axi_sg_wdata[23]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[24]_INST_0 
       (.I0(follower_reg_mm2s[24]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[24]),
        .O(m_axi_sg_wdata[24]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[25]_INST_0 
       (.I0(follower_reg_mm2s[25]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[25]),
        .O(m_axi_sg_wdata[25]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[26]_INST_0 
       (.I0(follower_reg_mm2s[26]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[26]),
        .O(m_axi_sg_wdata[26]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[27]_INST_0 
       (.I0(follower_reg_mm2s[27]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[27]),
        .O(m_axi_sg_wdata[27]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[28]_INST_0 
       (.I0(follower_reg_mm2s[28]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[28]),
        .O(m_axi_sg_wdata[28]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[29]_INST_0 
       (.I0(follower_reg_mm2s[29]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[29]),
        .O(m_axi_sg_wdata[29]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[2]_INST_0 
       (.I0(follower_reg_mm2s[2]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[2]),
        .O(m_axi_sg_wdata[2]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[30]_INST_0 
       (.I0(follower_reg_mm2s[30]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[30]),
        .O(m_axi_sg_wdata[30]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[31]_INST_0 
       (.I0(follower_reg_mm2s[31]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[31]),
        .O(m_axi_sg_wdata[31]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[3]_INST_0 
       (.I0(follower_reg_mm2s[3]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[3]),
        .O(m_axi_sg_wdata[3]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[4]_INST_0 
       (.I0(follower_reg_mm2s[4]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[4]),
        .O(m_axi_sg_wdata[4]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[5]_INST_0 
       (.I0(follower_reg_mm2s[5]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[5]),
        .O(m_axi_sg_wdata[5]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[6]_INST_0 
       (.I0(follower_reg_mm2s[6]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[6]),
        .O(m_axi_sg_wdata[6]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[7]_INST_0 
       (.I0(follower_reg_mm2s[7]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[7]),
        .O(m_axi_sg_wdata[7]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[8]_INST_0 
       (.I0(follower_reg_mm2s[8]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[8]),
        .O(m_axi_sg_wdata[8]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[9]_INST_0 
       (.I0(follower_reg_mm2s[9]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[9]),
        .O(m_axi_sg_wdata[9]));
(* SOFT_HLUTNM = "soft_lutpair212" *) 
   LUT3 #(
    .INIT(8'hF4)) 
     \pntr_cs[0]_i_1 
       (.I0(\n_0_pntr_cs[1]_i_2 ),
        .I1(pntr_cs[0]),
        .I2(\n_0_pntr_cs[0]_i_2 ),
        .O(pntr_ns[0]));
LUT6 #(
    .INIT(64'h2322232233332322)) 
     \pntr_cs[0]_i_2 
       (.I0(pntr_cs[0]),
        .I1(pntr_cs[1]),
        .I2(updt_active_d1),
        .I3(p_36_out_0),
        .I4(I1),
        .I5(updt_active_d2),
        .O(\n_0_pntr_cs[0]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair212" *) 
   LUT4 #(
    .INIT(16'hBAAA)) 
     \pntr_cs[1]_i_1 
       (.I0(updt_curdesc0),
        .I1(\n_0_pntr_cs[1]_i_2 ),
        .I2(pntr_cs[1]),
        .I3(pntr_cs[0]),
        .O(pntr_ns[1]));
LUT5 #(
    .INIT(32'h54545400)) 
     \pntr_cs[1]_i_2 
       (.I0(I2),
        .I1(in004_out),
        .I2(in0011_out),
        .I3(in00),
        .I4(in009_out),
        .O(\n_0_pntr_cs[1]_i_2 ));
FDRE \pntr_cs_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(pntr_ns[0]),
        .Q(pntr_cs[0]),
        .R(O2));
FDRE \pntr_cs_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(pntr_ns[1]),
        .Q(pntr_cs[1]),
        .R(O2));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[11]_i_2 
       (.I0(p_13_out_6[11]),
        .O(O7[3]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[11]_i_3 
       (.I0(p_13_out_6[10]),
        .O(O7[2]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[11]_i_4 
       (.I0(p_13_out_6[9]),
        .O(O7[1]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[11]_i_5 
       (.I0(p_13_out_6[8]),
        .O(O7[0]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[15]_i_2 
       (.I0(p_13_out_6[15]),
        .O(O8[3]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[15]_i_3 
       (.I0(p_13_out_6[14]),
        .O(O8[2]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[15]_i_4 
       (.I0(p_13_out_6[13]),
        .O(O8[1]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[15]_i_5 
       (.I0(p_13_out_6[12]),
        .O(O8[0]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[19]_i_2 
       (.I0(p_13_out_6[19]),
        .O(O9[3]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[19]_i_3 
       (.I0(p_13_out_6[18]),
        .O(O9[2]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[19]_i_4 
       (.I0(p_13_out_6[17]),
        .O(O9[1]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[19]_i_5 
       (.I0(p_13_out_6[16]),
        .O(O9[0]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[23]_i_2 
       (.I0(p_13_out_6[23]),
        .O(O10[3]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[23]_i_3 
       (.I0(p_13_out_6[22]),
        .O(O10[2]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[23]_i_4 
       (.I0(p_13_out_6[21]),
        .O(O10[1]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[23]_i_5 
       (.I0(p_13_out_6[20]),
        .O(O10[0]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[27]_i_2 
       (.I0(p_13_out_6[27]),
        .O(O11[3]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[27]_i_3 
       (.I0(p_13_out_6[26]),
        .O(O11[2]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[27]_i_4 
       (.I0(p_13_out_6[25]),
        .O(O11[1]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[27]_i_5 
       (.I0(p_13_out_6[24]),
        .O(O11[0]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[31]_i_2 
       (.I0(p_13_out_6[31]),
        .O(O12[3]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[31]_i_3 
       (.I0(p_13_out_6[30]),
        .O(O12[2]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[31]_i_4 
       (.I0(p_13_out_6[29]),
        .O(O12[1]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[31]_i_5 
       (.I0(p_13_out_6[28]),
        .O(O12[0]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[7]_i_2 
       (.I0(p_13_out_6[7]),
        .O(S[1]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[7]_i_3 
       (.I0(p_13_out_6[6]),
        .O(S[0]));
LUT5 #(
    .INIT(32'h0000E200)) 
     updt2_ioc_i_1
       (.I0(p_6_out),
        .I1(writing_status_re_ch2),
        .I2(follower_reg_s2mm[32]),
        .I3(m_axi_sg_aresetn),
        .I4(I7),
        .O(n_0_updt2_ioc_i_1));
(* SOFT_HLUTNM = "soft_lutpair211" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     updt2_ioc_i_2
       (.I0(I1),
        .I1(pntr_cs[1]),
        .I2(pntr_cs[0]),
        .I3(writing_status_d1),
        .O(writing_status_re_ch2));
FDRE updt2_ioc_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_updt2_ioc_i_1),
        .Q(p_6_out),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hBBBBBBB8BBBBBBBB)) 
     \updt_cs[0]_i_3 
       (.I0(O5),
        .I1(I1),
        .I2(p_5_out),
        .I3(ptr2_queue_empty),
        .I4(follower_empty_s2mm),
        .I5(p_36_out_0),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair223" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[10]_i_1 
       (.I0(ptr2_queue_dout[10]),
        .I1(I1),
        .I2(ptr_queue_dout[10]),
        .O(ptr_queue_dout_int[10]));
(* SOFT_HLUTNM = "soft_lutpair223" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[11]_i_1 
       (.I0(ptr2_queue_dout[11]),
        .I1(I1),
        .I2(ptr_queue_dout[11]),
        .O(ptr_queue_dout_int[11]));
(* SOFT_HLUTNM = "soft_lutpair222" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[12]_i_1 
       (.I0(ptr2_queue_dout[12]),
        .I1(I1),
        .I2(ptr_queue_dout[12]),
        .O(ptr_queue_dout_int[12]));
(* SOFT_HLUTNM = "soft_lutpair222" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[13]_i_1 
       (.I0(ptr2_queue_dout[13]),
        .I1(I1),
        .I2(ptr_queue_dout[13]),
        .O(ptr_queue_dout_int[13]));
(* SOFT_HLUTNM = "soft_lutpair221" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[14]_i_1 
       (.I0(ptr2_queue_dout[14]),
        .I1(I1),
        .I2(ptr_queue_dout[14]),
        .O(ptr_queue_dout_int[14]));
(* SOFT_HLUTNM = "soft_lutpair221" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[15]_i_1 
       (.I0(ptr2_queue_dout[15]),
        .I1(I1),
        .I2(ptr_queue_dout[15]),
        .O(ptr_queue_dout_int[15]));
(* SOFT_HLUTNM = "soft_lutpair220" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[16]_i_1 
       (.I0(ptr2_queue_dout[16]),
        .I1(I1),
        .I2(ptr_queue_dout[16]),
        .O(ptr_queue_dout_int[16]));
(* SOFT_HLUTNM = "soft_lutpair219" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[17]_i_1 
       (.I0(ptr2_queue_dout[17]),
        .I1(I1),
        .I2(ptr_queue_dout[17]),
        .O(ptr_queue_dout_int[17]));
(* SOFT_HLUTNM = "soft_lutpair220" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[18]_i_1 
       (.I0(ptr2_queue_dout[18]),
        .I1(I1),
        .I2(ptr_queue_dout[18]),
        .O(ptr_queue_dout_int[18]));
(* SOFT_HLUTNM = "soft_lutpair219" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[19]_i_1 
       (.I0(ptr2_queue_dout[19]),
        .I1(I1),
        .I2(ptr_queue_dout[19]),
        .O(ptr_queue_dout_int[19]));
(* SOFT_HLUTNM = "soft_lutpair218" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[20]_i_1 
       (.I0(ptr2_queue_dout[20]),
        .I1(I1),
        .I2(ptr_queue_dout[20]),
        .O(ptr_queue_dout_int[20]));
(* SOFT_HLUTNM = "soft_lutpair217" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[21]_i_1 
       (.I0(ptr2_queue_dout[21]),
        .I1(I1),
        .I2(ptr_queue_dout[21]),
        .O(ptr_queue_dout_int[21]));
(* SOFT_HLUTNM = "soft_lutpair216" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[22]_i_1 
       (.I0(ptr2_queue_dout[22]),
        .I1(I1),
        .I2(ptr_queue_dout[22]),
        .O(ptr_queue_dout_int[22]));
(* SOFT_HLUTNM = "soft_lutpair215" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[23]_i_1 
       (.I0(ptr2_queue_dout[23]),
        .I1(I1),
        .I2(ptr_queue_dout[23]),
        .O(ptr_queue_dout_int[23]));
(* SOFT_HLUTNM = "soft_lutpair214" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[24]_i_1 
       (.I0(ptr2_queue_dout[24]),
        .I1(I1),
        .I2(ptr_queue_dout[24]),
        .O(ptr_queue_dout_int[24]));
(* SOFT_HLUTNM = "soft_lutpair213" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[25]_i_1 
       (.I0(ptr2_queue_dout[25]),
        .I1(I1),
        .I2(ptr_queue_dout[25]),
        .O(ptr_queue_dout_int[25]));
(* SOFT_HLUTNM = "soft_lutpair218" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[26]_i_1 
       (.I0(ptr2_queue_dout[26]),
        .I1(I1),
        .I2(ptr_queue_dout[26]),
        .O(ptr_queue_dout_int[26]));
(* SOFT_HLUTNM = "soft_lutpair217" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[27]_i_1 
       (.I0(ptr2_queue_dout[27]),
        .I1(I1),
        .I2(ptr_queue_dout[27]),
        .O(ptr_queue_dout_int[27]));
(* SOFT_HLUTNM = "soft_lutpair216" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[28]_i_1 
       (.I0(ptr2_queue_dout[28]),
        .I1(I1),
        .I2(ptr_queue_dout[28]),
        .O(ptr_queue_dout_int[28]));
(* SOFT_HLUTNM = "soft_lutpair215" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[29]_i_1 
       (.I0(ptr2_queue_dout[29]),
        .I1(I1),
        .I2(ptr_queue_dout[29]),
        .O(ptr_queue_dout_int[29]));
(* SOFT_HLUTNM = "soft_lutpair214" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[30]_i_1 
       (.I0(ptr2_queue_dout[30]),
        .I1(I1),
        .I2(ptr_queue_dout[30]),
        .O(ptr_queue_dout_int[30]));
(* SOFT_HLUTNM = "soft_lutpair213" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[31]_i_1 
       (.I0(ptr2_queue_dout[31]),
        .I1(I1),
        .I2(ptr_queue_dout[31]),
        .O(ptr_queue_dout_int[31]));
(* SOFT_HLUTNM = "soft_lutpair225" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[6]_i_1 
       (.I0(ptr2_queue_dout[6]),
        .I1(I1),
        .I2(ptr_queue_dout[6]),
        .O(ptr_queue_dout_int[6]));
(* SOFT_HLUTNM = "soft_lutpair225" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[7]_i_1 
       (.I0(ptr2_queue_dout[7]),
        .I1(I1),
        .I2(ptr_queue_dout[7]),
        .O(ptr_queue_dout_int[7]));
(* SOFT_HLUTNM = "soft_lutpair224" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[8]_i_1 
       (.I0(ptr2_queue_dout[8]),
        .I1(I1),
        .I2(ptr_queue_dout[8]),
        .O(ptr_queue_dout_int[8]));
(* SOFT_HLUTNM = "soft_lutpair224" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \updt_curdesc[9]_i_1 
       (.I0(ptr2_queue_dout[9]),
        .I1(I1),
        .I2(ptr_queue_dout[9]),
        .O(ptr_queue_dout_int[9]));
FDRE \updt_curdesc_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[10]),
        .Q(p_13_out_6[10]),
        .R(O2));
FDRE \updt_curdesc_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[11]),
        .Q(p_13_out_6[11]),
        .R(O2));
FDRE \updt_curdesc_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[12]),
        .Q(p_13_out_6[12]),
        .R(O2));
FDRE \updt_curdesc_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[13]),
        .Q(p_13_out_6[13]),
        .R(O2));
FDRE \updt_curdesc_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[14]),
        .Q(p_13_out_6[14]),
        .R(O2));
FDRE \updt_curdesc_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[15]),
        .Q(p_13_out_6[15]),
        .R(O2));
FDRE \updt_curdesc_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[16]),
        .Q(p_13_out_6[16]),
        .R(O2));
FDRE \updt_curdesc_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[17]),
        .Q(p_13_out_6[17]),
        .R(O2));
FDRE \updt_curdesc_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[18]),
        .Q(p_13_out_6[18]),
        .R(O2));
FDRE \updt_curdesc_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[19]),
        .Q(p_13_out_6[19]),
        .R(O2));
FDRE \updt_curdesc_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[20]),
        .Q(p_13_out_6[20]),
        .R(O2));
FDRE \updt_curdesc_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[21]),
        .Q(p_13_out_6[21]),
        .R(O2));
FDRE \updt_curdesc_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[22]),
        .Q(p_13_out_6[22]),
        .R(O2));
FDRE \updt_curdesc_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[23]),
        .Q(p_13_out_6[23]),
        .R(O2));
FDRE \updt_curdesc_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[24]),
        .Q(p_13_out_6[24]),
        .R(O2));
FDRE \updt_curdesc_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[25]),
        .Q(p_13_out_6[25]),
        .R(O2));
FDRE \updt_curdesc_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[26]),
        .Q(p_13_out_6[26]),
        .R(O2));
FDRE \updt_curdesc_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[27]),
        .Q(p_13_out_6[27]),
        .R(O2));
FDRE \updt_curdesc_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[28]),
        .Q(p_13_out_6[28]),
        .R(O2));
FDRE \updt_curdesc_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[29]),
        .Q(p_13_out_6[29]),
        .R(O2));
FDRE \updt_curdesc_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[30]),
        .Q(p_13_out_6[30]),
        .R(O2));
FDRE \updt_curdesc_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[31]),
        .Q(p_13_out_6[31]),
        .R(O2));
FDRE \updt_curdesc_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[6]),
        .Q(p_13_out_6[6]),
        .R(O2));
FDRE \updt_curdesc_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[7]),
        .Q(p_13_out_6[7]),
        .R(O2));
FDRE \updt_curdesc_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[8]),
        .Q(p_13_out_6[8]),
        .R(O2));
FDRE \updt_curdesc_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[9]),
        .Q(p_13_out_6[9]),
        .R(O2));
LUT5 #(
    .INIT(32'h0000E200)) 
     updt_ioc_i_1
       (.I0(p_11_out),
        .I1(writing_status_re_ch1),
        .I2(follower_reg_mm2s[32]),
        .I3(m_axi_sg_aresetn),
        .I4(I3),
        .O(n_0_updt_ioc_i_1));
(* SOFT_HLUTNM = "soft_lutpair210" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     updt_ioc_i_2
       (.I0(p_36_out_0),
        .I1(pntr_cs[1]),
        .I2(pntr_cs[0]),
        .I3(writing_status_d1),
        .O(writing_status_re_ch1));
FDRE updt_ioc_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_updt_ioc_i_1),
        .Q(p_11_out),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair211" *) 
   LUT2 #(
    .INIT(4'h8)) 
     writing_status_d1_i_1
       (.I0(pntr_cs[1]),
        .I1(pntr_cs[0]),
        .O(writing_status));
FDRE #(
    .INIT(1'b0)) 
     writing_status_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(writing_status),
        .Q(writing_status_d1),
        .R(O2));
endmodule

module axi_dma_0axi_sg_updt_sm
   (O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    p_53_out,
    p_26_out,
    Q,
    O17,
    in004_out,
    in0011_out,
    in00,
    in009_out,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    O36,
    O37,
    O38,
    O39,
    O40,
    O41,
    O42,
    O43,
    O44,
    O45,
    O46,
    m_axi_sg_aclk,
    I1,
    p_27_out,
    p_18_out,
    I2,
    updt_done,
    I3,
    I4,
    I5,
    I6,
    E,
    out,
    I7,
    follower_full_s2mm,
    follower_full_mm2s,
    I8,
    I87,
    mm2s_irqthresh_wren,
    I9,
    I96,
    s2mm_irqthresh_wren,
    m_axi_sg_aresetn,
    p_5_out,
    s_axis_updt_cmd_tready,
    p_18_out_1,
    updt_interr,
    updt_slverr,
    updt_decerr,
    p_10_out,
    p_9_out,
    p_8_out_2,
    p_5_out_3,
    p_4_out_4,
    p_3_out_5,
    p_4_out,
    I10,
    I11,
    S,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output p_53_out;
  output p_26_out;
  output [0:0]Q;
  output [29:0]O17;
  output in004_out;
  output in0011_out;
  output in00;
  output in009_out;
  output [0:0]O18;
  output [0:0]O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output O24;
  output O25;
  output O26;
  output O27;
  output O28;
  output O29;
  output O30;
  output O31;
  output O32;
  output O33;
  output O34;
  output O35;
  output O36;
  output O37;
  output O38;
  output O39;
  output O40;
  output O41;
  output O42;
  output O43;
  output O44;
  output O45;
  output O46;
  input m_axi_sg_aclk;
  input [0:0]I1;
  input p_27_out;
  input p_18_out;
  input I2;
  input updt_done;
  input I3;
  input I4;
  input I5;
  input I6;
  input [0:0]E;
  input [0:0]out;
  input [0:0]I7;
  input follower_full_s2mm;
  input follower_full_mm2s;
  input I8;
  input I87;
  input mm2s_irqthresh_wren;
  input I9;
  input I96;
  input s2mm_irqthresh_wren;
  input m_axi_sg_aresetn;
  input p_5_out;
  input s_axis_updt_cmd_tready;
  input p_18_out_1;
  input updt_interr;
  input updt_slverr;
  input updt_decerr;
  input p_10_out;
  input p_9_out;
  input p_8_out_2;
  input p_5_out_3;
  input p_4_out_4;
  input p_3_out_5;
  input [25:0]p_4_out;
  input [25:0]I10;
  input I11;
  input [1:0]S;
  input [3:0]I12;
  input [3:0]I13;
  input [3:0]I14;
  input [3:0]I15;
  input [3:0]I16;
  input [3:0]I17;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]E;
  wire [0:0]I1;
  wire [25:0]I10;
  wire I11;
  wire [3:0]I12;
  wire [3:0]I13;
  wire [3:0]I14;
  wire [3:0]I15;
  wire [3:0]I16;
  wire [3:0]I17;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire [0:0]I7;
  wire I8;
  wire I87;
  wire I9;
  wire I96;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire [29:0]O17;
  wire [0:0]O18;
  wire [0:0]O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire O3;
  wire O30;
  wire O31;
  wire O32;
  wire O33;
  wire O34;
  wire O35;
  wire O36;
  wire O37;
  wire O38;
  wire O39;
  wire O4;
  wire O40;
  wire O41;
  wire O42;
  wire O43;
  wire O44;
  wire O45;
  wire O46;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire [1:0]S;
(* MARK_DEBUG *)   wire ch1_active_i;
  wire ch1_active_set;
(* MARK_DEBUG *)   wire ch2_active_i;
  wire follower_full_mm2s;
  wire follower_full_s2mm;
  wire in00;
  wire in0011_out;
  wire in004_out;
  wire in009_out;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire mm2s_irqthresh_wren;
  wire \n_0_GEN_CH1_UPDATE.ch1_active_i_i_1 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_dma_interr_set_i_1 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_1 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_2 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_updt_interr_set_i_1 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1 ;
  wire \n_0_GEN_CH2_UPDATE.ch2_active_i_i_1 ;
  wire \n_0_GEN_CH2_UPDATE.ch2_active_i_i_2 ;
  wire \n_0_GEN_CH2_UPDATE.ch2_active_i_i_3 ;
  wire \n_0_GEN_CH2_UPDATE.ch2_active_i_i_4 ;
  wire \n_0_GEN_CH2_UPDATE.ch2_dma_decerr_set_i_1 ;
  wire \n_0_GEN_CH2_UPDATE.ch2_dma_interr_set_i_1 ;
  wire \n_0_GEN_CH2_UPDATE.ch2_dma_slverr_set_i_1 ;
  wire \n_0_GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1 ;
  wire \n_0_GEN_CH2_UPDATE.ch2_updt_idle_i_1 ;
  wire \n_0_GEN_CH2_UPDATE.ch2_updt_idle_i_2 ;
  wire \n_0_GEN_CH2_UPDATE.ch2_updt_interr_set_i_1 ;
  wire \n_0_GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1 ;
  wire \n_0_ftch_error_addr[10]_i_2 ;
  wire \n_0_ftch_error_addr[11]_i_2 ;
  wire \n_0_ftch_error_addr[12]_i_2 ;
  wire \n_0_ftch_error_addr[13]_i_2 ;
  wire \n_0_ftch_error_addr[14]_i_2 ;
  wire \n_0_ftch_error_addr[15]_i_2 ;
  wire \n_0_ftch_error_addr[16]_i_2 ;
  wire \n_0_ftch_error_addr[17]_i_2 ;
  wire \n_0_ftch_error_addr[18]_i_2 ;
  wire \n_0_ftch_error_addr[19]_i_2 ;
  wire \n_0_ftch_error_addr[20]_i_2 ;
  wire \n_0_ftch_error_addr[21]_i_2 ;
  wire \n_0_ftch_error_addr[22]_i_2 ;
  wire \n_0_ftch_error_addr[23]_i_2 ;
  wire \n_0_ftch_error_addr[24]_i_2 ;
  wire \n_0_ftch_error_addr[25]_i_2 ;
  wire \n_0_ftch_error_addr[26]_i_2 ;
  wire \n_0_ftch_error_addr[27]_i_2 ;
  wire \n_0_ftch_error_addr[28]_i_2 ;
  wire \n_0_ftch_error_addr[29]_i_2 ;
  wire \n_0_ftch_error_addr[30]_i_2 ;
  wire \n_0_ftch_error_addr[31]_i_2__0 ;
  wire \n_0_ftch_error_addr[31]_i_4 ;
  wire \n_0_ftch_error_addr[31]_i_5 ;
  wire \n_0_ftch_error_addr[6]_i_2 ;
  wire \n_0_ftch_error_addr[7]_i_2 ;
  wire \n_0_ftch_error_addr[8]_i_2 ;
  wire \n_0_ftch_error_addr[9]_i_2 ;
  wire \n_0_update_address_reg[11]_i_1 ;
  wire \n_0_update_address_reg[15]_i_1 ;
  wire \n_0_update_address_reg[19]_i_1 ;
  wire \n_0_update_address_reg[23]_i_1 ;
  wire \n_0_update_address_reg[27]_i_1 ;
  wire \n_0_update_address_reg[7]_i_1 ;
  wire \n_0_updt_cs[0]_i_2 ;
  wire \n_0_updt_cs[1]_i_1 ;
  wire \n_0_updt_error_addr_reg[10] ;
  wire \n_0_updt_error_addr_reg[11] ;
  wire \n_0_updt_error_addr_reg[12] ;
  wire \n_0_updt_error_addr_reg[13] ;
  wire \n_0_updt_error_addr_reg[14] ;
  wire \n_0_updt_error_addr_reg[15] ;
  wire \n_0_updt_error_addr_reg[16] ;
  wire \n_0_updt_error_addr_reg[17] ;
  wire \n_0_updt_error_addr_reg[18] ;
  wire \n_0_updt_error_addr_reg[19] ;
  wire \n_0_updt_error_addr_reg[20] ;
  wire \n_0_updt_error_addr_reg[21] ;
  wire \n_0_updt_error_addr_reg[22] ;
  wire \n_0_updt_error_addr_reg[23] ;
  wire \n_0_updt_error_addr_reg[24] ;
  wire \n_0_updt_error_addr_reg[25] ;
  wire \n_0_updt_error_addr_reg[26] ;
  wire \n_0_updt_error_addr_reg[27] ;
  wire \n_0_updt_error_addr_reg[28] ;
  wire \n_0_updt_error_addr_reg[29] ;
  wire \n_0_updt_error_addr_reg[30] ;
  wire \n_0_updt_error_addr_reg[31] ;
  wire \n_0_updt_error_addr_reg[6] ;
  wire \n_0_updt_error_addr_reg[7] ;
  wire \n_0_updt_error_addr_reg[8] ;
  wire \n_0_updt_error_addr_reg[9] ;
  wire \n_1_update_address_reg[11]_i_1 ;
  wire \n_1_update_address_reg[15]_i_1 ;
  wire \n_1_update_address_reg[19]_i_1 ;
  wire \n_1_update_address_reg[23]_i_1 ;
  wire \n_1_update_address_reg[27]_i_1 ;
  wire \n_1_update_address_reg[31]_i_1 ;
  wire \n_1_update_address_reg[7]_i_1 ;
  wire \n_2_update_address_reg[11]_i_1 ;
  wire \n_2_update_address_reg[15]_i_1 ;
  wire \n_2_update_address_reg[19]_i_1 ;
  wire \n_2_update_address_reg[23]_i_1 ;
  wire \n_2_update_address_reg[27]_i_1 ;
  wire \n_2_update_address_reg[31]_i_1 ;
  wire \n_2_update_address_reg[7]_i_1 ;
  wire \n_3_update_address_reg[11]_i_1 ;
  wire \n_3_update_address_reg[15]_i_1 ;
  wire \n_3_update_address_reg[19]_i_1 ;
  wire \n_3_update_address_reg[23]_i_1 ;
  wire \n_3_update_address_reg[27]_i_1 ;
  wire \n_3_update_address_reg[31]_i_1 ;
  wire \n_3_update_address_reg[7]_i_1 ;
  wire [0:0]out;
  wire p_10_out;
  wire p_18_out;
  wire p_18_out_1;
  wire p_26_out;
  wire p_27_out;
  wire p_3_out_5;
  wire [25:0]p_4_out;
  wire p_4_out_4;
  wire p_53_out;
  wire p_5_out;
  wire p_5_out_3;
  wire p_8_out_2;
  wire p_9_out;
  wire [27:0]plusOp;
  wire s2mm_irqthresh_wren;
  wire s_axis_updt_cmd_tready;
  wire updt_cmnd_wr;
  wire [1:0]updt_cs;
  wire updt_decerr;
  wire updt_done;
  wire updt_interr;
  wire [2:0]updt_ns;
  wire updt_slverr;
  wire [3:3]\NLW_update_address_reg[31]_i_1_CO_UNCONNECTED ;

LUT4 #(
    .INIT(16'h08C8)) 
     \GEN_CH1_UPDATE.ch1_active_i_i_1 
       (.I0(ch1_active_set),
        .I1(m_axi_sg_aresetn),
        .I2(ch1_active_i),
        .I3(updt_done),
        .O(\n_0_GEN_CH1_UPDATE.ch1_active_i_i_1 ));
LUT6 #(
    .INIT(64'h0000000084040404)) 
     \GEN_CH1_UPDATE.ch1_active_i_i_2 
       (.I0(updt_cs[1]),
        .I1(I2),
        .I2(updt_cs[0]),
        .I3(updt_done),
        .I4(ch2_active_i),
        .I5(I3),
        .O(ch1_active_set));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_CH1_UPDATE.ch1_active_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_CH1_UPDATE.ch1_active_i_i_1 ),
        .Q(ch1_active_i),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hA888)) 
     \GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1 
       (.I0(m_axi_sg_aresetn),
        .I1(O8),
        .I2(p_8_out_2),
        .I3(updt_done),
        .O(\n_0_GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1 ));
FDRE \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1 ),
        .Q(O8),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hA888)) 
     \GEN_CH1_UPDATE.ch1_dma_interr_set_i_1 
       (.I0(m_axi_sg_aresetn),
        .I1(O6),
        .I2(p_10_out),
        .I3(updt_done),
        .O(\n_0_GEN_CH1_UPDATE.ch1_dma_interr_set_i_1 ));
FDRE \GEN_CH1_UPDATE.ch1_dma_interr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_CH1_UPDATE.ch1_dma_interr_set_i_1 ),
        .Q(O6),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hA888)) 
     \GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1 
       (.I0(m_axi_sg_aresetn),
        .I1(O7),
        .I2(p_9_out),
        .I3(updt_done),
        .O(\n_0_GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1 ));
FDRE \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1 ),
        .Q(O7),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hA888)) 
     \GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1 
       (.I0(m_axi_sg_aresetn),
        .I1(O5),
        .I2(updt_decerr),
        .I3(ch1_active_i),
        .O(\n_0_GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1 ));
FDRE \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1 ),
        .Q(O5),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hFFFFFCFFFFFFF8FF)) 
     \GEN_CH1_UPDATE.ch1_updt_idle_i_1 
       (.I0(\n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_2 ),
        .I1(I3),
        .I2(I4),
        .I3(m_axi_sg_aresetn),
        .I4(p_5_out),
        .I5(p_53_out),
        .O(\n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_1 ));
LUT5 #(
    .INIT(32'h050100FF)) 
     \GEN_CH1_UPDATE.ch1_updt_idle_i_2 
       (.I0(ch1_active_i),
        .I1(I4),
        .I2(Q),
        .I3(updt_cs[0]),
        .I4(updt_cs[1]),
        .O(\n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_2 ));
FDRE \GEN_CH1_UPDATE.ch1_updt_idle_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_1 ),
        .Q(p_53_out),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hA888)) 
     \GEN_CH1_UPDATE.ch1_updt_interr_set_i_1 
       (.I0(m_axi_sg_aresetn),
        .I1(O3),
        .I2(updt_interr),
        .I3(ch1_active_i),
        .O(\n_0_GEN_CH1_UPDATE.ch1_updt_interr_set_i_1 ));
FDRE \GEN_CH1_UPDATE.ch1_updt_interr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_CH1_UPDATE.ch1_updt_interr_set_i_1 ),
        .Q(O3),
        .R(\<const0> ));
FDRE \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_27_out),
        .Q(O9),
        .R(I1));
LUT4 #(
    .INIT(16'hA888)) 
     \GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1 
       (.I0(m_axi_sg_aresetn),
        .I1(O4),
        .I2(updt_slverr),
        .I3(ch1_active_i),
        .O(\n_0_GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1 ));
FDRE \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1 ),
        .Q(O4),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h0010F010)) 
     \GEN_CH2_UPDATE.ch2_active_i_i_1 
       (.I0(Q),
        .I1(\n_0_GEN_CH2_UPDATE.ch2_active_i_i_2 ),
        .I2(m_axi_sg_aresetn),
        .I3(ch2_active_i),
        .I4(updt_done),
        .O(\n_0_GEN_CH2_UPDATE.ch2_active_i_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFBBBBB0BB)) 
     \GEN_CH2_UPDATE.ch2_active_i_i_2 
       (.I0(\n_0_GEN_CH2_UPDATE.ch2_active_i_i_3 ),
        .I1(ch1_active_i),
        .I2(\n_0_GEN_CH2_UPDATE.ch2_active_i_i_4 ),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O(\n_0_GEN_CH2_UPDATE.ch2_active_i_i_2 ));
LUT5 #(
    .INIT(32'hFFFFF7FF)) 
     \GEN_CH2_UPDATE.ch2_active_i_i_3 
       (.I0(updt_cs[0]),
        .I1(updt_done),
        .I2(ch2_active_i),
        .I3(updt_cs[1]),
        .I4(I4),
        .O(\n_0_GEN_CH2_UPDATE.ch2_active_i_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair264" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \GEN_CH2_UPDATE.ch2_active_i_i_4 
       (.I0(updt_cs[1]),
        .I1(updt_cs[0]),
        .O(\n_0_GEN_CH2_UPDATE.ch2_active_i_i_4 ));
(* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_CH2_UPDATE.ch2_active_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_CH2_UPDATE.ch2_active_i_i_1 ),
        .Q(ch2_active_i),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hA888)) 
     \GEN_CH2_UPDATE.ch2_dma_decerr_set_i_1 
       (.I0(m_axi_sg_aresetn),
        .I1(O15),
        .I2(p_3_out_5),
        .I3(updt_done),
        .O(\n_0_GEN_CH2_UPDATE.ch2_dma_decerr_set_i_1 ));
FDRE \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_CH2_UPDATE.ch2_dma_decerr_set_i_1 ),
        .Q(O15),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hA888)) 
     \GEN_CH2_UPDATE.ch2_dma_interr_set_i_1 
       (.I0(m_axi_sg_aresetn),
        .I1(O13),
        .I2(p_5_out_3),
        .I3(updt_done),
        .O(\n_0_GEN_CH2_UPDATE.ch2_dma_interr_set_i_1 ));
FDRE \GEN_CH2_UPDATE.ch2_dma_interr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_CH2_UPDATE.ch2_dma_interr_set_i_1 ),
        .Q(O13),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hA888)) 
     \GEN_CH2_UPDATE.ch2_dma_slverr_set_i_1 
       (.I0(m_axi_sg_aresetn),
        .I1(O14),
        .I2(p_4_out_4),
        .I3(updt_done),
        .O(\n_0_GEN_CH2_UPDATE.ch2_dma_slverr_set_i_1 ));
FDRE \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_CH2_UPDATE.ch2_dma_slverr_set_i_1 ),
        .Q(O14),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hA888)) 
     \GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1 
       (.I0(m_axi_sg_aresetn),
        .I1(O12),
        .I2(updt_decerr),
        .I3(ch2_active_i),
        .O(\n_0_GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1 ));
FDRE \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1 ),
        .Q(O12),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hFFFFFCFFFFFFF8FF)) 
     \GEN_CH2_UPDATE.ch2_updt_idle_i_1 
       (.I0(\n_0_GEN_CH2_UPDATE.ch2_updt_idle_i_2 ),
        .I1(I5),
        .I2(I4),
        .I3(m_axi_sg_aresetn),
        .I4(p_5_out),
        .I5(p_26_out),
        .O(\n_0_GEN_CH2_UPDATE.ch2_updt_idle_i_1 ));
LUT6 #(
    .INIT(64'h00000F0C30001F0C)) 
     \GEN_CH2_UPDATE.ch2_updt_idle_i_2 
       (.I0(I4),
        .I1(Q),
        .I2(updt_cs[1]),
        .I3(I5),
        .I4(updt_cs[0]),
        .I5(ch2_active_i),
        .O(\n_0_GEN_CH2_UPDATE.ch2_updt_idle_i_2 ));
FDRE \GEN_CH2_UPDATE.ch2_updt_idle_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_CH2_UPDATE.ch2_updt_idle_i_1 ),
        .Q(p_26_out),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hA888)) 
     \GEN_CH2_UPDATE.ch2_updt_interr_set_i_1 
       (.I0(m_axi_sg_aresetn),
        .I1(O10),
        .I2(updt_interr),
        .I3(ch2_active_i),
        .O(\n_0_GEN_CH2_UPDATE.ch2_updt_interr_set_i_1 ));
FDRE \GEN_CH2_UPDATE.ch2_updt_interr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_CH2_UPDATE.ch2_updt_interr_set_i_1 ),
        .Q(O10),
        .R(\<const0> ));
FDRE \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(p_18_out),
        .Q(O16),
        .R(I1));
LUT4 #(
    .INIT(16'hA888)) 
     \GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1 
       (.I0(m_axi_sg_aresetn),
        .I1(O11),
        .I2(updt_slverr),
        .I3(ch2_active_i),
        .O(\n_0_GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1 ));
FDRE \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1 ),
        .Q(O11),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hFFEA)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1 
       (.I0(O9),
        .I1(I8),
        .I2(I87),
        .I3(mm2s_irqthresh_wren),
        .O(O18));
LUT4 #(
    .INIT(16'hFFEA)) 
     \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_1 
       (.I0(O16),
        .I1(I9),
        .I2(I96),
        .I3(s2mm_irqthresh_wren),
        .O(O19));
GND GND
       (.G(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1 
       (.I0(ch1_active_i),
        .O(O17[0]));
LUT1 #(
    .INIT(2'h1)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_2 
       (.I0(ch2_active_i),
        .O(O17[29]));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
     \ftch_error_addr[10]_i_1__0 
       (.I0(m_axi_sg_aresetn),
        .I1(p_4_out[4]),
        .I2(\n_0_ftch_error_addr[10]_i_2 ),
        .I3(I10[4]),
        .I4(I11),
        .I5(\n_0_updt_error_addr_reg[10] ),
        .O(O42));
(* SOFT_HLUTNM = "soft_lutpair255" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \ftch_error_addr[10]_i_2 
       (.I0(O10),
        .I1(O4),
        .I2(O13),
        .I3(O14),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .O(\n_0_ftch_error_addr[10]_i_2 ));
LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
     \ftch_error_addr[11]_i_1__0 
       (.I0(m_axi_sg_aresetn),
        .I1(p_4_out[5]),
        .I2(\n_0_ftch_error_addr[11]_i_2 ),
        .I3(I10[5]),
        .I4(I11),
        .I5(\n_0_updt_error_addr_reg[11] ),
        .O(O41));
(* SOFT_HLUTNM = "soft_lutpair256" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \ftch_error_addr[11]_i_2 
       (.I0(O10),
        .I1(O4),
        .I2(O13),
        .I3(O14),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .O(\n_0_ftch_error_addr[11]_i_2 ));
LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
     \ftch_error_addr[12]_i_1__0 
       (.I0(m_axi_sg_aresetn),
        .I1(p_4_out[6]),
        .I2(\n_0_ftch_error_addr[12]_i_2 ),
        .I3(I10[6]),
        .I4(I11),
        .I5(\n_0_updt_error_addr_reg[12] ),
        .O(O40));
(* SOFT_HLUTNM = "soft_lutpair257" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \ftch_error_addr[12]_i_2 
       (.I0(O10),
        .I1(O4),
        .I2(O13),
        .I3(O14),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .O(\n_0_ftch_error_addr[12]_i_2 ));
LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
     \ftch_error_addr[13]_i_1__0 
       (.I0(m_axi_sg_aresetn),
        .I1(p_4_out[7]),
        .I2(\n_0_ftch_error_addr[13]_i_2 ),
        .I3(I10[7]),
        .I4(I11),
        .I5(\n_0_updt_error_addr_reg[13] ),
        .O(O39));
(* SOFT_HLUTNM = "soft_lutpair258" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \ftch_error_addr[13]_i_2 
       (.I0(O10),
        .I1(O4),
        .I2(O13),
        .I3(O14),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .O(\n_0_ftch_error_addr[13]_i_2 ));
LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
     \ftch_error_addr[14]_i_1__0 
       (.I0(m_axi_sg_aresetn),
        .I1(p_4_out[8]),
        .I2(\n_0_ftch_error_addr[14]_i_2 ),
        .I3(I10[8]),
        .I4(I11),
        .I5(\n_0_updt_error_addr_reg[14] ),
        .O(O38));
(* SOFT_HLUTNM = "soft_lutpair259" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \ftch_error_addr[14]_i_2 
       (.I0(O10),
        .I1(O4),
        .I2(O13),
        .I3(O14),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .O(\n_0_ftch_error_addr[14]_i_2 ));
LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
     \ftch_error_addr[15]_i_1__0 
       (.I0(m_axi_sg_aresetn),
        .I1(p_4_out[9]),
        .I2(\n_0_ftch_error_addr[15]_i_2 ),
        .I3(I10[9]),
        .I4(I11),
        .I5(\n_0_updt_error_addr_reg[15] ),
        .O(O37));
(* SOFT_HLUTNM = "soft_lutpair260" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \ftch_error_addr[15]_i_2 
       (.I0(O10),
        .I1(O4),
        .I2(O13),
        .I3(O14),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .O(\n_0_ftch_error_addr[15]_i_2 ));
LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
     \ftch_error_addr[16]_i_1__0 
       (.I0(m_axi_sg_aresetn),
        .I1(p_4_out[10]),
        .I2(\n_0_ftch_error_addr[16]_i_2 ),
        .I3(I10[10]),
        .I4(I11),
        .I5(\n_0_updt_error_addr_reg[16] ),
        .O(O36));
(* SOFT_HLUTNM = "soft_lutpair261" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \ftch_error_addr[16]_i_2 
       (.I0(O10),
        .I1(O4),
        .I2(O13),
        .I3(O14),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .O(\n_0_ftch_error_addr[16]_i_2 ));
LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
     \ftch_error_addr[17]_i_1__0 
       (.I0(m_axi_sg_aresetn),
        .I1(p_4_out[11]),
        .I2(\n_0_ftch_error_addr[17]_i_2 ),
        .I3(I10[11]),
        .I4(I11),
        .I5(\n_0_updt_error_addr_reg[17] ),
        .O(O35));
(* SOFT_HLUTNM = "soft_lutpair262" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \ftch_error_addr[17]_i_2 
       (.I0(O10),
        .I1(O4),
        .I2(O13),
        .I3(O14),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .O(\n_0_ftch_error_addr[17]_i_2 ));
LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
     \ftch_error_addr[18]_i_1__0 
       (.I0(m_axi_sg_aresetn),
        .I1(p_4_out[12]),
        .I2(\n_0_ftch_error_addr[18]_i_2 ),
        .I3(I10[12]),
        .I4(I11),
        .I5(\n_0_updt_error_addr_reg[18] ),
        .O(O34));
(* SOFT_HLUTNM = "soft_lutpair263" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \ftch_error_addr[18]_i_2 
       (.I0(O10),
        .I1(O4),
        .I2(O13),
        .I3(O14),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .O(\n_0_ftch_error_addr[18]_i_2 ));
LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
     \ftch_error_addr[19]_i_1__0 
       (.I0(m_axi_sg_aresetn),
        .I1(p_4_out[13]),
        .I2(\n_0_ftch_error_addr[19]_i_2 ),
        .I3(I10[13]),
        .I4(I11),
        .I5(\n_0_updt_error_addr_reg[19] ),
        .O(O33));
(* SOFT_HLUTNM = "soft_lutpair263" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \ftch_error_addr[19]_i_2 
       (.I0(O10),
        .I1(O4),
        .I2(O13),
        .I3(O14),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .O(\n_0_ftch_error_addr[19]_i_2 ));
LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
     \ftch_error_addr[20]_i_1__0 
       (.I0(m_axi_sg_aresetn),
        .I1(p_4_out[14]),
        .I2(\n_0_ftch_error_addr[20]_i_2 ),
        .I3(I10[14]),
        .I4(I11),
        .I5(\n_0_updt_error_addr_reg[20] ),
        .O(O32));
(* SOFT_HLUTNM = "soft_lutpair262" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \ftch_error_addr[20]_i_2 
       (.I0(O10),
        .I1(O4),
        .I2(O13),
        .I3(O14),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .O(\n_0_ftch_error_addr[20]_i_2 ));
LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
     \ftch_error_addr[21]_i_1__0 
       (.I0(m_axi_sg_aresetn),
        .I1(p_4_out[15]),
        .I2(\n_0_ftch_error_addr[21]_i_2 ),
        .I3(I10[15]),
        .I4(I11),
        .I5(\n_0_updt_error_addr_reg[21] ),
        .O(O31));
(* SOFT_HLUTNM = "soft_lutpair261" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \ftch_error_addr[21]_i_2 
       (.I0(O10),
        .I1(O4),
        .I2(O13),
        .I3(O14),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .O(\n_0_ftch_error_addr[21]_i_2 ));
LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
     \ftch_error_addr[22]_i_1__0 
       (.I0(m_axi_sg_aresetn),
        .I1(p_4_out[16]),
        .I2(\n_0_ftch_error_addr[22]_i_2 ),
        .I3(I10[16]),
        .I4(I11),
        .I5(\n_0_updt_error_addr_reg[22] ),
        .O(O30));
(* SOFT_HLUTNM = "soft_lutpair260" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \ftch_error_addr[22]_i_2 
       (.I0(O10),
        .I1(O4),
        .I2(O13),
        .I3(O14),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .O(\n_0_ftch_error_addr[22]_i_2 ));
LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
     \ftch_error_addr[23]_i_1__0 
       (.I0(m_axi_sg_aresetn),
        .I1(p_4_out[17]),
        .I2(\n_0_ftch_error_addr[23]_i_2 ),
        .I3(I10[17]),
        .I4(I11),
        .I5(\n_0_updt_error_addr_reg[23] ),
        .O(O29));
(* SOFT_HLUTNM = "soft_lutpair259" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \ftch_error_addr[23]_i_2 
       (.I0(O10),
        .I1(O4),
        .I2(O13),
        .I3(O14),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .O(\n_0_ftch_error_addr[23]_i_2 ));
LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
     \ftch_error_addr[24]_i_1__0 
       (.I0(m_axi_sg_aresetn),
        .I1(p_4_out[18]),
        .I2(\n_0_ftch_error_addr[24]_i_2 ),
        .I3(I10[18]),
        .I4(I11),
        .I5(\n_0_updt_error_addr_reg[24] ),
        .O(O28));
(* SOFT_HLUTNM = "soft_lutpair258" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \ftch_error_addr[24]_i_2 
       (.I0(O10),
        .I1(O4),
        .I2(O13),
        .I3(O14),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .O(\n_0_ftch_error_addr[24]_i_2 ));
LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
     \ftch_error_addr[25]_i_1__0 
       (.I0(m_axi_sg_aresetn),
        .I1(p_4_out[19]),
        .I2(\n_0_ftch_error_addr[25]_i_2 ),
        .I3(I10[19]),
        .I4(I11),
        .I5(\n_0_updt_error_addr_reg[25] ),
        .O(O27));
(* SOFT_HLUTNM = "soft_lutpair257" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \ftch_error_addr[25]_i_2 
       (.I0(O10),
        .I1(O4),
        .I2(O13),
        .I3(O14),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .O(\n_0_ftch_error_addr[25]_i_2 ));
LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
     \ftch_error_addr[26]_i_1__0 
       (.I0(m_axi_sg_aresetn),
        .I1(p_4_out[20]),
        .I2(\n_0_ftch_error_addr[26]_i_2 ),
        .I3(I10[20]),
        .I4(I11),
        .I5(\n_0_updt_error_addr_reg[26] ),
        .O(O26));
(* SOFT_HLUTNM = "soft_lutpair256" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \ftch_error_addr[26]_i_2 
       (.I0(O10),
        .I1(O4),
        .I2(O13),
        .I3(O14),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .O(\n_0_ftch_error_addr[26]_i_2 ));
LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
     \ftch_error_addr[27]_i_1__0 
       (.I0(m_axi_sg_aresetn),
        .I1(p_4_out[21]),
        .I2(\n_0_ftch_error_addr[27]_i_2 ),
        .I3(I10[21]),
        .I4(I11),
        .I5(\n_0_updt_error_addr_reg[27] ),
        .O(O25));
(* SOFT_HLUTNM = "soft_lutpair255" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \ftch_error_addr[27]_i_2 
       (.I0(O10),
        .I1(O4),
        .I2(O13),
        .I3(O14),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .O(\n_0_ftch_error_addr[27]_i_2 ));
LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
     \ftch_error_addr[28]_i_1__0 
       (.I0(m_axi_sg_aresetn),
        .I1(p_4_out[22]),
        .I2(\n_0_ftch_error_addr[28]_i_2 ),
        .I3(I10[22]),
        .I4(I11),
        .I5(\n_0_updt_error_addr_reg[28] ),
        .O(O24));
(* SOFT_HLUTNM = "soft_lutpair254" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \ftch_error_addr[28]_i_2 
       (.I0(O10),
        .I1(O4),
        .I2(O13),
        .I3(O14),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .O(\n_0_ftch_error_addr[28]_i_2 ));
LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
     \ftch_error_addr[29]_i_1__0 
       (.I0(m_axi_sg_aresetn),
        .I1(p_4_out[23]),
        .I2(\n_0_ftch_error_addr[29]_i_2 ),
        .I3(I10[23]),
        .I4(I11),
        .I5(\n_0_updt_error_addr_reg[29] ),
        .O(O23));
(* SOFT_HLUTNM = "soft_lutpair253" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \ftch_error_addr[29]_i_2 
       (.I0(O10),
        .I1(O4),
        .I2(O13),
        .I3(O14),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .O(\n_0_ftch_error_addr[29]_i_2 ));
LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
     \ftch_error_addr[30]_i_1__0 
       (.I0(m_axi_sg_aresetn),
        .I1(p_4_out[24]),
        .I2(\n_0_ftch_error_addr[30]_i_2 ),
        .I3(I10[24]),
        .I4(I11),
        .I5(\n_0_updt_error_addr_reg[30] ),
        .O(O22));
(* SOFT_HLUTNM = "soft_lutpair252" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \ftch_error_addr[30]_i_2 
       (.I0(O10),
        .I1(O4),
        .I2(O13),
        .I3(O14),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .O(\n_0_ftch_error_addr[30]_i_2 ));
LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
     \ftch_error_addr[31]_i_1__0 
       (.I0(m_axi_sg_aresetn),
        .I1(p_4_out[25]),
        .I2(\n_0_ftch_error_addr[31]_i_2__0 ),
        .I3(I10[25]),
        .I4(I11),
        .I5(\n_0_updt_error_addr_reg[31] ),
        .O(O21));
(* SOFT_HLUTNM = "soft_lutpair251" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \ftch_error_addr[31]_i_2__0 
       (.I0(O10),
        .I1(O4),
        .I2(O13),
        .I3(O14),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .O(\n_0_ftch_error_addr[31]_i_2__0 ));
LUT4 #(
    .INIT(16'hFEFF)) 
     \ftch_error_addr[31]_i_4 
       (.I0(\n_0_ftch_error_addr[31]_i_5 ),
        .I1(O12),
        .I2(O11),
        .I3(I11),
        .O(\n_0_ftch_error_addr[31]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \ftch_error_addr[31]_i_5 
       (.I0(O5),
        .I1(O15),
        .I2(O7),
        .I3(O6),
        .I4(O3),
        .I5(O8),
        .O(\n_0_ftch_error_addr[31]_i_5 ));
LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
     \ftch_error_addr[6]_i_1__0 
       (.I0(m_axi_sg_aresetn),
        .I1(p_4_out[0]),
        .I2(\n_0_ftch_error_addr[6]_i_2 ),
        .I3(I10[0]),
        .I4(I11),
        .I5(\n_0_updt_error_addr_reg[6] ),
        .O(O46));
(* SOFT_HLUTNM = "soft_lutpair251" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \ftch_error_addr[6]_i_2 
       (.I0(O10),
        .I1(O4),
        .I2(O13),
        .I3(O14),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .O(\n_0_ftch_error_addr[6]_i_2 ));
LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
     \ftch_error_addr[7]_i_1__0 
       (.I0(m_axi_sg_aresetn),
        .I1(p_4_out[1]),
        .I2(\n_0_ftch_error_addr[7]_i_2 ),
        .I3(I10[1]),
        .I4(I11),
        .I5(\n_0_updt_error_addr_reg[7] ),
        .O(O45));
(* SOFT_HLUTNM = "soft_lutpair252" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \ftch_error_addr[7]_i_2 
       (.I0(O10),
        .I1(O4),
        .I2(O13),
        .I3(O14),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .O(\n_0_ftch_error_addr[7]_i_2 ));
LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
     \ftch_error_addr[8]_i_1__0 
       (.I0(m_axi_sg_aresetn),
        .I1(p_4_out[2]),
        .I2(\n_0_ftch_error_addr[8]_i_2 ),
        .I3(I10[2]),
        .I4(I11),
        .I5(\n_0_updt_error_addr_reg[8] ),
        .O(O44));
(* SOFT_HLUTNM = "soft_lutpair253" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \ftch_error_addr[8]_i_2 
       (.I0(O10),
        .I1(O4),
        .I2(O13),
        .I3(O14),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .O(\n_0_ftch_error_addr[8]_i_2 ));
LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
     \ftch_error_addr[9]_i_1__0 
       (.I0(m_axi_sg_aresetn),
        .I1(p_4_out[3]),
        .I2(\n_0_ftch_error_addr[9]_i_2 ),
        .I3(I10[3]),
        .I4(I11),
        .I5(\n_0_updt_error_addr_reg[9] ),
        .O(O43));
(* SOFT_HLUTNM = "soft_lutpair254" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \ftch_error_addr[9]_i_2 
       (.I0(O10),
        .I1(O4),
        .I2(O13),
        .I3(O14),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .O(\n_0_ftch_error_addr[9]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(ch2_active_i),
        .O(O1));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(ch1_active_i),
        .O(O2));
LUT4 #(
    .INIT(16'h8C88)) 
     s_axis_updt_cmd_tvalid_i_1
       (.I0(updt_cmnd_wr),
        .I1(m_axi_sg_aresetn),
        .I2(s_axis_updt_cmd_tready),
        .I3(p_18_out_1),
        .O(O20));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[6]),
        .Q(O17[7]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[7]),
        .Q(O17[8]),
        .R(I1));
CARRY4 \update_address_reg[11]_i_1 
       (.CI(\n_0_update_address_reg[7]_i_1 ),
        .CO({\n_0_update_address_reg[11]_i_1 ,\n_1_update_address_reg[11]_i_1 ,\n_2_update_address_reg[11]_i_1 ,\n_3_update_address_reg[11]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(plusOp[7:4]),
        .S(I12));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[8]),
        .Q(O17[9]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[9]),
        .Q(O17[10]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[10]),
        .Q(O17[11]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[11]),
        .Q(O17[12]),
        .R(I1));
CARRY4 \update_address_reg[15]_i_1 
       (.CI(\n_0_update_address_reg[11]_i_1 ),
        .CO({\n_0_update_address_reg[15]_i_1 ,\n_1_update_address_reg[15]_i_1 ,\n_2_update_address_reg[15]_i_1 ,\n_3_update_address_reg[15]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(plusOp[11:8]),
        .S(I13));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[12]),
        .Q(O17[13]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[13]),
        .Q(O17[14]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[14]),
        .Q(O17[15]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[15]),
        .Q(O17[16]),
        .R(I1));
CARRY4 \update_address_reg[19]_i_1 
       (.CI(\n_0_update_address_reg[15]_i_1 ),
        .CO({\n_0_update_address_reg[19]_i_1 ,\n_1_update_address_reg[19]_i_1 ,\n_2_update_address_reg[19]_i_1 ,\n_3_update_address_reg[19]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(plusOp[15:12]),
        .S(I14));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[16]),
        .Q(O17[17]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[17]),
        .Q(O17[18]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[18]),
        .Q(O17[19]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[19]),
        .Q(O17[20]),
        .R(I1));
CARRY4 \update_address_reg[23]_i_1 
       (.CI(\n_0_update_address_reg[19]_i_1 ),
        .CO({\n_0_update_address_reg[23]_i_1 ,\n_1_update_address_reg[23]_i_1 ,\n_2_update_address_reg[23]_i_1 ,\n_3_update_address_reg[23]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(plusOp[19:16]),
        .S(I15));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[20]),
        .Q(O17[21]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[21]),
        .Q(O17[22]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[22]),
        .Q(O17[23]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[23]),
        .Q(O17[24]),
        .R(I1));
CARRY4 \update_address_reg[27]_i_1 
       (.CI(\n_0_update_address_reg[23]_i_1 ),
        .CO({\n_0_update_address_reg[27]_i_1 ,\n_1_update_address_reg[27]_i_1 ,\n_2_update_address_reg[27]_i_1 ,\n_3_update_address_reg[27]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(plusOp[23:20]),
        .S(I16));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[24]),
        .Q(O17[25]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[25]),
        .Q(O17[26]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[26]),
        .Q(O17[27]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[27]),
        .Q(O17[28]),
        .R(I1));
CARRY4 \update_address_reg[31]_i_1 
       (.CI(\n_0_update_address_reg[27]_i_1 ),
        .CO({\NLW_update_address_reg[31]_i_1_CO_UNCONNECTED [3],\n_1_update_address_reg[31]_i_1 ,\n_2_update_address_reg[31]_i_1 ,\n_3_update_address_reg[31]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(plusOp[27:24]),
        .S(I17));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[0]),
        .Q(O17[1]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[1]),
        .Q(O17[2]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[2]),
        .Q(O17[3]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[3]),
        .Q(O17[4]),
        .R(I1));
CARRY4 \update_address_reg[7]_i_1 
       (.CI(\<const0> ),
        .CO({\n_0_update_address_reg[7]_i_1 ,\n_1_update_address_reg[7]_i_1 ,\n_2_update_address_reg[7]_i_1 ,\n_3_update_address_reg[7]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(plusOp[3:0]),
        .S({S,\<const0> ,\<const1> }));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[4]),
        .Q(O17[5]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[5]),
        .Q(O17[6]),
        .R(I1));
LUT2 #(
    .INIT(4'h8)) 
     updt2_tlast_inferred_i_1
       (.I0(ch2_active_i),
        .I1(out),
        .O(in004_out));
LUT2 #(
    .INIT(4'h8)) 
     updt2_tvalid_inferred_i_1
       (.I0(ch2_active_i),
        .I1(follower_full_s2mm),
        .O(in00));
LUT6 #(
    .INIT(64'h0000000000BFAAAA)) 
     \updt_cs[0]_i_1 
       (.I0(\n_0_updt_cs[0]_i_2 ),
        .I1(I6),
        .I2(updt_done),
        .I3(I4),
        .I4(updt_cs[1]),
        .I5(Q),
        .O(updt_ns[0]));
LUT6 #(
    .INIT(64'h3434343734373437)) 
     \updt_cs[0]_i_2 
       (.I0(E),
        .I1(updt_cs[0]),
        .I2(updt_cs[1]),
        .I3(I4),
        .I4(I3),
        .I5(I5),
        .O(\n_0_updt_cs[0]_i_2 ));
LUT6 #(
    .INIT(64'h0510151000101010)) 
     \updt_cs[1]_i_1 
       (.I0(Q),
        .I1(I4),
        .I2(updt_cs[1]),
        .I3(updt_cs[0]),
        .I4(updt_done),
        .I5(E),
        .O(\n_0_updt_cs[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair264" *) 
   LUT4 #(
    .INIT(16'h1B10)) 
     \updt_cs[2]_i_1 
       (.I0(updt_cs[1]),
        .I1(updt_cs[0]),
        .I2(Q),
        .I3(I4),
        .O(updt_ns[2]));
FDRE \updt_cs_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(updt_ns[0]),
        .Q(updt_cs[0]),
        .R(I1));
FDRE \updt_cs_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_updt_cs[1]_i_1 ),
        .Q(updt_cs[1]),
        .R(I1));
FDRE \updt_cs_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(updt_ns[2]),
        .Q(Q),
        .R(I1));
LUT4 #(
    .INIT(16'h0010)) 
     \updt_error_addr[31]_i_1 
       (.I0(Q),
        .I1(I4),
        .I2(updt_cs[1]),
        .I3(updt_cs[0]),
        .O(updt_cmnd_wr));
FDRE \updt_error_addr_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O17[7]),
        .Q(\n_0_updt_error_addr_reg[10] ),
        .R(I1));
FDRE \updt_error_addr_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O17[8]),
        .Q(\n_0_updt_error_addr_reg[11] ),
        .R(I1));
FDRE \updt_error_addr_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O17[9]),
        .Q(\n_0_updt_error_addr_reg[12] ),
        .R(I1));
FDRE \updt_error_addr_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O17[10]),
        .Q(\n_0_updt_error_addr_reg[13] ),
        .R(I1));
FDRE \updt_error_addr_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O17[11]),
        .Q(\n_0_updt_error_addr_reg[14] ),
        .R(I1));
FDRE \updt_error_addr_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O17[12]),
        .Q(\n_0_updt_error_addr_reg[15] ),
        .R(I1));
FDRE \updt_error_addr_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O17[13]),
        .Q(\n_0_updt_error_addr_reg[16] ),
        .R(I1));
FDRE \updt_error_addr_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O17[14]),
        .Q(\n_0_updt_error_addr_reg[17] ),
        .R(I1));
FDRE \updt_error_addr_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O17[15]),
        .Q(\n_0_updt_error_addr_reg[18] ),
        .R(I1));
FDRE \updt_error_addr_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O17[16]),
        .Q(\n_0_updt_error_addr_reg[19] ),
        .R(I1));
FDRE \updt_error_addr_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O17[17]),
        .Q(\n_0_updt_error_addr_reg[20] ),
        .R(I1));
FDRE \updt_error_addr_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O17[18]),
        .Q(\n_0_updt_error_addr_reg[21] ),
        .R(I1));
FDRE \updt_error_addr_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O17[19]),
        .Q(\n_0_updt_error_addr_reg[22] ),
        .R(I1));
FDRE \updt_error_addr_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O17[20]),
        .Q(\n_0_updt_error_addr_reg[23] ),
        .R(I1));
FDRE \updt_error_addr_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O17[21]),
        .Q(\n_0_updt_error_addr_reg[24] ),
        .R(I1));
FDRE \updt_error_addr_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O17[22]),
        .Q(\n_0_updt_error_addr_reg[25] ),
        .R(I1));
FDRE \updt_error_addr_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O17[23]),
        .Q(\n_0_updt_error_addr_reg[26] ),
        .R(I1));
FDRE \updt_error_addr_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O17[24]),
        .Q(\n_0_updt_error_addr_reg[27] ),
        .R(I1));
FDRE \updt_error_addr_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O17[25]),
        .Q(\n_0_updt_error_addr_reg[28] ),
        .R(I1));
FDRE \updt_error_addr_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O17[26]),
        .Q(\n_0_updt_error_addr_reg[29] ),
        .R(I1));
FDRE \updt_error_addr_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O17[27]),
        .Q(\n_0_updt_error_addr_reg[30] ),
        .R(I1));
FDRE \updt_error_addr_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O17[28]),
        .Q(\n_0_updt_error_addr_reg[31] ),
        .R(I1));
FDRE \updt_error_addr_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O17[3]),
        .Q(\n_0_updt_error_addr_reg[6] ),
        .R(I1));
FDRE \updt_error_addr_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O17[4]),
        .Q(\n_0_updt_error_addr_reg[7] ),
        .R(I1));
FDRE \updt_error_addr_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O17[5]),
        .Q(\n_0_updt_error_addr_reg[8] ),
        .R(I1));
FDRE \updt_error_addr_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O17[6]),
        .Q(\n_0_updt_error_addr_reg[9] ),
        .R(I1));
LUT2 #(
    .INIT(4'h8)) 
     updt_tlast_inferred_i_1
       (.I0(ch1_active_i),
        .I1(I7),
        .O(in0011_out));
LUT2 #(
    .INIT(4'h8)) 
     updt_tvalid_inferred_i_1
       (.I0(ch1_active_i),
        .I1(follower_full_mm2s),
        .O(in009_out));
endmodule

module axi_dma_0axi_sg_wr_status_cntl
   (D,
    O1,
    sig_inhibit_rdy_n,
    sig_wsc2stat_status_valid,
    sig_wdc_status_going_full,
    m_axi_sg_bready,
    O2,
    SR,
    m_axi_sg_aclk,
    m_axi_sg_bvalid,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    I1,
    sig_stat2wsc_status_ready,
    m_axi_sg_bresp,
    Din,
    sig_init_reg2,
    sig_init_reg,
    I2);
  output [3:0]D;
  output O1;
  output sig_inhibit_rdy_n;
  output sig_wsc2stat_status_valid;
  output sig_wdc_status_going_full;
  output m_axi_sg_bready;
  output O2;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input m_axi_sg_bvalid;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input I1;
  input sig_stat2wsc_status_ready;
  input [1:0]m_axi_sg_bresp;
  input [2:0]Din;
  input sig_init_reg2;
  input sig_init_reg;
  input I2;

  wire \<const1> ;
  wire [3:0]D;
  wire [2:0]Din;
  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire [0:0]SR;
  wire \USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S ;
  wire m_axi_sg_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 ;
  wire \n_0_sig_wdc_statcnt[0]_i_1 ;
  wire \n_0_sig_wdc_statcnt[1]_i_1 ;
  wire \n_0_sig_wdc_statcnt[2]_i_1 ;
  wire \n_10_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ;
  wire n_2_I_WRESP_STATUS_FIFO;
  wire n_4_I_WRESP_STATUS_FIFO;
  wire \n_7_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire [2:0]sig_dcntl_sfifo_out;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_empty;
  wire sig_rd_empty_0;
  wire sig_stat2wsc_status_ready;
  wire sig_statcnt_gt_eq_thres;
  wire sig_tlast_err_stop;
  wire [2:0]sig_wdc_statcnt;
  wire sig_wdc_status_going_full;
  wire [1:1]sig_wresp_sfifo_out;
  wire sig_wsc2stat_status_valid;

axi_dma_0axi_sg_fifo__parameterized2 \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO 
       (.D(D[2:0]),
        .Din(Din),
        .Dout({sig_dcntl_sfifo_out[2],sig_dcntl_sfifo_out[0]}),
        .I1(I1),
        .I2(sig_wresp_sfifo_out),
        .O1(O1),
        .O2(sig_inhibit_rdy_n),
        .O3(O2),
        .O4(\n_7_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .O5(\n_10_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .S(\USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S ),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_rd_empty(sig_rd_empty),
        .sig_rd_empty_0(sig_rd_empty_0),
        .sig_tlast_err_stop(sig_tlast_err_stop));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_coelsc_reg),
        .D(n_2_I_WRESP_STATUS_FIFO),
        .Q(D[1]),
        .R(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
LUT3 #(
    .INIT(8'h8F)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 
       (.I0(sig_wsc2stat_status_valid),
        .I1(sig_stat2wsc_status_ready),
        .I2(I1),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_4_out),
        .Q(D[0]),
        .R(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDSE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\n_10_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .Q(D[3]),
        .S(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDSE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\n_7_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .Q(sig_coelsc_reg_empty),
        .S(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[0]),
        .Q(sig_wsc2stat_status_valid),
        .R(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_coelsc_reg),
        .D(n_4_I_WRESP_STATUS_FIFO),
        .Q(D[2]),
        .R(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
axi_dma_0axi_sg_fifo__parameterized1 I_WRESP_STATUS_FIFO
       (.D(D[2:1]),
        .Dout(sig_dcntl_sfifo_out[2]),
        .I1(I1),
        .O1(n_2_I_WRESP_STATUS_FIFO),
        .O2(sig_wresp_sfifo_out),
        .O3(n_4_I_WRESP_STATUS_FIFO),
        .S(\USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S ),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_rd_empty(sig_rd_empty_0),
        .sig_rd_empty_0(sig_rd_empty));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair192" *) 
   LUT5 #(
    .INIT(32'h54AAAA5D)) 
     \sig_wdc_statcnt[0]_i_1 
       (.I0(sig_wdc_statcnt[0]),
        .I1(sig_wdc_statcnt[1]),
        .I2(sig_wdc_statcnt[2]),
        .I3(I2),
        .I4(sig_push_coelsc_reg),
        .O(\n_0_sig_wdc_statcnt[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair191" *) 
   LUT5 #(
    .INIT(32'h98CCCC6E)) 
     \sig_wdc_statcnt[1]_i_1 
       (.I0(sig_wdc_statcnt[0]),
        .I1(sig_wdc_statcnt[1]),
        .I2(sig_wdc_statcnt[2]),
        .I3(I2),
        .I4(sig_push_coelsc_reg),
        .O(\n_0_sig_wdc_statcnt[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair191" *) 
   LUT5 #(
    .INIT(32'hE0F0F070)) 
     \sig_wdc_statcnt[2]_i_1 
       (.I0(sig_wdc_statcnt[0]),
        .I1(sig_wdc_statcnt[1]),
        .I2(sig_wdc_statcnt[2]),
        .I3(I2),
        .I4(sig_push_coelsc_reg),
        .O(\n_0_sig_wdc_statcnt[2]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_wdc_statcnt_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_wdc_statcnt[0]_i_1 ),
        .Q(sig_wdc_statcnt[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_wdc_statcnt_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_wdc_statcnt[1]_i_1 ),
        .Q(sig_wdc_statcnt[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_wdc_statcnt_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_wdc_statcnt[2]_i_1 ),
        .Q(sig_wdc_statcnt[2]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair192" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     sig_wdc_status_going_full_i_1__0
       (.I0(sig_wdc_statcnt[0]),
        .I1(sig_wdc_statcnt[1]),
        .I2(sig_wdc_statcnt[2]),
        .O(sig_statcnt_gt_eq_thres));
FDRE #(
    .INIT(1'b0)) 
     sig_wdc_status_going_full_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(SR));
endmodule

module axi_dma_0axi_sg_wrdata_cntl
   (sig_data2all_tlast_error,
    sig_tlast_err_stop,
    Din,
    O1,
    sig_push_to_wsc,
    O3,
    m_axi_sg_wvalid,
    m_axi_sg_wlast,
    O2,
    sig_calc2dm_calc_err,
    m_axi_sg_aclk,
    SR,
    I1,
    sig_inhibit_rdy_n,
    sig_mstr2data_tag,
    sig_wdc_status_going_full,
    sig_mstr2data_cmd_valid,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    m_axi_sg_wready,
    p_2_in,
    D,
    p_3_in,
    I2,
    sig_addr2data_addr_posted,
    I3,
    I4,
    sig_addr2wsc_cmd_fifo_empty);
  output sig_data2all_tlast_error;
  output sig_tlast_err_stop;
  output [2:0]Din;
  output O1;
  output sig_push_to_wsc;
  output O3;
  output m_axi_sg_wvalid;
  output m_axi_sg_wlast;
  output O2;
  input sig_calc2dm_calc_err;
  input m_axi_sg_aclk;
  input [0:0]SR;
  input I1;
  input sig_inhibit_rdy_n;
  input [0:0]sig_mstr2data_tag;
  input sig_wdc_status_going_full;
  input sig_mstr2data_cmd_valid;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input m_axi_sg_wready;
  input p_2_in;
  input [0:0]D;
  input p_3_in;
  input I2;
  input sig_addr2data_addr_posted;
  input I3;
  input I4;
  input sig_addr2wsc_cmd_fifo_empty;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]D;
  wire [2:0]Din;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3 ;
  wire n_0_m_axi_sg_wlast_INST_0_i_1;
  wire n_0_m_axi_sg_wvalid_INST_0_i_1;
  wire n_0_m_axi_sg_wvalid_INST_0_i_2;
  wire \n_0_sig_addr_posted_cntr[0]_i_1 ;
  wire \n_0_sig_addr_posted_cntr[1]_i_1 ;
  wire \n_0_sig_addr_posted_cntr[2]_i_1 ;
  wire n_0_sig_data2wsc_calc_err_i_1;
  wire n_0_sig_data2wsc_cmd_cmplt_i_1;
  wire n_0_sig_data2wsc_last_err_i_1;
  wire \n_0_sig_dbeat_cntr[5]_i_2__0 ;
  wire \n_0_sig_dbeat_cntr[7]_i_1__1 ;
  wire n_0_sig_dqual_reg_empty_i_1;
  wire n_0_sig_dqual_reg_full_i_1;
  wire n_0_sig_last_mmap_dbeat_reg_i_2__0;
  wire n_0_sig_last_mmap_dbeat_reg_i_3;
  wire n_0_sig_ld_new_cmd_reg_i_1__0;
  wire n_0_sig_next_calc_error_reg_i_1__0;
  wire n_0_sig_next_calc_error_reg_i_3;
  wire n_0_sig_next_calc_error_reg_i_4__0;
  wire n_0_sig_next_calc_error_reg_i_5;
  wire n_0_sig_next_calc_error_reg_i_6;
  wire n_0_sig_push_err2wsc_i_1;
  wire n_0_sig_push_to_wsc_i_1;
  wire n_0_sig_push_to_wsc_i_2;
  wire n_0_sig_push_to_wsc_i_3;
  wire [7:0]p_0_in;
  wire p_2_in;
  wire p_3_in;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_calc2dm_calc_err;
  wire sig_data2all_tlast_error;
  wire sig_data2mstr_cmd_ready;
  wire [7:0]sig_dbeat_cntr_reg__0;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_inhibit_rdy_n;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire [0:0]sig_mstr2data_tag;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire [3:0]sig_next_last_strb_reg;
  wire sig_push_err2wsc;
  wire sig_push_to_wsc;
  wire sig_stat2wsc_status_ready;
  wire sig_tlast_err_stop;
  wire sig_tlast_error;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

LUT6 #(
    .INIT(64'h88A8888888888888)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 
       (.I0(I3),
        .I1(sig_tlast_err_stop),
        .I2(sig_inhibit_rdy_n),
        .I3(I1),
        .I4(sig_push_to_wsc),
        .I5(sig_data2all_tlast_error),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 ),
        .Q(sig_tlast_err_stop),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair207" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 
       (.I0(I3),
        .I1(sig_data2all_tlast_error),
        .I2(sig_tlast_error),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair200" *) 
   LUT5 #(
    .INIT(32'hC0CC0808)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 
       (.I0(sig_next_cmd_cmplt_reg),
        .I1(n_0_sig_last_mmap_dbeat_reg_i_2__0),
        .I2(n_0_sig_last_mmap_dbeat_reg_i_3),
        .I3(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3 ),
        .I4(I2),
        .O(sig_tlast_error));
LUT5 #(
    .INIT(32'h80000000)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3 
       (.I0(sig_next_cmd_cmplt_reg),
        .I1(sig_next_last_strb_reg[0]),
        .I2(sig_next_last_strb_reg[2]),
        .I3(sig_next_last_strb_reg[1]),
        .I4(sig_next_last_strb_reg[3]),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 ),
        .Q(sig_data2all_tlast_error),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hDF)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_2 
       (.I0(m_axi_sg_wready),
        .I1(sig_data2all_tlast_error),
        .I2(n_0_m_axi_sg_wvalid_INST_0_i_1),
        .O(O3));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair205" *) 
   LUT4 #(
    .INIT(16'h0002)) 
     m_axi_sg_wlast_INST_0
       (.I0(sig_dqual_reg_full),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(sig_dbeat_cntr_reg__0[7]),
        .I3(n_0_m_axi_sg_wlast_INST_0_i_1),
        .O(m_axi_sg_wlast));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     m_axi_sg_wlast_INST_0_i_1
       (.I0(sig_dbeat_cntr_reg__0[4]),
        .I1(sig_dbeat_cntr_reg__0[5]),
        .I2(sig_dbeat_cntr_reg__0[2]),
        .I3(sig_dbeat_cntr_reg__0[3]),
        .I4(sig_dbeat_cntr_reg__0[1]),
        .I5(sig_dbeat_cntr_reg__0[0]),
        .O(n_0_m_axi_sg_wlast_INST_0_i_1));
LUT5 #(
    .INIT(32'hAAA888A8)) 
     m_axi_sg_wvalid_INST_0
       (.I0(n_0_m_axi_sg_wvalid_INST_0_i_1),
        .I1(sig_data2all_tlast_error),
        .I2(p_2_in),
        .I3(D),
        .I4(p_3_in),
        .O(m_axi_sg_wvalid));
LUT6 #(
    .INIT(64'h0000BB3B00000000)) 
     m_axi_sg_wvalid_INST_0_i_1
       (.I0(sig_addr_posted_cntr[0]),
        .I1(n_0_m_axi_sg_wvalid_INST_0_i_2),
        .I2(sig_last_mmap_dbeat_reg),
        .I3(sig_addr2data_addr_posted),
        .I4(sig_next_calc_error_reg),
        .I5(sig_dqual_reg_full),
        .O(n_0_m_axi_sg_wvalid_INST_0_i_1));
LUT2 #(
    .INIT(4'h1)) 
     m_axi_sg_wvalid_INST_0_i_2
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .O(n_0_m_axi_sg_wvalid_INST_0_i_2));
(* SOFT_HLUTNM = "soft_lutpair201" *) 
   LUT5 #(
    .INIT(32'hD9996664)) 
     \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(sig_addr2data_addr_posted),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\n_0_sig_addr_posted_cntr[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair198" *) 
   LUT5 #(
    .INIT(32'hF4B4D2D0)) 
     \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(sig_addr2data_addr_posted),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\n_0_sig_addr_posted_cntr[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair198" *) 
   LUT5 #(
    .INIT(32'hFF40FD00)) 
     \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(sig_addr2data_addr_posted),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\n_0_sig_addr_posted_cntr[2]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_addr_posted_cntr[0]_i_1 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_addr_posted_cntr[1]_i_1 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_addr_posted_cntr[2]_i_1 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair206" *) 
   LUT4 #(
    .INIT(16'h00E2)) 
     sig_data2wsc_calc_err_i_1
       (.I0(Din[2]),
        .I1(n_0_sig_push_to_wsc_i_2),
        .I2(sig_next_calc_error_reg),
        .I3(n_0_sig_push_to_wsc_i_3),
        .O(n_0_sig_data2wsc_calc_err_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_data2wsc_calc_err_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_data2wsc_calc_err_i_1),
        .Q(Din[2]),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h00000000EEEEEEE2)) 
     sig_data2wsc_cmd_cmplt_i_1
       (.I0(Din[0]),
        .I1(n_0_sig_push_to_wsc_i_2),
        .I2(sig_data2all_tlast_error),
        .I3(sig_tlast_error),
        .I4(sig_next_cmd_cmplt_reg),
        .I5(n_0_sig_push_to_wsc_i_3),
        .O(n_0_sig_data2wsc_cmd_cmplt_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_data2wsc_cmd_cmplt_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_data2wsc_cmd_cmplt_i_1),
        .Q(Din[0]),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h0000EEE2)) 
     sig_data2wsc_last_err_i_1
       (.I0(Din[1]),
        .I1(n_0_sig_push_to_wsc_i_2),
        .I2(sig_tlast_error),
        .I3(sig_data2all_tlast_error),
        .I4(n_0_sig_push_to_wsc_i_3),
        .O(n_0_sig_data2wsc_last_err_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_data2wsc_last_err_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_data2wsc_last_err_i_1),
        .Q(Din[1]),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair208" *) 
   LUT3 #(
    .INIT(8'h35)) 
     \sig_dbeat_cntr[0]_i_1__1 
       (.I0(sig_mstr2data_tag),
        .I1(sig_dbeat_cntr_reg__0[0]),
        .I2(n_0_sig_next_calc_error_reg_i_4__0),
        .O(p_0_in[0]));
(* SOFT_HLUTNM = "soft_lutpair202" *) 
   LUT3 #(
    .INIT(8'h82)) 
     \sig_dbeat_cntr[1]_i_1__1 
       (.I0(n_0_sig_next_calc_error_reg_i_4__0),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .O(p_0_in[1]));
(* SOFT_HLUTNM = "soft_lutpair202" *) 
   LUT5 #(
    .INIT(32'hA900A9FF)) 
     \sig_dbeat_cntr[2]_i_1__1 
       (.I0(sig_dbeat_cntr_reg__0[2]),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(n_0_sig_next_calc_error_reg_i_4__0),
        .I4(sig_mstr2data_tag),
        .O(p_0_in[2]));
LUT6 #(
    .INIT(64'hDDDDDDD00000000D)) 
     \sig_dbeat_cntr[3]_i_1__1 
       (.I0(sig_dqual_reg_empty),
        .I1(n_0_sig_next_calc_error_reg_i_5),
        .I2(sig_dbeat_cntr_reg__0[1]),
        .I3(sig_dbeat_cntr_reg__0[0]),
        .I4(sig_dbeat_cntr_reg__0[2]),
        .I5(sig_dbeat_cntr_reg__0[3]),
        .O(p_0_in[3]));
LUT6 #(
    .INIT(64'hAAAAAAA800000002)) 
     \sig_dbeat_cntr[4]_i_1__1 
       (.I0(n_0_sig_next_calc_error_reg_i_4__0),
        .I1(sig_dbeat_cntr_reg__0[3]),
        .I2(sig_dbeat_cntr_reg__0[2]),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .I4(sig_dbeat_cntr_reg__0[0]),
        .I5(sig_dbeat_cntr_reg__0[4]),
        .O(p_0_in[4]));
LUT6 #(
    .INIT(64'hAAAAAA8A00000020)) 
     \sig_dbeat_cntr[5]_i_1__0 
       (.I0(n_0_sig_next_calc_error_reg_i_4__0),
        .I1(sig_dbeat_cntr_reg__0[4]),
        .I2(\n_0_sig_dbeat_cntr[5]_i_2__0 ),
        .I3(sig_dbeat_cntr_reg__0[2]),
        .I4(sig_dbeat_cntr_reg__0[3]),
        .I5(sig_dbeat_cntr_reg__0[5]),
        .O(p_0_in[5]));
(* SOFT_HLUTNM = "soft_lutpair208" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \sig_dbeat_cntr[5]_i_2__0 
       (.I0(sig_dbeat_cntr_reg__0[0]),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .O(\n_0_sig_dbeat_cntr[5]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair204" *) 
   LUT3 #(
    .INIT(8'h82)) 
     \sig_dbeat_cntr[6]_i_1__0 
       (.I0(n_0_sig_next_calc_error_reg_i_4__0),
        .I1(n_0_m_axi_sg_wlast_INST_0_i_1),
        .I2(sig_dbeat_cntr_reg__0[6]),
        .O(p_0_in[6]));
LUT3 #(
    .INIT(8'h8F)) 
     \sig_dbeat_cntr[7]_i_1__1 
       (.I0(n_0_sig_last_mmap_dbeat_reg_i_3),
        .I1(n_0_sig_last_mmap_dbeat_reg_i_2__0),
        .I2(n_0_sig_next_calc_error_reg_i_4__0),
        .O(\n_0_sig_dbeat_cntr[7]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair204" *) 
   LUT4 #(
    .INIT(16'hA802)) 
     \sig_dbeat_cntr[7]_i_2__0 
       (.I0(n_0_sig_next_calc_error_reg_i_4__0),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(n_0_m_axi_sg_wlast_INST_0_i_1),
        .I3(sig_dbeat_cntr_reg__0[7]),
        .O(p_0_in[7]));
(* counter = "28" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__1 ),
        .D(p_0_in[0]),
        .Q(sig_dbeat_cntr_reg__0[0]),
        .R(SR));
(* counter = "28" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__1 ),
        .D(p_0_in[1]),
        .Q(sig_dbeat_cntr_reg__0[1]),
        .R(SR));
(* counter = "28" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__1 ),
        .D(p_0_in[2]),
        .Q(sig_dbeat_cntr_reg__0[2]),
        .R(SR));
(* counter = "28" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__1 ),
        .D(p_0_in[3]),
        .Q(sig_dbeat_cntr_reg__0[3]),
        .R(SR));
(* counter = "28" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__1 ),
        .D(p_0_in[4]),
        .Q(sig_dbeat_cntr_reg__0[4]),
        .R(SR));
(* counter = "28" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__1 ),
        .D(p_0_in[5]),
        .Q(sig_dbeat_cntr_reg__0[5]),
        .R(SR));
(* counter = "28" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__1 ),
        .D(p_0_in[6]),
        .Q(sig_dbeat_cntr_reg__0[6]),
        .R(SR));
(* counter = "28" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__1 ),
        .D(p_0_in[7]),
        .Q(sig_dbeat_cntr_reg__0[7]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair199" *) 
   LUT5 #(
    .INIT(32'h8F8FFF8F)) 
     sig_dqual_reg_empty_i_1
       (.I0(sig_dqual_reg_empty),
        .I1(n_0_sig_next_calc_error_reg_i_5),
        .I2(I3),
        .I3(n_0_sig_next_calc_error_reg_i_4__0),
        .I4(n_0_sig_next_calc_error_reg_i_3),
        .O(n_0_sig_dqual_reg_empty_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_dqual_reg_empty_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_dqual_reg_empty_i_1),
        .Q(sig_dqual_reg_empty),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hF200F2000000F200)) 
     sig_dqual_reg_full_i_1
       (.I0(sig_dqual_reg_empty),
        .I1(n_0_sig_next_calc_error_reg_i_5),
        .I2(sig_dqual_reg_full),
        .I3(I3),
        .I4(n_0_sig_next_calc_error_reg_i_4__0),
        .I5(n_0_sig_next_calc_error_reg_i_3),
        .O(n_0_sig_dqual_reg_full_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_dqual_reg_full_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_dqual_reg_full_i_1),
        .Q(sig_dqual_reg_full),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair203" *) 
   LUT3 #(
    .INIT(8'h20)) 
     sig_last_mmap_dbeat_reg_i_1__1
       (.I0(n_0_sig_last_mmap_dbeat_reg_i_2__0),
        .I1(n_0_sig_last_mmap_dbeat_reg_i_3),
        .I2(sig_dqual_reg_full),
        .O(sig_last_mmap_dbeat));
LUT6 #(
    .INIT(64'h8888888080808880)) 
     sig_last_mmap_dbeat_reg_i_2__0
       (.I0(m_axi_sg_wready),
        .I1(n_0_m_axi_sg_wvalid_INST_0_i_1),
        .I2(sig_data2all_tlast_error),
        .I3(p_2_in),
        .I4(D),
        .I5(p_3_in),
        .O(n_0_sig_last_mmap_dbeat_reg_i_2__0));
(* SOFT_HLUTNM = "soft_lutpair205" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     sig_last_mmap_dbeat_reg_i_3
       (.I0(n_0_m_axi_sg_wlast_INST_0_i_1),
        .I1(sig_dbeat_cntr_reg__0[7]),
        .I2(sig_dbeat_cntr_reg__0[6]),
        .O(n_0_sig_last_mmap_dbeat_reg_i_3));
FDRE #(
    .INIT(1'b0)) 
     sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(SR));
LUT4 #(
    .INIT(16'h0020)) 
     sig_ld_new_cmd_reg_i_1__0
       (.I0(sig_dqual_reg_empty),
        .I1(n_0_sig_next_calc_error_reg_i_5),
        .I2(I3),
        .I3(sig_ld_new_cmd_reg),
        .O(n_0_sig_ld_new_cmd_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_ld_new_cmd_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_ld_new_cmd_reg_i_1__0),
        .Q(sig_ld_new_cmd_reg),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h4F)) 
     sig_next_calc_error_reg_i_1__0
       (.I0(n_0_sig_next_calc_error_reg_i_3),
        .I1(n_0_sig_next_calc_error_reg_i_4__0),
        .I2(I3),
        .O(n_0_sig_next_calc_error_reg_i_1__0));
LUT2 #(
    .INIT(4'h2)) 
     sig_next_calc_error_reg_i_2__0
       (.I0(sig_dqual_reg_empty),
        .I1(n_0_sig_next_calc_error_reg_i_5),
        .O(sig_data2mstr_cmd_ready));
(* SOFT_HLUTNM = "soft_lutpair200" *) 
   LUT2 #(
    .INIT(4'hB)) 
     sig_next_calc_error_reg_i_3
       (.I0(n_0_sig_last_mmap_dbeat_reg_i_3),
        .I1(n_0_sig_last_mmap_dbeat_reg_i_2__0),
        .O(n_0_sig_next_calc_error_reg_i_3));
(* SOFT_HLUTNM = "soft_lutpair199" *) 
   LUT2 #(
    .INIT(4'hB)) 
     sig_next_calc_error_reg_i_4__0
       (.I0(n_0_sig_next_calc_error_reg_i_5),
        .I1(sig_dqual_reg_empty),
        .O(n_0_sig_next_calc_error_reg_i_4__0));
LUT6 #(
    .INIT(64'hFFEFFFEFFFFFFFEF)) 
     sig_next_calc_error_reg_i_5
       (.I0(n_0_sig_next_calc_error_reg_i_6),
        .I1(sig_wdc_status_going_full),
        .I2(sig_mstr2data_cmd_valid),
        .I3(sig_next_calc_error_reg),
        .I4(sig_wsc2stat_status_valid),
        .I5(sig_stat2wsc_status_ready),
        .O(n_0_sig_next_calc_error_reg_i_5));
(* SOFT_HLUTNM = "soft_lutpair201" *) 
   LUT3 #(
    .INIT(8'h80)) 
     sig_next_calc_error_reg_i_6
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .O(n_0_sig_next_calc_error_reg_i_6));
FDRE #(
    .INIT(1'b0)) 
     sig_next_calc_error_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(sig_calc2dm_calc_err),
        .Q(sig_next_calc_error_reg),
        .R(n_0_sig_next_calc_error_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_next_eof_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(\<const1> ),
        .Q(sig_next_cmd_cmplt_reg),
        .R(n_0_sig_next_calc_error_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(\<const1> ),
        .Q(sig_next_last_strb_reg[0]),
        .R(n_0_sig_next_calc_error_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(\<const1> ),
        .Q(sig_next_last_strb_reg[1]),
        .R(n_0_sig_next_calc_error_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(\<const1> ),
        .Q(sig_next_last_strb_reg[2]),
        .R(n_0_sig_next_calc_error_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(\<const1> ),
        .Q(sig_next_last_strb_reg[3]),
        .R(n_0_sig_next_calc_error_reg_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair207" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     sig_posted_to_axi_2_i_1__2
       (.I0(sig_data2all_tlast_error),
        .I1(sig_addr2wsc_cmd_fifo_empty),
        .I2(sig_mstr2data_cmd_valid),
        .I3(I3),
        .O(O2));
LUT4 #(
    .INIT(16'h0080)) 
     sig_push_err2wsc_i_1
       (.I0(sig_next_calc_error_reg),
        .I1(sig_ld_new_cmd_reg),
        .I2(I3),
        .I3(sig_push_err2wsc),
        .O(n_0_sig_push_err2wsc_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_push_err2wsc_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_push_err2wsc_i_1),
        .Q(sig_push_err2wsc),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair206" *) 
   LUT3 #(
    .INIT(8'h0E)) 
     sig_push_to_wsc_i_1
       (.I0(sig_push_to_wsc),
        .I1(n_0_sig_push_to_wsc_i_2),
        .I2(n_0_sig_push_to_wsc_i_3),
        .O(n_0_sig_push_to_wsc_i_1));
(* SOFT_HLUTNM = "soft_lutpair203" *) 
   LUT4 #(
    .INIT(16'h00F4)) 
     sig_push_to_wsc_i_2
       (.I0(n_0_sig_last_mmap_dbeat_reg_i_3),
        .I1(n_0_sig_last_mmap_dbeat_reg_i_2__0),
        .I2(sig_push_err2wsc),
        .I3(sig_tlast_err_stop),
        .O(n_0_sig_push_to_wsc_i_2));
LUT5 #(
    .INIT(32'h0051FFFF)) 
     sig_push_to_wsc_i_3
       (.I0(sig_push_err2wsc),
        .I1(n_0_sig_last_mmap_dbeat_reg_i_2__0),
        .I2(n_0_sig_last_mmap_dbeat_reg_i_3),
        .I3(I4),
        .I4(I3),
        .O(n_0_sig_push_to_wsc_i_3));
FDRE #(
    .INIT(1'b0)) 
     sig_push_to_wsc_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_push_to_wsc_i_1),
        .Q(sig_push_to_wsc),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hFBFF)) 
     \sig_wdc_statcnt[2]_i_2 
       (.I0(sig_tlast_err_stop),
        .I1(sig_push_to_wsc),
        .I2(I1),
        .I3(sig_inhibit_rdy_n),
        .O(O1));
endmodule

module axi_dma_0blk_mem_gen_generic_cstr
   (D,
    DOBDO,
    O8,
    I1,
    m_axi_mm2s_aclk,
    SR,
    I2,
    E,
    Q,
    I3,
    m_axi_mm2s_rdata,
    DIBDI,
    I4,
    sig_skid2dre_wready,
    hold_ff_q,
    I5);
  output [31:0]D;
  output [5:0]DOBDO;
  output O8;
  input I1;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input I2;
  input [0:0]E;
  input [6:0]Q;
  input [6:0]I3;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input I4;
  input sig_skid2dre_wready;
  input hold_ff_q;
  input I5;

  wire [31:0]D;
  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire [6:0]I3;
  wire I4;
  wire I5;
  wire O8;
  wire [6:0]Q;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire sig_skid2dre_wready;

axi_dma_0blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O8(O8),
        .Q(Q),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .sig_skid2dre_wready(sig_skid2dre_wready));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module axi_dma_0blk_mem_gen_generic_cstr__parameterized0
   (D,
    DOBDO,
    O3,
    I1,
    m_axi_s2mm_aclk,
    SR,
    I2,
    E,
    Q,
    I3,
    I4,
    DIBDI,
    p_0_in5_in,
    I5);
  output [34:0]D;
  output [5:0]DOBDO;
  output [2:0]O3;
  input I1;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input I2;
  input [0:0]E;
  input [6:0]Q;
  input [6:0]I3;
  input [31:0]I4;
  input [5:0]DIBDI;
  input p_0_in5_in;
  input [2:0]I5;

  wire [34:0]D;
  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire [6:0]I3;
  wire [31:0]I4;
  wire [2:0]I5;
  wire [2:0]O3;
  wire [6:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_0_in5_in;

axi_dma_0blk_mem_gen_prim_width__parameterized0 \ramloop[0].ram.r 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O3(O3),
        .Q(Q),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in5_in(p_0_in5_in));
endmodule

module axi_dma_0blk_mem_gen_prim_width
   (D,
    DOBDO,
    O8,
    I1,
    m_axi_mm2s_aclk,
    SR,
    I2,
    E,
    Q,
    I3,
    m_axi_mm2s_rdata,
    DIBDI,
    I4,
    sig_skid2dre_wready,
    hold_ff_q,
    I5);
  output [31:0]D;
  output [5:0]DOBDO;
  output O8;
  input I1;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input I2;
  input [0:0]E;
  input [6:0]Q;
  input [6:0]I3;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input I4;
  input sig_skid2dre_wready;
  input hold_ff_q;
  input I5;

  wire [31:0]D;
  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire [6:0]I3;
  wire I4;
  wire I5;
  wire O8;
  wire [6:0]Q;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire sig_skid2dre_wready;

axi_dma_0blk_mem_gen_prim_wrapper_v6 \v6_noinit.ram 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O8(O8),
        .Q(Q),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .sig_skid2dre_wready(sig_skid2dre_wready));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_dma_0blk_mem_gen_prim_width__parameterized0
   (D,
    DOBDO,
    O3,
    I1,
    m_axi_s2mm_aclk,
    SR,
    I2,
    E,
    Q,
    I3,
    I4,
    DIBDI,
    p_0_in5_in,
    I5);
  output [34:0]D;
  output [5:0]DOBDO;
  output [2:0]O3;
  input I1;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input I2;
  input [0:0]E;
  input [6:0]Q;
  input [6:0]I3;
  input [31:0]I4;
  input [5:0]DIBDI;
  input p_0_in5_in;
  input [2:0]I5;

  wire [34:0]D;
  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire [6:0]I3;
  wire [31:0]I4;
  wire [2:0]I5;
  wire [2:0]O3;
  wire [6:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_0_in5_in;

axi_dma_0blk_mem_gen_prim_wrapper_v6__parameterized0 \v6_noinit.ram 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O3(O3),
        .Q(Q),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in5_in(p_0_in5_in));
endmodule

module axi_dma_0blk_mem_gen_prim_wrapper_v6
   (D,
    DOBDO,
    O8,
    I1,
    m_axi_mm2s_aclk,
    SR,
    I2,
    E,
    Q,
    I3,
    m_axi_mm2s_rdata,
    DIBDI,
    I4,
    sig_skid2dre_wready,
    hold_ff_q,
    I5);
  output [31:0]D;
  output [5:0]DOBDO;
  output O8;
  input I1;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input I2;
  input [0:0]E;
  input [6:0]Q;
  input [6:0]I3;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input I4;
  input sig_skid2dre_wready;
  input hold_ff_q;
  input I5;

  wire \<const0> ;
  wire \<const1> ;
  wire [31:0]D;
  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire [6:0]I3;
  wire I4;
  wire I5;
  wire O8;
  wire [6:0]Q;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire \n_12_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_13_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_14_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_20_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_21_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_22_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_28_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_29_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_30_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_36_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_37_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_38_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_39_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_40_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_44_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_45_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_46_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_4_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_52_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_53_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_54_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_5_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_60_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_61_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_62_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_68_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_69_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_6_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_70_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_71_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_72_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_73_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_74_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_75_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire sig_skid2dre_wready;
  wire \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram 
       (.ADDRARDADDR({\<const1> ,\<const0> ,\<const0> ,Q,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const0> ,\<const0> ,I3,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const0> ),
        .CASCADEINB(\<const0> ),
        .CASCADEOUTA(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(m_axi_mm2s_aclk),
        .CLKBWRCLK(m_axi_mm2s_aclk),
        .DBITERR(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,m_axi_mm2s_rdata[19:15],\<const0> ,\<const0> ,\<const0> ,m_axi_mm2s_rdata[14:10],\<const0> ,\<const0> ,\<const0> ,m_axi_mm2s_rdata[9:5],\<const0> ,\<const0> ,\<const0> ,m_axi_mm2s_rdata[4:0]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,DIBDI[5:3],\<const0> ,\<const0> ,\<const0> ,DIBDI[2:0],m_axi_mm2s_rdata[31:30],\<const0> ,\<const0> ,\<const0> ,m_axi_mm2s_rdata[29:25],\<const0> ,\<const0> ,\<const0> ,m_axi_mm2s_rdata[24:20]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO({\n_4_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_5_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_6_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[19:15],\n_12_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_13_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_14_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[14:10],\n_20_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_21_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_22_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[9:5],\n_28_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_29_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_30_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[4:0]}),
        .DOBDO({\n_36_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_37_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_38_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_39_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_40_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,DOBDO[5:3],\n_44_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_45_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_46_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,DOBDO[2:0],D[31:30],\n_52_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_53_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_54_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[29:25],\n_60_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_61_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_62_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[24:20]}),
        .DOPADOP({\n_68_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_69_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_70_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_71_NO_BMM_INFO.SDP.WIDE_PRIM36.ram }),
        .DOPBDOP({\n_72_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_73_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_74_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_75_NO_BMM_INFO.SDP.WIDE_PRIM36.ram }),
        .ECCPARITY(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I1),
        .ENBWREN(E),
        .INJECTDBITERR(\<const0> ),
        .INJECTSBITERR(\<const0> ),
        .RDADDRECC(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(I2),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(SR),
        .RSTREGB(\<const0> ),
        .SBITERR(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .WEBWE({E,E,E,E,E,E,E,E}));
LUT5 #(
    .INIT(32'h80808000)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_2 
       (.I0(DOBDO[5]),
        .I1(I4),
        .I2(sig_skid2dre_wready),
        .I3(hold_ff_q),
        .I4(I5),
        .O(O8));
VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_v6" *) 
module axi_dma_0blk_mem_gen_prim_wrapper_v6__parameterized0
   (D,
    DOBDO,
    O3,
    I1,
    m_axi_s2mm_aclk,
    SR,
    I2,
    E,
    Q,
    I3,
    I4,
    DIBDI,
    p_0_in5_in,
    I5);
  output [34:0]D;
  output [5:0]DOBDO;
  output [2:0]O3;
  input I1;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input I2;
  input [0:0]E;
  input [6:0]Q;
  input [6:0]I3;
  input [31:0]I4;
  input [5:0]DIBDI;
  input p_0_in5_in;
  input [2:0]I5;

  wire \<const0> ;
  wire \<const1> ;
  wire [34:0]D;
  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire [6:0]I3;
  wire [31:0]I4;
  wire [2:0]I5;
  wire [2:0]O3;
  wire [6:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire \n_12_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_13_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_14_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_20_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_21_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_22_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_28_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_29_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_30_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_36_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_37_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_38_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_39_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_44_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_45_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_46_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_4_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_52_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_53_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_54_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_5_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_60_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_61_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_62_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_68_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_69_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_6_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_70_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_71_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_72_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_73_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_74_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_75_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_7_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire p_0_in5_in;
  wire \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram 
       (.ADDRARDADDR({\<const1> ,\<const0> ,\<const0> ,Q,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const0> ,\<const0> ,I3,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const0> ),
        .CASCADEINB(\<const0> ),
        .CASCADEOUTA(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(m_axi_s2mm_aclk),
        .CLKBWRCLK(m_axi_s2mm_aclk),
        .DBITERR(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,I4[18:15],\<const0> ,\<const0> ,\<const0> ,I4[14:10],\<const0> ,\<const0> ,\<const0> ,I4[9:5],\<const0> ,\<const0> ,\<const0> ,I4[4:0]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,DIBDI[5:2],\<const0> ,\<const0> ,\<const0> ,DIBDI[1:0],I4[31:29],\<const0> ,\<const0> ,\<const0> ,I4[28:24],\<const0> ,\<const0> ,\<const0> ,I4[23:19]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO({\n_4_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_5_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_6_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_7_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[18:15],\n_12_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_13_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_14_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[14:10],\n_20_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_21_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_22_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[9:5],\n_28_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_29_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_30_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[4:0]}),
        .DOBDO({\n_36_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_37_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_38_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_39_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,DOBDO[5:2],\n_44_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_45_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_46_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,DOBDO[1:0],D[31:29],\n_52_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_53_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_54_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[28:24],\n_60_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_61_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_62_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[23:19]}),
        .DOPADOP({\n_68_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_69_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_70_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_71_NO_BMM_INFO.SDP.WIDE_PRIM36.ram }),
        .DOPBDOP({\n_72_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_73_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_74_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_75_NO_BMM_INFO.SDP.WIDE_PRIM36.ram }),
        .ECCPARITY(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I1),
        .ENBWREN(E),
        .INJECTDBITERR(\<const0> ),
        .INJECTSBITERR(\<const0> ),
        .RDADDRECC(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(I2),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(SR),
        .RSTREGB(\<const0> ),
        .SBITERR(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .WEBWE({E,E,E,E,E,E,E,E}));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h4004FFFF40040000)) 
     \sig_data_reg_out[32]_i_1 
       (.I0(DOBDO[3]),
        .I1(DOBDO[0]),
        .I2(DOBDO[1]),
        .I3(DOBDO[2]),
        .I4(p_0_in5_in),
        .I5(I5[0]),
        .O(O3[0]));
(* SOFT_HLUTNM = "soft_lutpair119" *) 
   LUT5 #(
    .INIT(32'h20FF2000)) 
     \sig_data_reg_out[33]_i_1 
       (.I0(DOBDO[1]),
        .I1(DOBDO[3]),
        .I2(DOBDO[0]),
        .I3(p_0_in5_in),
        .I4(I5[1]),
        .O(O3[1]));
LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
     \sig_data_reg_out[34]_i_1 
       (.I0(DOBDO[1]),
        .I1(DOBDO[2]),
        .I2(DOBDO[3]),
        .I3(DOBDO[0]),
        .I4(p_0_in5_in),
        .I5(I5[2]),
        .O(O3[2]));
(* SOFT_HLUTNM = "soft_lutpair120" *) 
   LUT4 #(
    .INIT(16'h4004)) 
     \sig_data_skid_reg[32]_i_1 
       (.I0(DOBDO[3]),
        .I1(DOBDO[0]),
        .I2(DOBDO[1]),
        .I3(DOBDO[2]),
        .O(D[32]));
(* SOFT_HLUTNM = "soft_lutpair119" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \sig_data_skid_reg[33]_i_1 
       (.I0(DOBDO[1]),
        .I1(DOBDO[3]),
        .I2(DOBDO[0]),
        .O(D[33]));
(* SOFT_HLUTNM = "soft_lutpair120" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \sig_data_skid_reg[34]_i_1 
       (.I0(DOBDO[1]),
        .I1(DOBDO[2]),
        .I2(DOBDO[3]),
        .I3(DOBDO[0]),
        .O(D[34]));
endmodule

module axi_dma_0blk_mem_gen_top
   (D,
    DOBDO,
    O8,
    I1,
    m_axi_mm2s_aclk,
    SR,
    I2,
    E,
    Q,
    I3,
    m_axi_mm2s_rdata,
    DIBDI,
    I4,
    sig_skid2dre_wready,
    hold_ff_q,
    I5);
  output [31:0]D;
  output [5:0]DOBDO;
  output O8;
  input I1;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input I2;
  input [0:0]E;
  input [6:0]Q;
  input [6:0]I3;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input I4;
  input sig_skid2dre_wready;
  input hold_ff_q;
  input I5;

  wire [31:0]D;
  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire [6:0]I3;
  wire I4;
  wire I5;
  wire O8;
  wire [6:0]Q;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire sig_skid2dre_wready;

axi_dma_0blk_mem_gen_generic_cstr \valid.cstr 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O8(O8),
        .Q(Q),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .sig_skid2dre_wready(sig_skid2dre_wready));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module axi_dma_0blk_mem_gen_top__parameterized0
   (D,
    DOBDO,
    O3,
    I1,
    m_axi_s2mm_aclk,
    SR,
    I2,
    E,
    Q,
    I3,
    I4,
    DIBDI,
    p_0_in5_in,
    I5);
  output [34:0]D;
  output [5:0]DOBDO;
  output [2:0]O3;
  input I1;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input I2;
  input [0:0]E;
  input [6:0]Q;
  input [6:0]I3;
  input [31:0]I4;
  input [5:0]DIBDI;
  input p_0_in5_in;
  input [2:0]I5;

  wire [34:0]D;
  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire [6:0]I3;
  wire [31:0]I4;
  wire [2:0]I5;
  wire [2:0]O3;
  wire [6:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_0_in5_in;

axi_dma_0blk_mem_gen_generic_cstr__parameterized0 \valid.cstr 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O3(O3),
        .Q(Q),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in5_in(p_0_in5_in));
endmodule

module axi_dma_0blk_mem_gen_v8_0
   (D,
    DOBDO,
    O8,
    I1,
    m_axi_mm2s_aclk,
    SR,
    I2,
    E,
    Q,
    I3,
    m_axi_mm2s_rdata,
    DIBDI,
    I4,
    sig_skid2dre_wready,
    hold_ff_q,
    I5);
  output [31:0]D;
  output [5:0]DOBDO;
  output O8;
  input I1;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input I2;
  input [0:0]E;
  input [6:0]Q;
  input [6:0]I3;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input I4;
  input sig_skid2dre_wready;
  input hold_ff_q;
  input I5;

  wire [31:0]D;
  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire [6:0]I3;
  wire I4;
  wire I5;
  wire O8;
  wire [6:0]Q;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire sig_skid2dre_wready;

axi_dma_0blk_mem_gen_v8_0_synth inst_blk_mem_gen
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O8(O8),
        .Q(Q),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .sig_skid2dre_wready(sig_skid2dre_wready));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_0" *) 
module axi_dma_0blk_mem_gen_v8_0__parameterized1
   (D,
    DOBDO,
    O3,
    I1,
    m_axi_s2mm_aclk,
    SR,
    I2,
    E,
    Q,
    I3,
    I4,
    DIBDI,
    p_0_in5_in,
    I5);
  output [34:0]D;
  output [5:0]DOBDO;
  output [2:0]O3;
  input I1;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input I2;
  input [0:0]E;
  input [6:0]Q;
  input [6:0]I3;
  input [31:0]I4;
  input [5:0]DIBDI;
  input p_0_in5_in;
  input [2:0]I5;

  wire [34:0]D;
  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire [6:0]I3;
  wire [31:0]I4;
  wire [2:0]I5;
  wire [2:0]O3;
  wire [6:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_0_in5_in;

axi_dma_0blk_mem_gen_v8_0_synth__parameterized0 inst_blk_mem_gen
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O3(O3),
        .Q(Q),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in5_in(p_0_in5_in));
endmodule

module axi_dma_0blk_mem_gen_v8_0_synth
   (D,
    DOBDO,
    O8,
    I1,
    m_axi_mm2s_aclk,
    SR,
    I2,
    E,
    Q,
    I3,
    m_axi_mm2s_rdata,
    DIBDI,
    I4,
    sig_skid2dre_wready,
    hold_ff_q,
    I5);
  output [31:0]D;
  output [5:0]DOBDO;
  output O8;
  input I1;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input I2;
  input [0:0]E;
  input [6:0]Q;
  input [6:0]I3;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input I4;
  input sig_skid2dre_wready;
  input hold_ff_q;
  input I5;

  wire [31:0]D;
  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire [6:0]I3;
  wire I4;
  wire I5;
  wire O8;
  wire [6:0]Q;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire sig_skid2dre_wready;

axi_dma_0blk_mem_gen_top \gnativebmg.native_blk_mem_gen 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O8(O8),
        .Q(Q),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .sig_skid2dre_wready(sig_skid2dre_wready));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_0_synth" *) 
module axi_dma_0blk_mem_gen_v8_0_synth__parameterized0
   (D,
    DOBDO,
    O3,
    I1,
    m_axi_s2mm_aclk,
    SR,
    I2,
    E,
    Q,
    I3,
    I4,
    DIBDI,
    p_0_in5_in,
    I5);
  output [34:0]D;
  output [5:0]DOBDO;
  output [2:0]O3;
  input I1;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input I2;
  input [0:0]E;
  input [6:0]Q;
  input [6:0]I3;
  input [31:0]I4;
  input [5:0]DIBDI;
  input p_0_in5_in;
  input [2:0]I5;

  wire [34:0]D;
  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire [6:0]I3;
  wire [31:0]I4;
  wire [2:0]I5;
  wire [2:0]O3;
  wire [6:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_0_in5_in;

axi_dma_0blk_mem_gen_top__parameterized0 \gnativebmg.native_blk_mem_gen 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O3(O3),
        .Q(Q),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in5_in(p_0_in5_in));
endmodule

module axi_dma_0cdc_sync
   (axi_lite_reset_n,
    SR,
    O1,
    s_axi_lite_aclk,
    axi_resetn,
    s_axi_lite_awaddr);
  output axi_lite_reset_n;
  output [0:0]SR;
  output O1;
  input s_axi_lite_aclk;
  input axi_resetn;
  input [1:0]s_axi_lite_awaddr;

  wire \<const0> ;
  wire \<const1> ;
  wire O1;
  wire [0:0]SR;
  wire axi_lite_reset_n;
  wire axi_resetn;
  wire \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg ;
  wire \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg ;
  wire \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg ;
  wire s_axi_lite_aclk;
  wire [1:0]s_axi_lite_awaddr;

(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(axi_resetn),
        .Q(\n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg ),
        .Q(\n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg ),
        .Q(\n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg ),
        .Q(axi_lite_reset_n),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT3 #(
    .INIT(8'hFB)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[16]_i_2 
       (.I0(s_axi_lite_awaddr[1]),
        .I1(axi_lite_reset_n),
        .I2(s_axi_lite_awaddr[0]),
        .O(O1));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT1 #(
    .INIT(2'h1)) 
     arready_i_i_1
       (.I0(axi_lite_reset_n),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_dma_0cdc_sync_32
   (m_axi_sg_hrdresetn,
    O1,
    m_axi_sg_aclk,
    axi_resetn);
  output m_axi_sg_hrdresetn;
  output O1;
  input m_axi_sg_aclk;
  input axi_resetn;

  wire \<const0> ;
  wire \<const1> ;
  wire O1;
  wire axi_resetn;
  wire m_axi_sg_aclk;
  wire m_axi_sg_hrdresetn;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;

(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(axi_resetn),
        .Q(s_level_out_d1_cdc_to),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(s_level_out_d3),
        .Q(m_axi_sg_hrdresetn),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \GNE_SYNC_RESET.scndry_resetn_i_1 
       (.I0(m_axi_sg_hrdresetn),
        .O(O1));
VCC VCC
       (.P(\<const1> ));
endmodule

module axi_dma_0cntr_incr_decr_addn_f
   (O1,
    O3,
    O4,
    O5,
    O6,
    O7,
    S0,
    O2,
    m_axi_sg_aclk,
    I70,
    follower_empty_s2mm,
    m_axi_sg_aresetn);
  output O1;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output S0;
  input [0:0]O2;
  input m_axi_sg_aclk;
  input I70;
  input follower_empty_s2mm;
  input m_axi_sg_aresetn;

  wire I70;
  wire LO;
  wire O1;
  wire [0:0]O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire S;
  wire S0;
  wire S11_out;
  wire S2_out;
  wire S5_out;
  wire S8_out;
  wire VCC_1;
  wire [4:0]addr_i_p1;
  wire follower_empty_s2mm;
  wire lopt;
  wire lopt_1;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I ;
  wire [3:0]\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_S_UNCONNECTED ;

LUT6 #(
    .INIT(64'h0000000008000000)) 
     FIFO_Full_i_1__1
       (.I0(addr_i_p1[3]),
        .I1(addr_i_p1[1]),
        .I2(addr_i_p1[2]),
        .I3(addr_i_p1[0]),
        .I4(m_axi_sg_aresetn),
        .I5(addr_i_p1[4]),
        .O(O7));
LUT2 #(
    .INIT(4'h2)) 
     \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm[33]_i_1 
       (.I0(follower_empty_s2mm),
        .I1(O1),
        .O(S0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[0]),
        .Q(O6),
        .S(O2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(lopt),
        .CO({LO,\n_0_STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I ,\n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I ,\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I }),
        .CYINIT(I70),
        .DI({O3,O4,O5,O6}),
        .O(addr_i_p1[3:0]),
        .S({S2_out,S5_out,S8_out,S11_out}));
GND \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND 
       (.G(lopt));
LUT3 #(
    .INIT(8'h9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__4 
       (.I0(O6),
        .I1(O1),
        .I2(follower_empty_s2mm),
        .O(S11_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[1]),
        .Q(O5),
        .S(O2));
LUT3 #(
    .INIT(8'h9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__4 
       (.I0(O5),
        .I1(O1),
        .I2(follower_empty_s2mm),
        .O(S8_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[2]),
        .Q(O4),
        .S(O2));
LUT3 #(
    .INIT(8'h9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I_i_1__0 
       (.I0(O4),
        .I1(O1),
        .I2(follower_empty_s2mm),
        .O(S5_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[3]),
        .Q(O3),
        .S(O2));
LUT3 #(
    .INIT(8'h9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[3].MUXCY_L_I_i_1__0 
       (.I0(O3),
        .I1(O1),
        .I2(follower_empty_s2mm),
        .O(S2_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[4]),
        .Q(O1),
        .S(O2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4 
       (.CI(LO),
        .CO(\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(lopt_1),
        .DI(\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_O_UNCONNECTED [3:1],addr_i_p1[4]}),
        .S({\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_S_UNCONNECTED [3:1],S}));
GND \STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_GND 
       (.G(lopt_1));
LUT2 #(
    .INIT(4'hE)) 
     \STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_i_1__0 
       (.I0(O1),
        .I1(follower_empty_s2mm),
        .O(S));
VCC VCC
       (.P(VCC_1));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_dma_0cntr_incr_decr_addn_f_29
   (O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    E,
    fifo_sinit,
    m_axi_sg_aclk,
    fifo_wren2_out,
    I1,
    s2mm_scndry_resetn);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output [0:0]E;
  input fifo_sinit;
  input m_axi_sg_aclk;
  input fifo_wren2_out;
  input I1;
  input s2mm_scndry_resetn;

  wire [0:0]E;
  wire I1;
  wire LO;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire S;
  wire S11_out;
  wire S2_out;
  wire S5_out;
  wire S8_out;
  wire VCC_1;
  wire [4:0]addr_i_p1;
  wire fifo_sinit;
  wire fifo_wren2_out;
  wire lopt;
  wire lopt_1;
  wire m_axi_sg_aclk;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I ;
  wire s2mm_scndry_resetn;
  wire [3:0]\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_S_UNCONNECTED ;

LUT6 #(
    .INIT(64'h0000000080000000)) 
     FIFO_Full_i_1__3
       (.I0(addr_i_p1[2]),
        .I1(addr_i_p1[1]),
        .I2(addr_i_p1[3]),
        .I3(addr_i_p1[0]),
        .I4(s2mm_scndry_resetn),
        .I5(addr_i_p1[4]),
        .O(O6));
LUT2 #(
    .INIT(4'h2)) 
     \GEN_SYNC_FIFO.stsstrm_fifo_dout[32]_i_1 
       (.I0(I1),
        .I1(O1),
        .O(E));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[0]),
        .Q(O5),
        .S(fifo_sinit));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(lopt),
        .CO({LO,\n_0_STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I ,\n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I ,\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I }),
        .CYINIT(fifo_wren2_out),
        .DI({O2,O3,O4,O5}),
        .O(addr_i_p1[3:0]),
        .S({S2_out,S5_out,S8_out,S11_out}));
GND \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND 
       (.G(lopt));
LUT3 #(
    .INIT(8'h9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__7 
       (.I0(O5),
        .I1(O1),
        .I2(I1),
        .O(S11_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[1]),
        .Q(O4),
        .S(fifo_sinit));
LUT3 #(
    .INIT(8'h9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__7 
       (.I0(O4),
        .I1(O1),
        .I2(I1),
        .O(S8_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[2]),
        .Q(O3),
        .S(fifo_sinit));
LUT3 #(
    .INIT(8'h9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I_i_1__2 
       (.I0(O3),
        .I1(O1),
        .I2(I1),
        .O(S5_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[3]),
        .Q(O2),
        .S(fifo_sinit));
LUT3 #(
    .INIT(8'h9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[3].MUXCY_L_I_i_1__2 
       (.I0(O2),
        .I1(O1),
        .I2(I1),
        .O(S2_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[4]),
        .Q(O1),
        .S(fifo_sinit));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4 
       (.CI(LO),
        .CO(\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(lopt_1),
        .DI(\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_O_UNCONNECTED [3:1],addr_i_p1[4]}),
        .S({\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_S_UNCONNECTED [3:1],S}));
GND \STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_GND 
       (.G(lopt_1));
LUT2 #(
    .INIT(4'hE)) 
     \STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_i_1__2 
       (.I0(O1),
        .I1(I1),
        .O(S));
VCC VCC
       (.P(VCC_1));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_dma_0cntr_incr_decr_addn_f_30
   (O1,
    O2,
    O3,
    O4,
    O5,
    SR,
    m_axi_sg_aclk,
    p_36_out,
    I7,
    I8,
    mm2s_halt,
    mm2s_scndry_resetn);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input p_36_out;
  input I7;
  input I8;
  input mm2s_halt;
  input mm2s_scndry_resetn;

  wire I7;
  wire I8;
  wire LO;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire S;
  wire S11_out;
  wire S2_out;
  wire S5_out;
  wire S8_out;
  wire [0:0]SR;
  wire VCC_1;
  wire [4:0]addr_i_p1;
  wire lopt;
  wire lopt_1;
  wire m_axi_sg_aclk;
  wire mm2s_halt;
  wire mm2s_scndry_resetn;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I ;
  wire p_36_out;
  wire [3:0]\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_S_UNCONNECTED ;

LUT6 #(
    .INIT(64'h0000000080000000)) 
     FIFO_Full_i_1__2
       (.I0(addr_i_p1[2]),
        .I1(addr_i_p1[1]),
        .I2(addr_i_p1[3]),
        .I3(addr_i_p1[0]),
        .I4(mm2s_scndry_resetn),
        .I5(addr_i_p1[4]),
        .O(O5));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[0]),
        .Q(O4),
        .S(SR));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(lopt),
        .CO({LO,\n_0_STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I ,\n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I ,\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I }),
        .CYINIT(p_36_out),
        .DI({O1,O2,O3,O4}),
        .O(addr_i_p1[3:0]),
        .S({S2_out,S5_out,S8_out,S11_out}));
GND \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND 
       (.G(lopt));
LUT4 #(
    .INIT(16'hAA9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__6 
       (.I0(O4),
        .I1(I7),
        .I2(I8),
        .I3(mm2s_halt),
        .O(S11_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[1]),
        .Q(O3),
        .S(SR));
LUT4 #(
    .INIT(16'hAA9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__6 
       (.I0(O3),
        .I1(I7),
        .I2(I8),
        .I3(mm2s_halt),
        .O(S8_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[2]),
        .Q(O2),
        .S(SR));
LUT4 #(
    .INIT(16'hAA9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I_i_1__1 
       (.I0(O2),
        .I1(I7),
        .I2(I8),
        .I3(mm2s_halt),
        .O(S5_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[3]),
        .Q(O1),
        .S(SR));
LUT4 #(
    .INIT(16'hAA9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[3].MUXCY_L_I_i_1__1 
       (.I0(O1),
        .I1(I7),
        .I2(I8),
        .I3(mm2s_halt),
        .O(S2_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[4]),
        .Q(\n_0_STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I ),
        .S(SR));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4 
       (.CI(LO),
        .CO(\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(lopt_1),
        .DI(\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_O_UNCONNECTED [3:1],addr_i_p1[4]}),
        .S({\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_S_UNCONNECTED [3:1],S}));
GND \STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_GND 
       (.G(lopt_1));
LUT4 #(
    .INIT(16'hAA9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_i_1__1 
       (.I0(\n_0_STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I ),
        .I1(I7),
        .I2(I8),
        .I3(mm2s_halt),
        .O(S));
VCC VCC
       (.P(VCC_1));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_dma_0cntr_incr_decr_addn_f_7
   (O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O14,
    O15,
    O7,
    m_axi_s2mm_aclk,
    sel,
    I14,
    sig_eop_halt_xfer,
    p_1_in,
    p_2_in,
    I9,
    sig_eop_sent_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O14;
  output O15;
  output O7;
  input m_axi_s2mm_aclk;
  input sel;
  input I14;
  input sig_eop_halt_xfer;
  input p_1_in;
  input p_2_in;
  input I9;
  input sig_eop_sent_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

  wire I14;
  wire I9;
  wire LO;
  wire O1;
  wire O14;
  wire O15;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire S;
  wire S11_out;
  wire S2_out;
  wire S5_out;
  wire S8_out;
  wire VCC_1;
  wire [4:0]addr_i_p1;
  wire lopt;
  wire lopt_1;
  wire m_axi_s2mm_aclk;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I ;
  wire p_1_in;
  wire p_2_in;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent_reg;
  wire [3:0]\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_S_UNCONNECTED ;

LUT6 #(
    .INIT(64'h0000000000800000)) 
     FIFO_Full_i_1
       (.I0(addr_i_p1[1]),
        .I1(addr_i_p1[3]),
        .I2(addr_i_p1[2]),
        .I3(O2),
        .I4(addr_i_p1[0]),
        .I5(addr_i_p1[4]),
        .O(O7));
(* SOFT_HLUTNM = "soft_lutpair139" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_12 
       (.I0(sig_eop_halt_xfer),
        .I1(O1),
        .I2(p_1_in),
        .I3(p_2_in),
        .O(O14));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[0]),
        .Q(O6),
        .S(O2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(lopt),
        .CO({LO,\n_0_STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I ,\n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I ,\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I }),
        .CYINIT(sel),
        .DI({O3,O4,O5,O6}),
        .O(addr_i_p1[3:0]),
        .S({S2_out,S5_out,S8_out,S11_out}));
GND \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND 
       (.G(lopt));
LUT2 #(
    .INIT(4'h6)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__2 
       (.I0(O6),
        .I1(I14),
        .O(S11_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[1]),
        .Q(O5),
        .S(O2));
LUT2 #(
    .INIT(4'h6)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__2 
       (.I0(O5),
        .I1(I14),
        .O(S8_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[2]),
        .Q(O4),
        .S(O2));
LUT2 #(
    .INIT(4'h6)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I_i_1 
       (.I0(O4),
        .I1(I14),
        .O(S5_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[3]),
        .Q(O3),
        .S(O2));
LUT2 #(
    .INIT(4'h6)) 
     \STRUCTURAL_A_GEN.Addr_Counters[3].MUXCY_L_I_i_1 
       (.I0(O3),
        .I1(I14),
        .O(S2_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[4]),
        .Q(O1),
        .S(O2));
LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I_i_1 
       (.I0(sig_eop_sent_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(O2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4 
       (.CI(LO),
        .CO(\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(lopt_1),
        .DI(\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_O_UNCONNECTED [3:1],addr_i_p1[4]}),
        .S({\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_S_UNCONNECTED [3:1],S}));
GND \STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_GND 
       (.G(lopt_1));
LUT2 #(
    .INIT(4'h6)) 
     \STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_i_1 
       (.I0(O1),
        .I1(I14),
        .O(S));
VCC VCC
       (.P(VCC_1));
(* SOFT_HLUTNM = "soft_lutpair139" *) 
   LUT3 #(
    .INIT(8'hEF)) 
     sig_eop_halt_xfer_i_4
       (.I0(sig_eop_halt_xfer),
        .I1(O1),
        .I2(I9),
        .O(O15));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_dma_0cntr_incr_decr_addn_f__parameterized0
   (sig_rd_empty,
    Addr,
    O1,
    S,
    SR,
    m_axi_sg_aclk,
    Clken,
    I1,
    sig_coelsc_reg_empty,
    sig_rd_empty_0);
  output sig_rd_empty;
  output [0:1]Addr;
  output O1;
  input S;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input Clken;
  input I1;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;

  wire [0:1]Addr;
  wire Clken;
  wire I1;
  wire O1;
  wire S;
  wire S2_out;
  wire S5_out;
  wire [0:0]SR;
  wire VCC_1;
  wire [2:0]addr_i_p1;
  wire lopt;
  wire m_axi_sg_aclk;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I ;
  wire sig_coelsc_reg_empty;
  wire sig_rd_empty;
  wire sig_rd_empty_0;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED ;

LUT4 #(
    .INIT(16'h1000)) 
     FIFO_Full_i_1__0
       (.I0(addr_i_p1[0]),
        .I1(addr_i_p1[2]),
        .I2(addr_i_p1[1]),
        .I3(I1),
        .O(O1));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[0]),
        .Q(Addr[1]),
        .S(SR));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(lopt),
        .CO({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3:1],\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I }),
        .CYINIT(Clken),
        .DI({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3:2],Addr[0],Addr[1]}),
        .O({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED [3],addr_i_p1}),
        .S({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED [3],S,S2_out,S5_out}));
GND \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND 
       (.G(lopt));
LUT4 #(
    .INIT(16'hAAA6)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__5 
       (.I0(Addr[1]),
        .I1(sig_coelsc_reg_empty),
        .I2(sig_rd_empty_0),
        .I3(sig_rd_empty),
        .O(S5_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[1]),
        .Q(Addr[0]),
        .S(SR));
LUT4 #(
    .INIT(16'hAAA6)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__5 
       (.I0(Addr[0]),
        .I1(sig_coelsc_reg_empty),
        .I2(sig_rd_empty_0),
        .I3(sig_rd_empty),
        .O(S2_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(SR));
VCC VCC
       (.P(VCC_1));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_dma_0cntr_incr_decr_addn_f__parameterized0_1
   (O1,
    O2,
    O3,
    S,
    O4,
    S_0,
    SR,
    m_axi_sg_aclk,
    sig_wr_fifo,
    sig_coelsc_reg_empty,
    Dout,
    sig_rd_empty_0,
    I2);
  output O1;
  output O2;
  output O3;
  output S;
  output O4;
  input S_0;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input sig_wr_fifo;
  input sig_coelsc_reg_empty;
  input [1:0]Dout;
  input sig_rd_empty_0;
  input I2;

  wire [1:0]Dout;
  wire I2;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire S;
  wire S2_out;
  wire S5_out;
  wire [0:0]SR;
  wire S_0;
  wire VCC_1;
  wire [2:0]addr_i_p1;
  wire lopt;
  wire m_axi_sg_aclk;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I ;
  wire sig_coelsc_reg_empty;
  wire sig_rd_empty_0;
  wire sig_wr_fifo;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED ;

LUT4 #(
    .INIT(16'h0040)) 
     FIFO_Full_i_1__8
       (.I0(addr_i_p1[0]),
        .I1(I2),
        .I2(addr_i_p1[1]),
        .I3(addr_i_p1[2]),
        .O(O4));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[0]),
        .Q(O3),
        .S(SR));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(lopt),
        .CO({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3:1],\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I }),
        .CYINIT(sig_wr_fifo),
        .DI({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3:2],O2,O3}),
        .O({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED [3],addr_i_p1}),
        .S({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED [3],S_0,S2_out,S5_out}));
GND \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND 
       (.G(lopt));
LUT6 #(
    .INIT(64'h9A9A9A9A9AAA9A9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__3 
       (.I0(O3),
        .I1(O1),
        .I2(sig_coelsc_reg_empty),
        .I3(Dout[1]),
        .I4(sig_rd_empty_0),
        .I5(Dout[0]),
        .O(S5_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[1]),
        .Q(O2),
        .S(SR));
LUT6 #(
    .INIT(64'h9A9A9A9A9AAA9A9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__3 
       (.I0(O2),
        .I1(O1),
        .I2(sig_coelsc_reg_empty),
        .I3(Dout[1]),
        .I4(sig_rd_empty_0),
        .I5(Dout[0]),
        .O(S2_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I 
       (.C(m_axi_sg_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[2]),
        .Q(O1),
        .S(SR));
LUT3 #(
    .INIT(8'hF2)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1__3 
       (.I0(sig_coelsc_reg_empty),
        .I1(O1),
        .I2(sig_rd_empty_0),
        .O(S));
VCC VCC
       (.P(VCC_1));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_dma_0cntr_incr_decr_addn_f__parameterized0_13
   (O1,
    O2,
    O3,
    O4,
    S,
    SR,
    m_axi_s2mm_aclk,
    I1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    Dout);
  output O1;
  output O2;
  output O3;
  output O4;
  output S;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input I1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input [0:0]Dout;

  wire [0:0]Dout;
  wire I1;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire S;
  wire S2_out;
  wire S5_out;
  wire [0:0]SR;
  wire S_0;
  wire VCC_1;
  wire [2:0]addr_i_p1;
  wire lopt;
  wire m_axi_s2mm_aclk;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_rd_empty_0;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED ;

LUT4 #(
    .INIT(16'h0040)) 
     FIFO_Full_i_1__6
       (.I0(addr_i_p1[0]),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(addr_i_p1[1]),
        .I3(addr_i_p1[2]),
        .O(O4));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[0]),
        .Q(O3),
        .S(SR));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(lopt),
        .CO({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3:1],\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I }),
        .CYINIT(I1),
        .DI({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3:2],O2,O3}),
        .O({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED [3],addr_i_p1}),
        .S({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED [3],S_0,S2_out,S5_out}));
GND \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND 
       (.G(lopt));
LUT5 #(
    .INIT(32'h9A9AAA9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__0 
       (.I0(O3),
        .I1(O1),
        .I2(sig_coelsc_reg_empty),
        .I3(sig_rd_empty_0),
        .I4(Dout),
        .O(S5_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[1]),
        .Q(O2),
        .S(SR));
LUT5 #(
    .INIT(32'h9A9AAA9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__0 
       (.I0(O2),
        .I1(O1),
        .I2(sig_coelsc_reg_empty),
        .I3(sig_rd_empty_0),
        .I4(Dout),
        .O(S2_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[2]),
        .Q(O1),
        .S(SR));
LUT3 #(
    .INIT(8'hF4)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1 
       (.I0(O1),
        .I1(sig_coelsc_reg_empty),
        .I2(sig_rd_empty_0),
        .O(S));
LUT4 #(
    .INIT(16'hEEAE)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1__0 
       (.I0(O1),
        .I1(sig_coelsc_reg_empty),
        .I2(sig_rd_empty_0),
        .I3(Dout),
        .O(S_0));
VCC VCC
       (.P(VCC_1));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_dma_0cntr_incr_decr_addn_f__parameterized0_16
   (sig_rd_empty,
    Addr,
    O1,
    S,
    SR,
    m_axi_s2mm_aclk,
    Clken,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rd_empty_0,
    sig_coelsc_reg_empty);
  output sig_rd_empty;
  output [0:1]Addr;
  output O1;
  input S;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input Clken;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_rd_empty_0;
  input sig_coelsc_reg_empty;

  wire [0:1]Addr;
  wire Clken;
  wire O1;
  wire S;
  wire S2_out;
  wire S5_out;
  wire [0:0]SR;
  wire VCC_1;
  wire [2:0]addr_i_p1;
  wire lopt;
  wire m_axi_s2mm_aclk;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_rd_empty;
  wire sig_rd_empty_0;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED ;

LUT4 #(
    .INIT(16'h0040)) 
     FIFO_Full_i_1__5
       (.I0(addr_i_p1[0]),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(addr_i_p1[1]),
        .I3(addr_i_p1[2]),
        .O(O1));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[0]),
        .Q(Addr[1]),
        .S(SR));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(lopt),
        .CO({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3:1],\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I }),
        .CYINIT(Clken),
        .DI({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3:2],Addr[0],Addr[1]}),
        .O({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED [3],addr_i_p1}),
        .S({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED [3],S,S2_out,S5_out}));
GND \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND 
       (.G(lopt));
LUT4 #(
    .INIT(16'hAA9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1 
       (.I0(Addr[1]),
        .I1(sig_rd_empty_0),
        .I2(sig_coelsc_reg_empty),
        .I3(sig_rd_empty),
        .O(S5_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[1]),
        .Q(Addr[0]),
        .S(SR));
LUT4 #(
    .INIT(16'hAA9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1 
       (.I0(Addr[0]),
        .I1(sig_rd_empty_0),
        .I2(sig_coelsc_reg_empty),
        .I3(sig_rd_empty),
        .O(S2_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(SR));
VCC VCC
       (.P(VCC_1));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_dma_0cntr_incr_decr_addn_f__parameterized0_20
   (O1,
    O2,
    O5,
    I1,
    SR,
    m_axi_mm2s_aclk,
    I2,
    I3,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_mstr2sf_cmd_valid,
    I4,
    I5);
  output O1;
  output O2;
  output O5;
  input I1;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input I2;
  input I3;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_mstr2sf_cmd_valid;
  input I4;
  input I5;

  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire O5;
  wire [0:0]SR;
  wire VCC_1;
  wire [2:0]addr_i_p1;
  wire lopt;
  wire m_axi_mm2s_aclk;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__8 ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__8 ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_mstr2sf_cmd_valid;
  wire sig_wr_fifo;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED ;

LUT4 #(
    .INIT(16'h0080)) 
     FIFO_Full_i_1__4
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(addr_i_p1[0]),
        .I2(addr_i_p1[1]),
        .I3(addr_i_p1[2]),
        .O(O2));
LUT4 #(
    .INIT(16'h4C0C)) 
     \OMIT_UNPACKING.lsig_cmd_loaded_i_1 
       (.I0(I2),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(O1),
        .I3(I3),
        .O(O5));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I 
       (.C(m_axi_mm2s_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[0]),
        .Q(\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I ),
        .S(SR));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(lopt),
        .CO({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3:1],\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I }),
        .CYINIT(sig_wr_fifo),
        .DI({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3:2],\n_0_STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I ,\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I }),
        .O({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED [3],addr_i_p1}),
        .S({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED [3],I1,\n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__8 ,\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__8 }));
GND \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND 
       (.G(lopt));
LUT4 #(
    .INIT(16'h9A99)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__8 
       (.I0(\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I ),
        .I1(O1),
        .I2(I2),
        .I3(I3),
        .O(\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__8 ));
LUT3 #(
    .INIT(8'h20)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2 
       (.I0(sig_mstr2sf_cmd_valid),
        .I1(I4),
        .I2(I5),
        .O(sig_wr_fifo));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I 
       (.C(m_axi_mm2s_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[1]),
        .Q(\n_0_STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I ),
        .S(SR));
LUT4 #(
    .INIT(16'h9A99)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__8 
       (.I0(\n_0_STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I ),
        .I1(O1),
        .I2(I2),
        .I3(I3),
        .O(\n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__8 ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I 
       (.C(m_axi_mm2s_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[2]),
        .Q(O1),
        .S(SR));
VCC VCC
       (.P(VCC_1));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_dma_0cntr_incr_decr_addn_f__parameterized0_6
   (sig_rd_empty,
    O1,
    O2,
    O3,
    sig_sm_ld_dre_cmd_ns,
    O4,
    O5,
    SR,
    m_axi_s2mm_aclk,
    sig_wr_fifo,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_sm_pop_cmd_fifo,
    Q,
    sig_need_cmd_flush,
    I4,
    I5,
    I6,
    Dout,
    I7,
    I8,
    p_7_out);
  output sig_rd_empty;
  output O1;
  output O2;
  output O3;
  output sig_sm_ld_dre_cmd_ns;
  output [2:0]O4;
  output O5;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input sig_wr_fifo;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_sm_pop_cmd_fifo;
  input [4:0]Q;
  input sig_need_cmd_flush;
  input I4;
  input I5;
  input I6;
  input [1:0]Dout;
  input I7;
  input I8;
  input p_7_out;

  wire [1:0]Dout;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire O1;
  wire O2;
  wire O3;
  wire [2:0]O4;
  wire O5;
  wire [4:0]Q;
  wire S;
  wire S2_out;
  wire S5_out;
  wire [0:0]SR;
  wire VCC_1;
  wire [2:0]addr_i_p1;
  wire lopt;
  wire m_axi_s2mm_aclk;
  wire \n_0_FSM_onehot_sig_cmdcntl_sm_state[2]_i_2 ;
  wire \n_0_FSM_onehot_sig_cmdcntl_sm_state[3]_i_2 ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I ;
  wire p_7_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_need_cmd_flush;
  wire sig_rd_empty;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_wr_fifo;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED ;

LUT4 #(
    .INIT(16'h0080)) 
     FIFO_Full_i_1__7
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(addr_i_p1[0]),
        .I2(addr_i_p1[1]),
        .I3(addr_i_p1[2]),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair144" *) 
   LUT5 #(
    .INIT(32'hFF0054FF)) 
     \FSM_onehot_sig_cmdcntl_sm_state[1]_i_3 
       (.I0(sig_rd_empty),
        .I1(Dout[1]),
        .I2(p_7_out),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(O5));
LUT6 #(
    .INIT(64'h0000000054550000)) 
     \FSM_onehot_sig_cmdcntl_sm_state[2]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(sig_rd_empty),
        .I3(sig_need_cmd_flush),
        .I4(\n_0_FSM_onehot_sig_cmdcntl_sm_state[2]_i_2 ),
        .I5(I5),
        .O(O4[0]));
(* SOFT_HLUTNM = "soft_lutpair144" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \FSM_onehot_sig_cmdcntl_sm_state[2]_i_2 
       (.I0(sig_rd_empty),
        .I1(p_7_out),
        .I2(Dout[1]),
        .O(\n_0_FSM_onehot_sig_cmdcntl_sm_state[2]_i_2 ));
LUT6 #(
    .INIT(64'h000000000000AAEA)) 
     \FSM_onehot_sig_cmdcntl_sm_state[3]_i_1 
       (.I0(\n_0_FSM_onehot_sig_cmdcntl_sm_state[3]_i_2 ),
        .I1(I7),
        .I2(Q[2]),
        .I3(Dout[0]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(O4[1]));
LUT6 #(
    .INIT(64'h4400440044004404)) 
     \FSM_onehot_sig_cmdcntl_sm_state[3]_i_2 
       (.I0(I8),
        .I1(Q[3]),
        .I2(p_7_out),
        .I3(sig_rd_empty),
        .I4(sig_need_cmd_flush),
        .I5(Dout[1]),
        .O(\n_0_FSM_onehot_sig_cmdcntl_sm_state[3]_i_2 ));
LUT5 #(
    .INIT(32'h00000200)) 
     \FSM_onehot_sig_cmdcntl_sm_state[5]_i_1 
       (.I0(I6),
        .I1(Q[1]),
        .I2(sig_rd_empty),
        .I3(sig_need_cmd_flush),
        .I4(Dout[1]),
        .O(O4[2]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[0]),
        .Q(O2),
        .S(SR));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(lopt),
        .CO({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3:1],\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I }),
        .CYINIT(sig_wr_fifo),
        .DI({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3:2],O1,O2}),
        .O({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED [3],addr_i_p1}),
        .S({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED [3],S,S2_out,S5_out}));
GND \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND 
       (.G(lopt));
LUT3 #(
    .INIT(8'h9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__1 
       (.I0(O2),
        .I1(sig_rd_empty),
        .I2(sig_sm_pop_cmd_fifo),
        .O(S5_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[1]),
        .Q(O1),
        .S(SR));
LUT3 #(
    .INIT(8'h9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__1 
       (.I0(O1),
        .I1(sig_rd_empty),
        .I2(sig_sm_pop_cmd_fifo),
        .O(S2_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(SR));
LUT2 #(
    .INIT(4'hE)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1__1 
       (.I0(sig_rd_empty),
        .I1(sig_sm_pop_cmd_fifo),
        .O(S));
VCC VCC
       (.P(VCC_1));
LUT6 #(
    .INIT(64'h02AA000000A00000)) 
     sig_sm_ld_dre_cmd_i_1
       (.I0(\n_0_FSM_onehot_sig_cmdcntl_sm_state[2]_i_2 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(sig_need_cmd_flush),
        .I4(I4),
        .I5(Q[1]),
        .O(sig_sm_ld_dre_cmd_ns));
endmodule

module axi_dma_0dc_ss
   (O5,
    Q,
    O11,
    I3,
    DI,
    S,
    SR,
    I8,
    m_axi_mm2s_aclk);
  output O5;
  output [1:0]Q;
  output O11;
  input [2:0]I3;
  input [1:0]DI;
  input [1:0]S;
  input [0:0]SR;
  input [0:0]I8;
  input m_axi_mm2s_aclk;

  wire [1:0]DI;
  wire [2:0]I3;
  wire [0:0]I8;
  wire O11;
  wire O5;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;

axi_dma_0updn_cntr dc
       (.DI(DI),
        .I3(I3),
        .I8(I8),
        .O11(O11),
        .O5(O5),
        .Q(Q),
        .S(S),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk));
endmodule

(* ORIG_REF_NAME = "dc_ss" *) 
module axi_dma_0dc_ss__parameterized0
   (O1,
    D,
    O10,
    O11,
    Q,
    I1,
    I2,
    I3,
    I4,
    I5,
    DIBDI,
    sig_strm_tvalid,
    I6,
    I7,
    I9,
    p_13_out,
    SR,
    m_axi_s2mm_aclk);
  output O1;
  output [4:0]D;
  output O10;
  output O11;
  input [6:0]Q;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input [1:0]DIBDI;
  input sig_strm_tvalid;
  input I6;
  input I7;
  input I9;
  input p_13_out;
  input [0:0]SR;
  input m_axi_s2mm_aclk;

  wire [4:0]D;
  wire [1:0]DIBDI;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire [6:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_13_out;
  wire sig_strm_tvalid;

axi_dma_0updn_cntr__parameterized0 dc
       (.D(D),
        .DIBDI(DIBDI),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I9(I9),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .Q(Q),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_13_out(p_13_out),
        .sig_strm_tvalid(sig_strm_tvalid));
endmodule

module axi_dma_0dmem
   (DI,
    Q,
    m_axi_sg_rdata,
    sof_ftch_desc_del1,
    sof_ftch_desc,
    SR,
    E,
    I3,
    m_axi_sg_aclk);
  output [31:0]DI;
  output [32:0]Q;
  input [31:0]m_axi_sg_rdata;
  input sof_ftch_desc_del1;
  input sof_ftch_desc;
  input [0:0]SR;
  input [0:0]E;
  input [32:0]I3;
  input m_axi_sg_aclk;

  wire [31:0]DI;
  wire [0:0]E;
  wire [32:0]I3;
  wire [32:0]Q;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire [31:0]m_axi_sg_rdata;
  wire sof_ftch_desc;
  wire sof_ftch_desc_del1;

LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_0_2_i_2
       (.I0(m_axi_sg_rdata[0]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[0]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_0_2_i_3
       (.I0(m_axi_sg_rdata[1]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[1]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_0_2_i_4
       (.I0(m_axi_sg_rdata[2]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[2]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_12_14_i_2
       (.I0(m_axi_sg_rdata[12]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[12]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_12_14_i_3
       (.I0(m_axi_sg_rdata[13]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[13]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_12_14_i_4
       (.I0(m_axi_sg_rdata[14]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[14]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_15_17_i_2
       (.I0(m_axi_sg_rdata[15]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[15]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_15_17_i_3
       (.I0(m_axi_sg_rdata[16]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[16]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_15_17_i_4
       (.I0(m_axi_sg_rdata[17]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[17]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_18_20_i_2
       (.I0(m_axi_sg_rdata[18]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[18]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_18_20_i_3
       (.I0(m_axi_sg_rdata[19]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[19]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_18_20_i_4
       (.I0(m_axi_sg_rdata[20]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[20]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_21_23_i_2
       (.I0(m_axi_sg_rdata[21]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[21]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_21_23_i_3
       (.I0(m_axi_sg_rdata[22]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[22]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_21_23_i_4
       (.I0(m_axi_sg_rdata[23]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[23]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_24_26_i_2
       (.I0(m_axi_sg_rdata[24]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[24]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_24_26_i_3
       (.I0(m_axi_sg_rdata[25]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[25]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_24_26_i_4
       (.I0(m_axi_sg_rdata[26]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[26]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_27_29_i_2
       (.I0(m_axi_sg_rdata[27]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[27]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_27_29_i_3
       (.I0(m_axi_sg_rdata[28]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[28]));
LUT3 #(
    .INIT(8'hBA)) 
     RAM_reg_0_63_27_29_i_4
       (.I0(m_axi_sg_rdata[29]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[29]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_30_32_i_2
       (.I0(m_axi_sg_rdata[30]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[30]));
LUT3 #(
    .INIT(8'hBA)) 
     RAM_reg_0_63_30_32_i_3
       (.I0(m_axi_sg_rdata[31]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[31]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_3_5_i_2
       (.I0(m_axi_sg_rdata[3]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[3]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_3_5_i_3
       (.I0(m_axi_sg_rdata[4]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[4]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_3_5_i_4
       (.I0(m_axi_sg_rdata[5]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[5]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_6_8_i_2
       (.I0(m_axi_sg_rdata[6]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[6]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_6_8_i_3
       (.I0(m_axi_sg_rdata[7]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[7]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_6_8_i_4
       (.I0(m_axi_sg_rdata[8]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[8]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_9_11_i_2
       (.I0(m_axi_sg_rdata[9]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[9]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_9_11_i_3
       (.I0(m_axi_sg_rdata[10]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[10]));
LUT3 #(
    .INIT(8'h8A)) 
     RAM_reg_0_63_9_11_i_4
       (.I0(m_axi_sg_rdata[11]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(DI[11]));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I3[0]),
        .Q(Q[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I3[10]),
        .Q(Q[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I3[11]),
        .Q(Q[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I3[12]),
        .Q(Q[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I3[13]),
        .Q(Q[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I3[14]),
        .Q(Q[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I3[15]),
        .Q(Q[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I3[16]),
        .Q(Q[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I3[17]),
        .Q(Q[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I3[18]),
        .Q(Q[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I3[19]),
        .Q(Q[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I3[1]),
        .Q(Q[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I3[20]),
        .Q(Q[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I3[21]),
        .Q(Q[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I3[22]),
        .Q(Q[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I3[23]),
        .Q(Q[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I3[24]),
        .Q(Q[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I3[25]),
        .Q(Q[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I3[26]),
        .Q(Q[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I3[27]),
        .Q(Q[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I3[28]),
        .Q(Q[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I3[29]),
        .Q(Q[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I3[2]),
        .Q(Q[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I3[30]),
        .Q(Q[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I3[31]),
        .Q(Q[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I3[32]),
        .Q(Q[32]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I3[3]),
        .Q(Q[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I3[4]),
        .Q(Q[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I3[5]),
        .Q(Q[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I3[6]),
        .Q(Q[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I3[7]),
        .Q(Q[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I3[8]),
        .Q(Q[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I3[9]),
        .Q(Q[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module axi_dma_0dmem__parameterized0
   (O,
    CO,
    O4,
    O6,
    O7,
    O8,
    O17,
    S,
    I8,
    sig_child_qual_first_of_2,
    sig_csm_pop_child_cmd,
    sig_xfer_address,
    SR,
    E,
    p_0_out,
    m_axi_s2mm_aclk);
  output [3:0]O;
  output [0:0]CO;
  output [3:0]O4;
  output O6;
  output [8:0]O7;
  output O8;
  output [4:0]O17;
  input [3:0]S;
  input [3:0]I8;
  input sig_child_qual_first_of_2;
  input sig_csm_pop_child_cmd;
  input [1:0]sig_xfer_address;
  input [0:0]SR;
  input [0:0]E;
  input [8:0]p_0_out;
  input m_axi_s2mm_aclk;

  wire \<const0> ;
  wire [0:0]CO;
  wire [0:0]E;
  wire [3:0]I8;
  wire [3:0]O;
  wire [4:0]O17;
  wire [3:0]O4;
  wire O6;
  wire [8:0]O7;
  wire O8;
  wire [3:0]S;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire \n_0_sig_child_addr_cntr_lsh[0]_i_3 ;
  wire \n_0_sig_child_addr_cntr_lsh[0]_i_4 ;
  wire \n_0_sig_child_addr_cntr_lsh[0]_i_5 ;
  wire \n_0_sig_child_addr_cntr_lsh[0]_i_6 ;
  wire \n_0_sig_child_addr_cntr_lsh[4]_i_2 ;
  wire \n_0_sig_child_addr_cntr_lsh[4]_i_3 ;
  wire \n_0_sig_child_addr_cntr_lsh[4]_i_4 ;
  wire \n_0_sig_child_addr_cntr_lsh_reg[0]_i_2 ;
  wire \n_0_sig_xfer_len_reg[4]_i_2 ;
  wire \n_0_sig_xfer_len_reg[4]_i_3 ;
  wire \n_1_sig_child_addr_cntr_lsh_reg[0]_i_2 ;
  wire \n_1_sig_child_addr_cntr_lsh_reg[4]_i_1 ;
  wire \n_2_sig_child_addr_cntr_lsh_reg[0]_i_2 ;
  wire \n_2_sig_child_addr_cntr_lsh_reg[4]_i_1 ;
  wire \n_3_sig_child_addr_cntr_lsh_reg[0]_i_2 ;
  wire \n_3_sig_child_addr_cntr_lsh_reg[4]_i_1 ;
  wire [8:0]p_0_out;
  wire sig_child_qual_first_of_2;
  wire sig_csm_pop_child_cmd;
  wire [1:0]sig_xfer_address;

(* SOFT_HLUTNM = "soft_lutpair135" *) 
   LUT3 #(
    .INIT(8'h8A)) 
     \FSM_onehot_sig_csm_state[5]_i_6 
       (.I0(O7[7]),
        .I1(O7[8]),
        .I2(sig_child_qual_first_of_2),
        .O(O8));
GND GND
       (.G(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_0_out[0]),
        .Q(O7[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_0_out[1]),
        .Q(O7[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_0_out[2]),
        .Q(O7[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_0_out[3]),
        .Q(O7[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_0_out[4]),
        .Q(O7[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_0_out[5]),
        .Q(O7[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_0_out[6]),
        .Q(O7[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_0_out[7]),
        .Q(O7[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_0_out[8]),
        .Q(O7[8]),
        .R(SR));
LUT2 #(
    .INIT(4'h2)) 
     \sig_child_addr_cntr_lsh[0]_i_3 
       (.I0(O7[3]),
        .I1(sig_csm_pop_child_cmd),
        .O(\n_0_sig_child_addr_cntr_lsh[0]_i_3 ));
LUT2 #(
    .INIT(4'h2)) 
     \sig_child_addr_cntr_lsh[0]_i_4 
       (.I0(O7[2]),
        .I1(sig_csm_pop_child_cmd),
        .O(\n_0_sig_child_addr_cntr_lsh[0]_i_4 ));
LUT2 #(
    .INIT(4'h2)) 
     \sig_child_addr_cntr_lsh[0]_i_5 
       (.I0(O7[1]),
        .I1(sig_csm_pop_child_cmd),
        .O(\n_0_sig_child_addr_cntr_lsh[0]_i_5 ));
LUT2 #(
    .INIT(4'h2)) 
     \sig_child_addr_cntr_lsh[0]_i_6 
       (.I0(O7[0]),
        .I1(sig_csm_pop_child_cmd),
        .O(\n_0_sig_child_addr_cntr_lsh[0]_i_6 ));
LUT2 #(
    .INIT(4'h2)) 
     \sig_child_addr_cntr_lsh[4]_i_2 
       (.I0(O7[6]),
        .I1(sig_csm_pop_child_cmd),
        .O(\n_0_sig_child_addr_cntr_lsh[4]_i_2 ));
LUT2 #(
    .INIT(4'h2)) 
     \sig_child_addr_cntr_lsh[4]_i_3 
       (.I0(O7[5]),
        .I1(sig_csm_pop_child_cmd),
        .O(\n_0_sig_child_addr_cntr_lsh[4]_i_3 ));
LUT2 #(
    .INIT(4'h2)) 
     \sig_child_addr_cntr_lsh[4]_i_4 
       (.I0(O7[4]),
        .I1(sig_csm_pop_child_cmd),
        .O(\n_0_sig_child_addr_cntr_lsh[4]_i_4 ));
CARRY4 \sig_child_addr_cntr_lsh_reg[0]_i_2 
       (.CI(\<const0> ),
        .CO({\n_0_sig_child_addr_cntr_lsh_reg[0]_i_2 ,\n_1_sig_child_addr_cntr_lsh_reg[0]_i_2 ,\n_2_sig_child_addr_cntr_lsh_reg[0]_i_2 ,\n_3_sig_child_addr_cntr_lsh_reg[0]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_sig_child_addr_cntr_lsh[0]_i_3 ,\n_0_sig_child_addr_cntr_lsh[0]_i_4 ,\n_0_sig_child_addr_cntr_lsh[0]_i_5 ,\n_0_sig_child_addr_cntr_lsh[0]_i_6 }),
        .O(O),
        .S(S));
CARRY4 \sig_child_addr_cntr_lsh_reg[4]_i_1 
       (.CI(\n_0_sig_child_addr_cntr_lsh_reg[0]_i_2 ),
        .CO({CO,\n_1_sig_child_addr_cntr_lsh_reg[4]_i_1 ,\n_2_sig_child_addr_cntr_lsh_reg[4]_i_1 ,\n_3_sig_child_addr_cntr_lsh_reg[4]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\n_0_sig_child_addr_cntr_lsh[4]_i_2 ,\n_0_sig_child_addr_cntr_lsh[4]_i_3 ,\n_0_sig_child_addr_cntr_lsh[4]_i_4 }),
        .O(O4),
        .S(I8));
(* SOFT_HLUTNM = "soft_lutpair135" *) 
   LUT3 #(
    .INIT(8'h2F)) 
     sig_xfer_is_seq_reg_i_1
       (.I0(sig_child_qual_first_of_2),
        .I1(O7[8]),
        .I2(O7[7]),
        .O(O6));
(* SOFT_HLUTNM = "soft_lutpair133" *) 
   LUT5 #(
    .INIT(32'h777E8881)) 
     \sig_xfer_len_reg[0]_i_1 
       (.I0(O7[1]),
        .I1(sig_xfer_address[1]),
        .I2(O7[0]),
        .I3(sig_xfer_address[0]),
        .I4(O7[2]),
        .O(O17[0]));
LUT6 #(
    .INIT(64'h7F7F7FFE80808001)) 
     \sig_xfer_len_reg[1]_i_1 
       (.I0(O7[2]),
        .I1(O7[1]),
        .I2(sig_xfer_address[1]),
        .I3(O7[0]),
        .I4(sig_xfer_address[0]),
        .I5(O7[3]),
        .O(O17[1]));
(* SOFT_HLUTNM = "soft_lutpair134" *) 
   LUT4 #(
    .INIT(16'h956A)) 
     \sig_xfer_len_reg[2]_i_1 
       (.I0(\n_0_sig_xfer_len_reg[4]_i_2 ),
        .I1(O7[3]),
        .I2(\n_0_sig_xfer_len_reg[4]_i_3 ),
        .I3(O7[4]),
        .O(O17[2]));
(* SOFT_HLUTNM = "soft_lutpair134" *) 
   LUT5 #(
    .INIT(32'hBDDD4222)) 
     \sig_xfer_len_reg[3]_i_1 
       (.I0(\n_0_sig_xfer_len_reg[4]_i_2 ),
        .I1(O7[4]),
        .I2(\n_0_sig_xfer_len_reg[4]_i_3 ),
        .I3(O7[3]),
        .I4(O7[5]),
        .O(O17[3]));
LUT6 #(
    .INIT(64'hBFFFFDDD40000222)) 
     \sig_xfer_len_reg[4]_i_1 
       (.I0(\n_0_sig_xfer_len_reg[4]_i_2 ),
        .I1(O7[5]),
        .I2(O7[3]),
        .I3(\n_0_sig_xfer_len_reg[4]_i_3 ),
        .I4(O7[4]),
        .I5(O7[6]),
        .O(O17[4]));
LUT6 #(
    .INIT(64'h2800008000000001)) 
     \sig_xfer_len_reg[4]_i_2 
       (.I0(O7[2]),
        .I1(O7[1]),
        .I2(sig_xfer_address[1]),
        .I3(O7[0]),
        .I4(sig_xfer_address[0]),
        .I5(O7[3]),
        .O(\n_0_sig_xfer_len_reg[4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair133" *) 
   LUT5 #(
    .INIT(32'hA8808080)) 
     \sig_xfer_len_reg[4]_i_3 
       (.I0(O7[2]),
        .I1(O7[1]),
        .I2(sig_xfer_address[1]),
        .I3(O7[0]),
        .I4(sig_xfer_address[0]),
        .O(\n_0_sig_xfer_len_reg[4]_i_3 ));
endmodule

module axi_dma_0dynshreg_f
   (Dout,
    I70,
    Din,
    I1,
    I2,
    I3,
    I4,
    m_axi_sg_aclk);
  output [0:33]Dout;
  input I70;
  input [0:33]Din;
  input I1;
  input I2;
  input I3;
  input I4;
  input m_axi_sg_aclk;

  wire [0:33]Din;
  wire [0:33]Dout;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I70;
  wire m_axi_sg_aclk;

(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(I70),
        .CLK(m_axi_sg_aclk),
        .D(Din[0]),
        .Q(Dout[0]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(I70),
        .CLK(m_axi_sg_aclk),
        .D(Din[10]),
        .Q(Dout[10]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(I70),
        .CLK(m_axi_sg_aclk),
        .D(Din[11]),
        .Q(Dout[11]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(I70),
        .CLK(m_axi_sg_aclk),
        .D(Din[12]),
        .Q(Dout[12]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(I70),
        .CLK(m_axi_sg_aclk),
        .D(Din[13]),
        .Q(Dout[13]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(I70),
        .CLK(m_axi_sg_aclk),
        .D(Din[14]),
        .Q(Dout[14]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(I70),
        .CLK(m_axi_sg_aclk),
        .D(Din[15]),
        .Q(Dout[15]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(I70),
        .CLK(m_axi_sg_aclk),
        .D(Din[16]),
        .Q(Dout[16]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(I70),
        .CLK(m_axi_sg_aclk),
        .D(Din[17]),
        .Q(Dout[17]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(I70),
        .CLK(m_axi_sg_aclk),
        .D(Din[18]),
        .Q(Dout[18]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(I70),
        .CLK(m_axi_sg_aclk),
        .D(Din[19]),
        .Q(Dout[19]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(I70),
        .CLK(m_axi_sg_aclk),
        .D(Din[1]),
        .Q(Dout[1]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(I70),
        .CLK(m_axi_sg_aclk),
        .D(Din[20]),
        .Q(Dout[20]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(I70),
        .CLK(m_axi_sg_aclk),
        .D(Din[21]),
        .Q(Dout[21]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(I70),
        .CLK(m_axi_sg_aclk),
        .D(Din[22]),
        .Q(Dout[22]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(I70),
        .CLK(m_axi_sg_aclk),
        .D(Din[23]),
        .Q(Dout[23]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(I70),
        .CLK(m_axi_sg_aclk),
        .D(Din[24]),
        .Q(Dout[24]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(I70),
        .CLK(m_axi_sg_aclk),
        .D(Din[25]),
        .Q(Dout[25]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(I70),
        .CLK(m_axi_sg_aclk),
        .D(Din[26]),
        .Q(Dout[26]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(I70),
        .CLK(m_axi_sg_aclk),
        .D(Din[27]),
        .Q(Dout[27]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(I70),
        .CLK(m_axi_sg_aclk),
        .D(Din[28]),
        .Q(Dout[28]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(I70),
        .CLK(m_axi_sg_aclk),
        .D(Din[29]),
        .Q(Dout[29]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(I70),
        .CLK(m_axi_sg_aclk),
        .D(Din[2]),
        .Q(Dout[2]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(I70),
        .CLK(m_axi_sg_aclk),
        .D(Din[30]),
        .Q(Dout[30]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(I70),
        .CLK(m_axi_sg_aclk),
        .D(Din[31]),
        .Q(Dout[31]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(I70),
        .CLK(m_axi_sg_aclk),
        .D(Din[32]),
        .Q(Dout[32]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(I70),
        .CLK(m_axi_sg_aclk),
        .D(Din[33]),
        .Q(Dout[33]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(I70),
        .CLK(m_axi_sg_aclk),
        .D(Din[3]),
        .Q(Dout[3]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(I70),
        .CLK(m_axi_sg_aclk),
        .D(Din[4]),
        .Q(Dout[4]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(I70),
        .CLK(m_axi_sg_aclk),
        .D(Din[5]),
        .Q(Dout[5]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(I70),
        .CLK(m_axi_sg_aclk),
        .D(Din[6]),
        .Q(Dout[6]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(I70),
        .CLK(m_axi_sg_aclk),
        .D(Din[7]),
        .Q(Dout[7]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(I70),
        .CLK(m_axi_sg_aclk),
        .D(Din[8]),
        .Q(Dout[8]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(I70),
        .CLK(m_axi_sg_aclk),
        .D(Din[9]),
        .Q(Dout[9]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_dma_0dynshreg_f__parameterized0
   (Clken,
    O1,
    O2,
    O3,
    m_axi_sg_bvalid,
    I1,
    sig_inhibit_rdy_n,
    Dout,
    D,
    m_axi_sg_bresp,
    Addr,
    m_axi_sg_aclk);
  output Clken;
  output O1;
  output [0:0]O2;
  output O3;
  input m_axi_sg_bvalid;
  input I1;
  input sig_inhibit_rdy_n;
  input [0:0]Dout;
  input [1:0]D;
  input [1:0]m_axi_sg_bresp;
  input [0:1]Addr;
  input m_axi_sg_aclk;

  wire \<const0> ;
  wire [0:1]Addr;
  wire Clken;
  wire [1:0]D;
  wire [0:0]Dout;
  wire I1;
  wire O1;
  wire [0:0]O2;
  wire O3;
  wire m_axi_sg_aclk;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire sig_inhibit_rdy_n;
  wire [0:0]sig_wresp_sfifo_out;

(* SOFT_HLUTNM = "soft_lutpair189" *) 
   LUT4 #(
    .INIT(16'h5540)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1 
       (.I0(Dout),
        .I1(O2),
        .I2(sig_wresp_sfifo_out),
        .I3(D[0]),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair189" *) 
   LUT4 #(
    .INIT(16'h5504)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1 
       (.I0(Dout),
        .I1(O2),
        .I2(sig_wresp_sfifo_out),
        .I3(D[1]),
        .O(O3));
GND GND
       (.G(\<const0> ));
LUT3 #(
    .INIT(8'h20)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__4 
       (.I0(m_axi_sg_bvalid),
        .I1(I1),
        .I2(sig_inhibit_rdy_n),
        .O(Clken));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(Addr[1]),
        .A1(Addr[0]),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(Clken),
        .CLK(m_axi_sg_aclk),
        .D(m_axi_sg_bresp[1]),
        .Q(O2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(Addr[1]),
        .A1(Addr[0]),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(Clken),
        .CLK(m_axi_sg_aclk),
        .D(m_axi_sg_bresp[0]),
        .Q(sig_wresp_sfifo_out));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_dma_0dynshreg_f__parameterized0_17
   (O1,
    O2,
    Clken,
    Dout,
    D,
    m_axi_s2mm_bvalid,
    I1,
    sig_inhibit_rdy_n,
    m_axi_s2mm_bresp,
    Addr,
    m_axi_s2mm_aclk);
  output O1;
  output O2;
  output Clken;
  input [0:0]Dout;
  input [1:0]D;
  input m_axi_s2mm_bvalid;
  input I1;
  input sig_inhibit_rdy_n;
  input [1:0]m_axi_s2mm_bresp;
  input [0:1]Addr;
  input m_axi_s2mm_aclk;

  wire \<const0> ;
  wire [0:1]Addr;
  wire Clken;
  wire [1:0]D;
  wire [0:0]Dout;
  wire I1;
  wire O1;
  wire O2;
  wire m_axi_s2mm_aclk;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire sig_inhibit_rdy_n;
  wire [1:0]sig_wresp_sfifo_out;

(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT4 #(
    .INIT(16'h5444)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_i_1 
       (.I0(Dout),
        .I1(D[0]),
        .I2(sig_wresp_sfifo_out[1]),
        .I3(sig_wresp_sfifo_out[0]),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT4 #(
    .INIT(16'h4544)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_i_1 
       (.I0(Dout),
        .I1(D[1]),
        .I2(sig_wresp_sfifo_out[0]),
        .I3(sig_wresp_sfifo_out[1]),
        .O(O2));
GND GND
       (.G(\<const0> ));
LUT3 #(
    .INIT(8'h20)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__0 
       (.I0(m_axi_s2mm_bvalid),
        .I1(I1),
        .I2(sig_inhibit_rdy_n),
        .O(Clken));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(Addr[1]),
        .A1(Addr[0]),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(Clken),
        .CLK(m_axi_s2mm_aclk),
        .D(m_axi_s2mm_bresp[1]),
        .Q(sig_wresp_sfifo_out[1]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(Addr[1]),
        .A1(Addr[0]),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(Clken),
        .CLK(m_axi_s2mm_aclk),
        .D(m_axi_s2mm_bresp[0]),
        .Q(sig_wresp_sfifo_out[0]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_dma_0dynshreg_f__parameterized1
   (S,
    Dout,
    sig_push_coelsc_reg,
    sig_wr_fifo,
    O4,
    p_4_out,
    O5,
    O1,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    I1,
    O2,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    D,
    I3,
    Din,
    I2,
    I4,
    m_axi_sg_aclk);
  output S;
  output [2:0]Dout;
  output sig_push_coelsc_reg;
  output sig_wr_fifo;
  output O4;
  output p_4_out;
  output O5;
  input O1;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input I1;
  input O2;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input [2:0]D;
  input [0:0]I3;
  input [2:0]Din;
  input I2;
  input I4;
  input m_axi_sg_aclk;

  wire \<const0> ;
  wire [2:0]D;
  wire [2:0]Din;
  wire [2:0]Dout;
  wire I1;
  wire I2;
  wire [0:0]I3;
  wire I4;
  wire O1;
  wire O2;
  wire O4;
  wire O5;
  wire S;
  wire m_axi_sg_aclk;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_empty_0;
  wire sig_tlast_err_stop;
  wire sig_wr_fifo;

LUT5 #(
    .INIT(32'h0000FB00)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_2 
       (.I0(Dout[1]),
        .I1(sig_rd_empty_0),
        .I2(Dout[2]),
        .I3(sig_coelsc_reg_empty),
        .I4(O1),
        .O(sig_push_coelsc_reg));
LUT3 #(
    .INIT(8'hFE)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_3 
       (.I0(Dout[2]),
        .I1(D[0]),
        .I2(Dout[1]),
        .O(p_4_out));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_i_1 
       (.I0(Dout[1]),
        .I1(D[0]),
        .I2(Dout[2]),
        .I3(D[2]),
        .I4(I3),
        .I5(D[1]),
        .O(O5));
LUT1 #(
    .INIT(2'h1)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1 
       (.I0(Dout[0]),
        .O(O4));
GND GND
       (.G(\<const0> ));
LUT4 #(
    .INIT(16'h0020)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__5 
       (.I0(I1),
        .I1(O2),
        .I2(sig_push_to_wsc),
        .I3(sig_tlast_err_stop),
        .O(sig_wr_fifo));
LUT5 #(
    .INIT(32'hEEEEEAEE)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1__2 
       (.I0(O1),
        .I1(sig_coelsc_reg_empty),
        .I2(Dout[2]),
        .I3(sig_rd_empty_0),
        .I4(Dout[1]),
        .O(S));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I4),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_sg_aclk),
        .D(Din[2]),
        .Q(Dout[2]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I4),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_sg_aclk),
        .D(Din[1]),
        .Q(Dout[1]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I4),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_sg_aclk),
        .D(Din[0]),
        .Q(Dout[0]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_dma_0dynshreg_f__parameterized2
   (out,
    p_36_out,
    I9,
    I1,
    I2,
    I3,
    I4,
    m_axi_sg_aclk);
  output [22:0]out;
  input p_36_out;
  input [22:0]I9;
  input I1;
  input I2;
  input I3;
  input I4;
  input m_axi_sg_aclk;

  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire [22:0]I9;
  wire m_axi_sg_aclk;
  wire [22:0]out;
  wire p_36_out;

(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][0]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(I9[0]),
        .Q(out[0]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][10]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][10]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(I9[10]),
        .Q(out[10]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][11]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][11]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(I9[11]),
        .Q(out[11]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][12]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][12]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(I9[12]),
        .Q(out[12]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][13]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][13]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(I9[13]),
        .Q(out[13]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][14]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][14]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(I9[14]),
        .Q(out[14]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][15]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][15]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(I9[15]),
        .Q(out[15]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][16]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][16]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(I9[16]),
        .Q(out[16]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][17]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][17]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(I9[17]),
        .Q(out[17]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][18]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][18]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(I9[18]),
        .Q(out[18]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][19]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][19]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(I9[19]),
        .Q(out[19]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][1]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(I9[1]),
        .Q(out[1]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][20]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][20]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(I9[20]),
        .Q(out[20]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][21]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][21]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(I9[21]),
        .Q(out[21]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][22]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][22]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(I9[22]),
        .Q(out[22]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][2]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(I9[2]),
        .Q(out[2]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][3]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(I9[3]),
        .Q(out[3]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][4]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(I9[4]),
        .Q(out[4]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][5]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(I9[5]),
        .Q(out[5]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][6]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(I9[6]),
        .Q(out[6]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][7]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(I9[7]),
        .Q(out[7]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][8]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(I9[8]),
        .Q(out[8]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][9]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][9]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(p_36_out),
        .CLK(m_axi_sg_aclk),
        .D(I9[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_dma_0dynshreg_f__parameterized3
   (fifo_wren2_out,
    out,
    s_axis_s2mm_sts_tvalid,
    O2,
    tag_stripped,
    s2mm_scndry_resetn,
    in,
    I1,
    I2,
    I3,
    I4,
    m_axi_sg_aclk);
  output fifo_wren2_out;
  output [32:0]out;
  input s_axis_s2mm_sts_tvalid;
  input O2;
  input tag_stripped;
  input s2mm_scndry_resetn;
  input [0:32]in;
  input I1;
  input I2;
  input I3;
  input I4;
  input m_axi_sg_aclk;

  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O2;
  wire fifo_wren2_out;
  wire [0:32]in;
  wire m_axi_sg_aclk;
  wire [32:0]out;
  wire s2mm_scndry_resetn;
  wire s_axis_s2mm_sts_tvalid;
  wire tag_stripped;

(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][0]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[32]),
        .Q(out[0]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][10]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][10]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[22]),
        .Q(out[10]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][11]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][11]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[21]),
        .Q(out[11]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][12]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][12]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[20]),
        .Q(out[12]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][13]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][13]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[19]),
        .Q(out[13]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][14]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][14]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[18]),
        .Q(out[14]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][15]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][15]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[17]),
        .Q(out[15]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][16]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][16]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[16]),
        .Q(out[16]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][17]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][17]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[15]),
        .Q(out[17]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][18]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][18]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[14]),
        .Q(out[18]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][19]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][19]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[13]),
        .Q(out[19]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][1]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[31]),
        .Q(out[1]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][20]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][20]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[12]),
        .Q(out[20]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][21]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][21]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[11]),
        .Q(out[21]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][22]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][22]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[10]),
        .Q(out[22]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][23]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][23]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[9]),
        .Q(out[23]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][24]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][24]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[8]),
        .Q(out[24]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][25]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][25]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[7]),
        .Q(out[25]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][26]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][26]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[6]),
        .Q(out[26]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][27]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][27]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[5]),
        .Q(out[27]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][28]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][28]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[4]),
        .Q(out[28]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][29]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][29]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[3]),
        .Q(out[29]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][2]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[30]),
        .Q(out[2]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][30]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][30]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[2]),
        .Q(out[30]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][31]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][31]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[1]),
        .Q(out[31]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][32]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][32]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[0]),
        .Q(out[32]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][3]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[29]),
        .Q(out[3]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][4]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[28]),
        .Q(out[4]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][5]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[27]),
        .Q(out[5]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][6]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[26]),
        .Q(out[6]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][7]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[25]),
        .Q(out[7]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][8]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[24]),
        .Q(out[8]));
(* srl_bus_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][9]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][9]_srl16 
       (.A0(I1),
        .A1(I2),
        .A2(I3),
        .A3(I4),
        .CE(fifo_wren2_out),
        .CLK(m_axi_sg_aclk),
        .D(in[23]),
        .Q(out[9]));
LUT4 #(
    .INIT(16'h2022)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__6 
       (.I0(s_axis_s2mm_sts_tvalid),
        .I1(O2),
        .I2(tag_stripped),
        .I3(s2mm_scndry_resetn),
        .O(fifo_wren2_out));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_dma_0dynshreg_f__parameterized5
   (sig_push_coelsc_reg,
    Dout,
    O2,
    p_4_out,
    O4,
    sig_rd_empty_0,
    sig_coelsc_reg_empty,
    O1,
    sig_inhibit_rdy_n,
    sig_data2wsc_valid,
    O3,
    D,
    Din,
    I1,
    I2,
    m_axi_s2mm_aclk);
  output sig_push_coelsc_reg;
  output [16:0]Dout;
  output O2;
  output p_4_out;
  output O4;
  input sig_rd_empty_0;
  input sig_coelsc_reg_empty;
  input O1;
  input sig_inhibit_rdy_n;
  input sig_data2wsc_valid;
  input O3;
  input [0:0]D;
  input [16:0]Din;
  input I1;
  input I2;
  input m_axi_s2mm_aclk;

  wire \<const0> ;
  wire [0:0]D;
  wire [16:0]Din;
  wire [16:0]Dout;
  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire m_axi_s2mm_aclk;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_rd_empty_0;

(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT4 #(
    .INIT(16'h00B0)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_2 
       (.I0(Dout[0]),
        .I1(sig_rd_empty_0),
        .I2(sig_coelsc_reg_empty),
        .I3(O1),
        .O(sig_push_coelsc_reg));
(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_3 
       (.I0(Dout[0]),
        .I1(D),
        .O(p_4_out));
LUT1 #(
    .INIT(2'h1)) 
     \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1 
       (.I0(Dout[1]),
        .O(O4));
GND GND
       (.G(\<const0> ));
LUT3 #(
    .INIT(8'h08)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__1 
       (.I0(sig_inhibit_rdy_n),
        .I1(sig_data2wsc_valid),
        .I2(O3),
        .O(O2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O2),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[16]),
        .Q(Dout[16]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O2),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[6]),
        .Q(Dout[6]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O2),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[5]),
        .Q(Dout[5]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O2),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[4]),
        .Q(Dout[4]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O2),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[3]),
        .Q(Dout[3]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O2),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[2]),
        .Q(Dout[2]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O2),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[1]),
        .Q(Dout[1]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O2),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[0]),
        .Q(Dout[0]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O2),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[15]),
        .Q(Dout[15]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O2),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[14]),
        .Q(Dout[14]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O2),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[13]),
        .Q(Dout[13]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O2),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[12]),
        .Q(Dout[12]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O2),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[11]),
        .Q(Dout[11]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O2),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[10]),
        .Q(Dout[10]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O2),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[9]),
        .Q(Dout[9]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O2),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[8]),
        .Q(Dout[8]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O2),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[7]),
        .Q(Dout[7]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_dma_0dynshreg_f__parameterized6
   (O2,
    O3,
    D,
    sig_wr_fifo,
    Dout,
    sig_sm_pop_cmd_fifo_ns,
    O4,
    O5,
    DIBDI,
    I2,
    lsig_cmd_fetch_pause,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I1,
    I3,
    sig_ld_cmd,
    sig_btt_cntr_prv0,
    sig_cmd_full,
    sig_sm_ld_dre_cmd,
    p_9_out,
    O1,
    sig_inhibit_rdy_n,
    sig_need_cmd_flush,
    Q,
    sig_rd_empty,
    p_7_out,
    I4,
    Din,
    I5,
    I6,
    m_axi_s2mm_aclk);
  output O2;
  output O3;
  output [12:0]D;
  output sig_wr_fifo;
  output [6:0]Dout;
  output sig_sm_pop_cmd_fifo_ns;
  output [0:0]O4;
  output O5;
  input [0:0]DIBDI;
  input I2;
  input lsig_cmd_fetch_pause;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I1;
  input I3;
  input sig_ld_cmd;
  input [12:0]sig_btt_cntr_prv0;
  input sig_cmd_full;
  input sig_sm_ld_dre_cmd;
  input p_9_out;
  input O1;
  input sig_inhibit_rdy_n;
  input sig_need_cmd_flush;
  input [5:0]Q;
  input sig_rd_empty;
  input p_7_out;
  input I4;
  input [15:0]Din;
  input I5;
  input I6;
  input m_axi_s2mm_aclk;

  wire \<const0> ;
  wire [12:0]D;
  wire [0:0]DIBDI;
  wire [15:0]Din;
  wire [6:0]Dout;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]O4;
  wire O5;
  wire [5:0]Q;
  wire lsig_cmd_fetch_pause;
  wire lsig_cmd_set_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire \n_0_FSM_onehot_sig_cmdcntl_sm_state[1]_i_2 ;
  wire n_0_sig_btt_eq_0_i_2;
  wire n_0_sig_btt_eq_0_i_3;
  wire n_0_sig_btt_eq_0_i_5;
  wire n_0_sig_btt_eq_0_i_8;
  wire n_0_sig_sm_pop_cmd_fifo_i_2;
  wire p_7_out;
  wire p_9_out;
  wire [12:0]sig_btt_cntr_prv0;
  wire sig_cmd_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [13:2]sig_curr_btt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_ld_cmd;
  wire sig_need_cmd_flush;
  wire sig_rd_empty;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_wr_fifo;

LUT6 #(
    .INIT(64'h1010101010101011)) 
     \FSM_onehot_sig_cmdcntl_sm_state[1]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(\n_0_FSM_onehot_sig_cmdcntl_sm_state[1]_i_2 ),
        .I3(Q[5]),
        .I4(Q[2]),
        .I5(I4),
        .O(O4));
LUT5 #(
    .INIT(32'h00111000)) 
     \FSM_onehot_sig_cmdcntl_sm_state[1]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Dout[5]),
        .I3(Q[2]),
        .I4(Q[5]),
        .O(\n_0_FSM_onehot_sig_cmdcntl_sm_state[1]_i_2 ));
LUT2 #(
    .INIT(4'h2)) 
     \FSM_onehot_sig_cmdcntl_sm_state[4]_i_2 
       (.I0(Dout[6]),
        .I1(sig_rd_empty),
        .O(O5));
LUT5 #(
    .INIT(32'hDDD00000)) 
     \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_1 
       (.I0(DIBDI),
        .I1(I2),
        .I2(lsig_cmd_set_fetch_pause),
        .I3(lsig_cmd_fetch_pause),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(O2));
LUT3 #(
    .INIT(8'h02)) 
     \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_2 
       (.I0(sig_sm_ld_dre_cmd),
        .I1(Dout[5]),
        .I2(sig_need_cmd_flush),
        .O(lsig_cmd_set_fetch_pause));
GND GND
       (.G(\<const0> ));
LUT3 #(
    .INIT(8'h20)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__2 
       (.I0(p_9_out),
        .I1(O1),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I5),
        .A1(I6),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[8]),
        .Q(sig_curr_btt_reg[8]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I5),
        .A1(I6),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[7]),
        .Q(sig_curr_btt_reg[7]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I5),
        .A1(I6),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[6]),
        .Q(Dout[3]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I5),
        .A1(I6),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[5]),
        .Q(sig_curr_btt_reg[5]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I5),
        .A1(I6),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[4]),
        .Q(sig_curr_btt_reg[4]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I5),
        .A1(I6),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[3]),
        .Q(Dout[2]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I5),
        .A1(I6),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[2]),
        .Q(sig_curr_btt_reg[2]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I5),
        .A1(I6),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[1]),
        .Q(Dout[1]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I5),
        .A1(I6),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[0]),
        .Q(Dout[0]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I5),
        .A1(I6),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[15]),
        .Q(Dout[6]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I5),
        .A1(I6),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[14]),
        .Q(Dout[5]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I5),
        .A1(I6),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\<const0> ),
        .Q(Dout[4]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I5),
        .A1(I6),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[13]),
        .Q(sig_curr_btt_reg[13]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I5),
        .A1(I6),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[12]),
        .Q(sig_curr_btt_reg[12]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I5),
        .A1(I6),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[11]),
        .Q(sig_curr_btt_reg[11]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I5),
        .A1(I6),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[10]),
        .Q(sig_curr_btt_reg[10]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I5),
        .A1(I6),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[9]),
        .Q(sig_curr_btt_reg[9]));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[10]_i_1__0 
       (.I0(sig_curr_btt_reg[10]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[9]),
        .O(D[9]));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[11]_i_1__0 
       (.I0(sig_curr_btt_reg[11]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[10]),
        .O(D[10]));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[12]_i_1__0 
       (.I0(sig_curr_btt_reg[12]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[11]),
        .O(D[11]));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[13]_i_3 
       (.I0(sig_curr_btt_reg[13]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[12]),
        .O(D[12]));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[1]_i_1__0 
       (.I0(Dout[1]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[0]),
        .O(D[0]));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[2]_i_1__0 
       (.I0(sig_curr_btt_reg[2]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[1]),
        .O(D[1]));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[3]_i_1__0 
       (.I0(Dout[2]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[2]),
        .O(D[2]));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[4]_i_1__0 
       (.I0(sig_curr_btt_reg[4]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[3]),
        .O(D[3]));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[5]_i_1__0 
       (.I0(sig_curr_btt_reg[5]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[4]),
        .O(D[4]));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[6]_i_1__0 
       (.I0(Dout[3]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[5]),
        .O(D[5]));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[7]_i_1__0 
       (.I0(sig_curr_btt_reg[7]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[6]),
        .O(D[6]));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[8]_i_1__0 
       (.I0(sig_curr_btt_reg[8]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[7]),
        .O(D[7]));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[9]_i_1__0 
       (.I0(sig_curr_btt_reg[9]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[8]),
        .O(D[8]));
LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
     sig_btt_eq_0_i_1
       (.I0(D[12]),
        .I1(n_0_sig_btt_eq_0_i_2),
        .I2(n_0_sig_btt_eq_0_i_3),
        .I3(I1),
        .I4(n_0_sig_btt_eq_0_i_5),
        .I5(I3),
        .O(O3));
LUT6 #(
    .INIT(64'h0500050505330505)) 
     sig_btt_eq_0_i_2
       (.I0(sig_btt_cntr_prv0[9]),
        .I1(sig_curr_btt_reg[10]),
        .I2(sig_btt_cntr_prv0[7]),
        .I3(sig_cmd_full),
        .I4(sig_sm_ld_dre_cmd),
        .I5(sig_curr_btt_reg[8]),
        .O(n_0_sig_btt_eq_0_i_2));
LUT6 #(
    .INIT(64'h0500050505330505)) 
     sig_btt_eq_0_i_3
       (.I0(sig_btt_cntr_prv0[11]),
        .I1(sig_curr_btt_reg[12]),
        .I2(sig_btt_cntr_prv0[10]),
        .I3(sig_cmd_full),
        .I4(sig_sm_ld_dre_cmd),
        .I5(sig_curr_btt_reg[11]),
        .O(n_0_sig_btt_eq_0_i_3));
LUT6 #(
    .INIT(64'h0044034700000000)) 
     sig_btt_eq_0_i_5
       (.I0(sig_curr_btt_reg[5]),
        .I1(sig_ld_cmd),
        .I2(sig_btt_cntr_prv0[4]),
        .I3(sig_curr_btt_reg[9]),
        .I4(sig_btt_cntr_prv0[8]),
        .I5(n_0_sig_btt_eq_0_i_8),
        .O(n_0_sig_btt_eq_0_i_5));
LUT6 #(
    .INIT(64'h0500050505330505)) 
     sig_btt_eq_0_i_8
       (.I0(sig_btt_cntr_prv0[6]),
        .I1(sig_curr_btt_reg[7]),
        .I2(sig_btt_cntr_prv0[3]),
        .I3(sig_cmd_full),
        .I4(sig_sm_ld_dre_cmd),
        .I5(sig_curr_btt_reg[4]),
        .O(n_0_sig_btt_eq_0_i_8));
LUT5 #(
    .INIT(32'h0000000E)) 
     sig_sm_pop_cmd_fifo_i_1
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(n_0_sig_sm_pop_cmd_fifo_i_2),
        .O(sig_sm_pop_cmd_fifo_ns));
LUT6 #(
    .INIT(64'hFFFFF0F0FFFFF1FF)) 
     sig_sm_pop_cmd_fifo_i_2
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Dout[6]),
        .I3(sig_need_cmd_flush),
        .I4(sig_rd_empty),
        .I5(p_7_out),
        .O(n_0_sig_sm_pop_cmd_fifo_i_2));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_dma_0dynshreg_f__parameterized7
   (O4,
    O5,
    O9,
    O10,
    O11,
    lsig_set_absorb2tlast,
    out,
    sig_eop_sent,
    I12,
    O12,
    O13,
    sel,
    O16,
    O17,
    CO,
    ld_btt_cntr_reg2,
    ld_btt_cntr_reg3,
    p_1_out,
    sig_btt_eq_0,
    I1,
    lsig_absorb2tlast,
    I2,
    I3,
    I4,
    E,
    I5,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I6,
    I7,
    p_7_out,
    I8,
    I9,
    sig_curr_strt_offset,
    Q,
    I10,
    I11,
    sig_strm_tlast,
    I13,
    I14,
    I15,
    DI,
    DIBDI,
    sig_curr_eof_reg,
    I16,
    sig_inhibit_rdy_n,
    sig_fifo_mssai,
    I17,
    I18,
    I19,
    I20,
    m_axi_s2mm_aclk);
  output O4;
  output O5;
  output O9;
  output O10;
  output O11;
  output lsig_set_absorb2tlast;
  output [7:0]out;
  output sig_eop_sent;
  output [0:0]I12;
  output O12;
  output O13;
  output sel;
  output O16;
  output O17;
  input [0:0]CO;
  input ld_btt_cntr_reg2;
  input ld_btt_cntr_reg3;
  input p_1_out;
  input sig_btt_eq_0;
  input I1;
  input lsig_absorb2tlast;
  input I2;
  input I3;
  input I4;
  input [0:0]E;
  input I5;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I6;
  input I7;
  input p_7_out;
  input I8;
  input I9;
  input [1:0]sig_curr_strt_offset;
  input [13:0]Q;
  input I10;
  input I11;
  input sig_strm_tlast;
  input I13;
  input [3:0]I14;
  input I15;
  input [0:0]DI;
  input [0:0]DIBDI;
  input sig_curr_eof_reg;
  input I16;
  input sig_inhibit_rdy_n;
  input [1:0]sig_fifo_mssai;
  input I17;
  input I18;
  input I19;
  input I20;
  input m_axi_s2mm_aclk;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]DIBDI;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire [0:0]I12;
  wire I13;
  wire [3:0]I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O16;
  wire O17;
  wire O4;
  wire O5;
  wire O9;
  wire [13:0]Q;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg3;
  wire lsig_absorb2tlast;
  wire lsig_set_absorb2tlast;
  wire m_axi_s2mm_aclk;
  wire \n_0_INFERRED_GEN.data_reg[15][0]_srl16_i_1 ;
  wire \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_1 ;
  wire \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_2 ;
  wire \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_3 ;
  wire \n_0_INFERRED_GEN.data_reg[15][2]_srl16_i_1 ;
  wire n_0_sig_btt_eq_0_i_9;
  wire [7:0]out;
  wire p_1_out;
  wire p_7_out;
  wire sel;
  wire sig_btt_eq_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_curr_eof_reg;
  wire [1:0]sig_curr_strt_offset;
  wire sig_eop_sent;
  wire sig_fifo_eof_out;
  wire [1:0]sig_fifo_mssai;
  wire sig_inhibit_rdy_n;
  wire sig_strm_tlast;
  wire [7:3]sig_tstrb_fifo_data_in;

LUT6 #(
    .INIT(64'h0000000040F00000)) 
     \GEN_INDET_BTT.lsig_absorb2tlast_i_2 
       (.I0(I10),
        .I1(out[6]),
        .I2(I11),
        .I3(sig_strm_tlast),
        .I4(sig_fifo_eof_out),
        .I5(I1),
        .O(lsig_set_absorb2tlast));
(* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][0]_srl16 
       (.A0(I17),
        .A1(I18),
        .A2(I19),
        .A3(I20),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(\n_0_INFERRED_GEN.data_reg[15][0]_srl16_i_1 ),
        .Q(out[0]));
(* SOFT_HLUTNM = "soft_lutpair140" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \INFERRED_GEN.data_reg[15][0]_srl16_i_1 
       (.I0(sig_curr_strt_offset[0]),
        .I1(sig_curr_strt_offset[1]),
        .O(\n_0_INFERRED_GEN.data_reg[15][0]_srl16_i_1 ));
(* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][1]_srl16 
       (.A0(I17),
        .A1(I18),
        .A2(I19),
        .A3(I20),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(\n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_1 ),
        .Q(out[1]));
(* SOFT_HLUTNM = "soft_lutpair140" *) 
   LUT5 #(
    .INIT(32'h0000FFF7)) 
     \INFERRED_GEN.data_reg[15][1]_srl16_i_1 
       (.I0(\n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_2 ),
        .I1(\n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_3 ),
        .I2(sig_curr_strt_offset[0]),
        .I3(Q[1]),
        .I4(sig_curr_strt_offset[1]),
        .O(\n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \INFERRED_GEN.data_reg[15][1]_srl16_i_2 
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[2]),
        .I3(Q[13]),
        .I4(Q[3]),
        .I5(Q[6]),
        .O(\n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_2 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \INFERRED_GEN.data_reg[15][1]_srl16_i_3 
       (.I0(Q[9]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[10]),
        .I4(Q[11]),
        .I5(Q[12]),
        .O(\n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_3 ));
(* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][2]_srl16 
       (.A0(I17),
        .A1(I18),
        .A2(I19),
        .A3(I20),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(\n_0_INFERRED_GEN.data_reg[15][2]_srl16_i_1 ),
        .Q(out[2]));
LUT6 #(
    .INIT(64'h0F0F0F0FFF77F777)) 
     \INFERRED_GEN.data_reg[15][2]_srl16_i_1 
       (.I0(\n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_2 ),
        .I1(\n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_3 ),
        .I2(sig_curr_strt_offset[0]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(sig_curr_strt_offset[1]),
        .O(\n_0_INFERRED_GEN.data_reg[15][2]_srl16_i_1 ));
(* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][3]_srl16 
       (.A0(I17),
        .A1(I18),
        .A2(I19),
        .A3(I20),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_tstrb_fifo_data_in[3]),
        .Q(out[3]));
LUT6 #(
    .INIT(64'hFFF7FFF7F7777777)) 
     \INFERRED_GEN.data_reg[15][3]_srl16_i_1 
       (.I0(\n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_2 ),
        .I1(\n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_3 ),
        .I2(sig_curr_strt_offset[0]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(sig_curr_strt_offset[1]),
        .O(sig_tstrb_fifo_data_in[3]));
(* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][4]_srl16 
       (.A0(I17),
        .A1(I18),
        .A2(I19),
        .A3(I20),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_tstrb_fifo_data_in[4]),
        .Q(out[4]));
LUT2 #(
    .INIT(4'hB)) 
     \INFERRED_GEN.data_reg[15][4]_srl16_i_1 
       (.I0(sig_fifo_mssai[0]),
        .I1(CO),
        .O(sig_tstrb_fifo_data_in[4]));
(* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][5]_srl16 
       (.A0(I17),
        .A1(I18),
        .A2(I19),
        .A3(I20),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_tstrb_fifo_data_in[5]),
        .Q(out[5]));
(* SOFT_HLUTNM = "soft_lutpair142" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \INFERRED_GEN.data_reg[15][5]_srl16_i_1 
       (.I0(sig_fifo_mssai[1]),
        .I1(CO),
        .O(sig_tstrb_fifo_data_in[5]));
(* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][6]_srl16 
       (.A0(I17),
        .A1(I18),
        .A2(I19),
        .A3(I20),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_tstrb_fifo_data_in[6]),
        .Q(out[6]));
LUT6 #(
    .INIT(64'h000000000A000E00)) 
     \INFERRED_GEN.data_reg[15][6]_srl16_i_1 
       (.I0(ld_btt_cntr_reg2),
        .I1(ld_btt_cntr_reg3),
        .I2(I16),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_btt_eq_0),
        .I5(sig_tstrb_fifo_data_in[3]),
        .O(sig_tstrb_fifo_data_in[6]));
(* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][7]_srl16 
       (.A0(I17),
        .A1(I18),
        .A2(I19),
        .A3(I20),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_tstrb_fifo_data_in[7]),
        .Q(sig_fifo_eof_out));
(* SOFT_HLUTNM = "soft_lutpair142" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \INFERRED_GEN.data_reg[15][7]_srl16_i_1 
       (.I0(CO),
        .I1(sig_curr_eof_reg),
        .O(sig_tstrb_fifo_data_in[7]));
(* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][8]_srl16 
       (.A0(I17),
        .A1(I18),
        .A2(I19),
        .A3(I20),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(CO),
        .Q(out[7]));
LUT5 #(
    .INIT(32'h0C0C0400)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__3 
       (.I0(sig_btt_eq_0),
        .I1(sig_inhibit_rdy_n),
        .I2(I16),
        .I3(ld_btt_cntr_reg3),
        .I4(ld_btt_cntr_reg2),
        .O(sel));
LUT6 #(
    .INIT(64'h0000000074F054F0)) 
     ld_btt_cntr_reg3_i_1
       (.I0(CO),
        .I1(ld_btt_cntr_reg2),
        .I2(ld_btt_cntr_reg3),
        .I3(p_1_out),
        .I4(sig_btt_eq_0),
        .I5(O5),
        .O(O4));
LUT6 #(
    .INIT(64'hFFFFFFFF0200FFFF)) 
     \sig_btt_cntr[13]_i_1__0 
       (.I0(sig_fifo_eof_out),
        .I1(I1),
        .I2(lsig_absorb2tlast),
        .I3(I2),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(I5),
        .O(O5));
LUT6 #(
    .INIT(64'hFFFF44F4FFFFFFFF)) 
     sig_btt_eq_0_i_6
       (.I0(n_0_sig_btt_eq_0_i_9),
        .I1(I2),
        .I2(sig_btt_eq_0),
        .I3(E),
        .I4(I5),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(O10));
(* SOFT_HLUTNM = "soft_lutpair141" *) 
   LUT3 #(
    .INIT(8'hFD)) 
     sig_btt_eq_0_i_9
       (.I0(sig_fifo_eof_out),
        .I1(I1),
        .I2(lsig_absorb2tlast),
        .O(n_0_sig_btt_eq_0_i_9));
LUT6 #(
    .INIT(64'h9AAAA999A999A999)) 
     \sig_byte_cntr[0]_i_1 
       (.I0(I13),
        .I1(O12),
        .I2(out[2]),
        .I3(I14[2]),
        .I4(out[1]),
        .I5(I14[1]),
        .O(I12));
LUT4 #(
    .INIT(16'h8FFF)) 
     \sig_byte_cntr[1]_i_2 
       (.I0(out[3]),
        .I1(I14[3]),
        .I2(out[0]),
        .I3(I14[0]),
        .O(O12));
LUT4 #(
    .INIT(16'h7888)) 
     \sig_byte_cntr[2]_i_4 
       (.I0(out[2]),
        .I1(I14[2]),
        .I2(out[1]),
        .I3(I14[1]),
        .O(O17));
LUT6 #(
    .INIT(64'h0000800080008000)) 
     \sig_byte_cntr[6]_i_8 
       (.I0(out[1]),
        .I1(I14[1]),
        .I2(I14[0]),
        .I3(out[0]),
        .I4(I14[3]),
        .I5(out[3]),
        .O(O16));
LUT6 #(
    .INIT(64'h0400000000040404)) 
     \sig_byte_cntr[6]_i_9 
       (.I0(I15),
        .I1(DI),
        .I2(O12),
        .I3(out[2]),
        .I4(I14[2]),
        .I5(DIBDI),
        .O(O13));
LUT6 #(
    .INIT(64'hFFFFFFFF0404FF04)) 
     sig_cmd_empty_i_1
       (.I0(lsig_set_absorb2tlast),
        .I1(I6),
        .I2(I7),
        .I3(p_7_out),
        .I4(I8),
        .I5(I9),
        .O(O11));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0200)) 
     sig_eop_halt_xfer_i_1
       (.I0(sig_fifo_eof_out),
        .I1(I1),
        .I2(lsig_absorb2tlast),
        .I3(I2),
        .I4(I3),
        .I5(I4),
        .O(O9));
(* SOFT_HLUTNM = "soft_lutpair141" *) 
   LUT5 #(
    .INIT(32'hFFFF0200)) 
     sig_eop_sent_reg_i_1
       (.I0(sig_fifo_eof_out),
        .I1(I1),
        .I2(lsig_absorb2tlast),
        .I3(I2),
        .I4(I5),
        .O(sig_eop_sent));
endmodule

module axi_dma_0fifo_generator_ramfifo
   (O1,
    O2,
    O3,
    DI,
    O7,
    Q,
    O8,
    O41,
    O42,
    O43,
    O44,
    O45,
    O46,
    O47,
    O48,
    O49,
    O50,
    O51,
    O9,
    O4,
    SR,
    m_axi_sg_aclk,
    E,
    out,
    m_axi_sg_rvalid,
    I73,
    follower_empty_mm2s,
    D,
    sof_ftch_desc,
    ch2_ftch_active,
    I2,
    m_axi_sg_rdata,
    sof_ftch_desc_del1,
    m_axi_sg_aresetn,
    I104,
    I114,
    I3);
  output O1;
  output O2;
  output [0:0]O3;
  output [31:0]DI;
  output O7;
  output [6:0]Q;
  output [6:0]O8;
  output O41;
  output O42;
  output O43;
  output O44;
  output O45;
  output O46;
  output O47;
  output O48;
  output O49;
  output O50;
  output O51;
  output O9;
  output [32:0]O4;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input [0:0]E;
  input [3:0]out;
  input m_axi_sg_rvalid;
  input I73;
  input follower_empty_mm2s;
  input [0:0]D;
  input sof_ftch_desc;
  input ch2_ftch_active;
  input I2;
  input [31:0]m_axi_sg_rdata;
  input sof_ftch_desc_del1;
  input m_axi_sg_aresetn;
  input I104;
  input I114;
  input [32:0]I3;

  wire [0:0]D;
  wire [31:0]DI;
  wire [0:0]E;
  wire I104;
  wire I114;
  wire I2;
  wire [32:0]I3;
  wire I73;
  wire O1;
  wire O2;
  wire [0:0]O3;
  wire [32:0]O4;
  wire O41;
  wire O42;
  wire O43;
  wire O44;
  wire O45;
  wire O46;
  wire O47;
  wire O48;
  wire O49;
  wire O50;
  wire O51;
  wire O7;
  wire [6:0]O8;
  wire O9;
  wire [6:0]Q;
  wire [0:0]SR;
  wire ch2_ftch_active;
  wire follower_empty_mm2s;
  wire \grss.rsts/ram_empty_i_reg0 ;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rvalid;
  wire \n_14_gntv_or_sync_fifo.gl0.rd ;
  wire \n_15_gntv_or_sync_fifo.gl0.rd ;
  wire \n_4_gntv_or_sync_fifo.gl0.rd ;
  wire \n_5_gntv_or_sync_fifo.gl0.rd ;
  wire \n_6_gntv_or_sync_fifo.gl0.rd ;
  wire [3:0]out;
  wire p_14_out;
  wire p_17_out;
  wire [6:0]rd_pntr_plus1;
  wire sof_ftch_desc;
  wire sof_ftch_desc_del1;
  wire [6:0]wr_pntr_plus1;

axi_dma_0rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.E(p_14_out),
        .I1({Q[5],Q[2]}),
        .O1(O1),
        .O2(\n_4_gntv_or_sync_fifo.gl0.rd ),
        .O3(O3),
        .O4(\n_5_gntv_or_sync_fifo.gl0.rd ),
        .O5(\n_6_gntv_or_sync_fifo.gl0.rd ),
        .O6(\n_14_gntv_or_sync_fifo.gl0.rd ),
        .O7(\n_15_gntv_or_sync_fifo.gl0.rd ),
        .O8(O8),
        .O9({rd_pntr_plus1[6],rd_pntr_plus1[4:3],rd_pntr_plus1[1:0]}),
        .Q({wr_pntr_plus1[6],wr_pntr_plus1[4:3],wr_pntr_plus1[0]}),
        .SR(SR),
        .follower_empty_mm2s(follower_empty_mm2s),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_17_out(p_17_out),
        .ram_empty_i_reg0(\grss.rsts/ram_empty_i_reg0 ));
axi_dma_0wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.D(D),
        .E(E),
        .I1(\n_15_gntv_or_sync_fifo.gl0.rd ),
        .I104(I104),
        .I114(I114),
        .I2(\n_14_gntv_or_sync_fifo.gl0.rd ),
        .I3(I2),
        .I4(\n_6_gntv_or_sync_fifo.gl0.rd ),
        .I73(I73),
        .O1(O2),
        .O2(\n_4_gntv_or_sync_fifo.gl0.rd ),
        .O3(Q),
        .O4(O9),
        .O41(O41),
        .O42(O42),
        .O43(O43),
        .O44(O44),
        .O45(O45),
        .O46(O46),
        .O47(O47),
        .O48(O48),
        .O49(O49),
        .O50(O50),
        .O51(O51),
        .O7(O7),
        .O8(O8),
        .O9({rd_pntr_plus1[6],rd_pntr_plus1[4:3],rd_pntr_plus1[1:0]}),
        .Q({wr_pntr_plus1[6],wr_pntr_plus1[4:3],wr_pntr_plus1[0]}),
        .SR(SR),
        .ch2_ftch_active(ch2_ftch_active),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rdata({m_axi_sg_rdata[31],m_axi_sg_rdata[27]}),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .out(out),
        .p_17_out(p_17_out),
        .ram_empty_i_reg0(\grss.rsts/ram_empty_i_reg0 ),
        .sof_ftch_desc(sof_ftch_desc));
axi_dma_0memory \gntv_or_sync_fifo.mem 
       (.DI(DI),
        .E(\n_5_gntv_or_sync_fifo.gl0.rd ),
        .I1(p_14_out),
        .I3(I3),
        .O4(O4),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .sof_ftch_desc(sof_ftch_desc),
        .sof_ftch_desc_del1(sof_ftch_desc_del1));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_dma_0fifo_generator_ramfifo__parameterized0
   (D,
    DOBDO,
    sig_data_fifo_wr_cnt,
    O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    sig_slast_with_stop,
    O7,
    O8,
    m_axi_mm2s_aclk,
    SR,
    E,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_skid2dre_wready,
    I1,
    hold_ff_q,
    sig_rd_empty,
    I2,
    I3,
    Q,
    p_0_in5_in,
    p_0_in2_in,
    m_axis_mm2s_tready,
    sig_stop_request,
    I4);
  output [31:0]D;
  output [4:0]DOBDO;
  output [0:0]sig_data_fifo_wr_cnt;
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output sig_slast_with_stop;
  output O7;
  output O8;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_skid2dre_wready;
  input I1;
  input hold_ff_q;
  input sig_rd_empty;
  input I2;
  input I3;
  input [2:0]Q;
  input p_0_in5_in;
  input p_0_in2_in;
  input m_axis_mm2s_tready;
  input sig_stop_request;
  input [0:0]I4;

  wire [31:0]D;
  wire [5:0]DIBDI;
  wire [4:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire [0:0]I4;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \gwss.wsts/ram_full_comb ;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axis_mm2s_tready;
  wire \n_0_gntv_or_sync_fifo.gl0.rd ;
  wire \n_11_gntv_or_sync_fifo.gl0.rd ;
  wire \n_11_gntv_or_sync_fifo.gl0.wr ;
  wire \n_19_gntv_or_sync_fifo.gl0.rd ;
  wire \n_1_gntv_or_sync_fifo.gl0.wr ;
  wire \n_25_gntv_or_sync_fifo.gl0.rd ;
  wire \n_2_gntv_or_sync_fifo.gl0.rd ;
  wire \n_3_gntv_or_sync_fifo.gl0.wr ;
  wire p_0_in2_in;
  wire p_0_in5_in;
  wire [6:0]p_19_out;
  wire [6:0]p_8_out;
  wire [6:0]rd_pntr_plus1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_data_fifo_wr_cnt;
  wire sig_dfifo_cmd_cmplt_out;
  wire sig_rd_empty;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire sig_stop_request;

axi_dma_0rd_logic__parameterized0_21 \gntv_or_sync_fifo.gl0.rd 
       (.DOBDO({sig_dfifo_cmd_cmplt_out,DOBDO[4]}),
        .E(O1),
        .I1(I1),
        .I2(p_8_out),
        .I3(Q),
        .I4(\n_1_gntv_or_sync_fifo.gl0.wr ),
        .I5(\n_11_gntv_or_sync_fifo.gl0.wr ),
        .I6(\n_3_gntv_or_sync_fifo.gl0.wr ),
        .I7(E),
        .I8(I4),
        .O1(\n_0_gntv_or_sync_fifo.gl0.rd ),
        .O10(O7),
        .O11(\n_25_gntv_or_sync_fifo.gl0.rd ),
        .O2(O2),
        .O3(\n_2_gntv_or_sync_fifo.gl0.rd ),
        .O4(O3),
        .O5(\n_11_gntv_or_sync_fifo.gl0.rd ),
        .O6({rd_pntr_plus1[6:2],rd_pntr_plus1[0]}),
        .O7(\n_19_gntv_or_sync_fifo.gl0.rd ),
        .O8(O5),
        .O9(O6),
        .Q(p_19_out),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in5_in(p_0_in5_in),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data_fifo_wr_cnt(sig_data_fifo_wr_cnt),
        .sig_rd_empty(sig_rd_empty),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_stop_request(sig_stop_request));
axi_dma_0wr_logic__parameterized0_22 \gntv_or_sync_fifo.gl0.wr 
       (.E(E),
        .I1(O1),
        .I2(\n_11_gntv_or_sync_fifo.gl0.rd ),
        .I3(I2),
        .I4(\n_25_gntv_or_sync_fifo.gl0.rd ),
        .I5(I3),
        .O1(\n_1_gntv_or_sync_fifo.gl0.wr ),
        .O2(\n_3_gntv_or_sync_fifo.gl0.wr ),
        .O3(p_8_out),
        .O4(O4),
        .O5(\n_11_gntv_or_sync_fifo.gl0.wr ),
        .O6({rd_pntr_plus1[6:2],rd_pntr_plus1[0]}),
        .Q(p_19_out),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data_fifo_wr_cnt(sig_data_fifo_wr_cnt));
axi_dma_0memory__parameterized0 \gntv_or_sync_fifo.mem 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO({sig_dfifo_cmd_cmplt_out,DOBDO}),
        .E(E),
        .I1(\n_19_gntv_or_sync_fifo.gl0.rd ),
        .I2(\n_2_gntv_or_sync_fifo.gl0.rd ),
        .I3(p_8_out),
        .I4(I1),
        .I5(\n_0_gntv_or_sync_fifo.gl0.rd ),
        .O8(O8),
        .Q(p_19_out),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .sig_skid2dre_wready(sig_skid2dre_wready));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_dma_0fifo_generator_ramfifo__parameterized1
   (O1,
    O2,
    D,
    O3,
    O,
    CO,
    O4,
    O6,
    O7,
    O8,
    O10,
    O11,
    O12,
    E,
    O14,
    O15,
    O17,
    SR,
    m_axi_s2mm_aclk,
    Q,
    I1,
    I2,
    I3,
    I4,
    I5,
    DIBDI,
    sig_strm_tvalid,
    I6,
    I7,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_32_out,
    hold_ff_q,
    S,
    I8,
    sig_child_qual_first_of_2,
    sig_csm_pop_child_cmd,
    sig_xfer_address,
    p_0_out);
  output O1;
  output O2;
  output [4:0]D;
  output O3;
  output [3:0]O;
  output [0:0]CO;
  output [3:0]O4;
  output O6;
  output [8:0]O7;
  output O8;
  output O10;
  output O11;
  output O12;
  output [0:0]E;
  output [2:0]O14;
  output [2:0]O15;
  output [4:0]O17;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input [6:0]Q;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input [1:0]DIBDI;
  input sig_strm_tvalid;
  input I6;
  input I7;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_32_out;
  input hold_ff_q;
  input [3:0]S;
  input [3:0]I8;
  input sig_child_qual_first_of_2;
  input sig_csm_pop_child_cmd;
  input [1:0]sig_xfer_address;
  input [8:0]p_0_out;

  wire [0:0]CO;
  wire [4:0]D;
  wire [1:0]DIBDI;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire [3:0]I8;
  wire [3:0]O;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire [2:0]O14;
  wire [2:0]O15;
  wire [4:0]O17;
  wire O2;
  wire O3;
  wire [3:0]O4;
  wire O6;
  wire [8:0]O7;
  wire O8;
  wire [6:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \gwss.wsts/ram_full_comb ;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire \n_2_gntv_or_sync_fifo.gl0.wr ;
  wire [8:0]p_0_out;
  wire p_32_out;
  wire ram_rd_en_i;
  wire sig_child_qual_first_of_2;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_strm_tvalid;
  wire [1:0]sig_xfer_address;

axi_dma_0rd_logic__parameterized1 \gntv_or_sync_fifo.gl0.rd 
       (.D(D),
        .DIBDI(DIBDI),
        .E(ram_rd_en_i),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(\n_2_gntv_or_sync_fifo.gl0.wr ),
        .I9(O1),
        .O1(O2),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O14(O14),
        .O15(O15),
        .O3(O3),
        .Q(Q),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_32_out(p_32_out),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_strm_tvalid(sig_strm_tvalid));
axi_dma_0wr_logic__parameterized1 \gntv_or_sync_fifo.gl0.wr 
       (.E(E),
        .I6(I6),
        .O1(O1),
        .O14(O14),
        .O15(O15),
        .O2(\n_2_gntv_or_sync_fifo.gl0.wr ),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_full_comb(\gwss.wsts/ram_full_comb ));
axi_dma_0memory__parameterized1 \gntv_or_sync_fifo.mem 
       (.CO(CO),
        .E(ram_rd_en_i),
        .I8(I8),
        .O(O),
        .O17(O17),
        .O4(O4),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .S(S),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_out(p_0_out),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_xfer_address(sig_xfer_address));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_dma_0fifo_generator_ramfifo__parameterized2
   (D,
    DOBDO,
    p_1_in,
    O1,
    O2,
    O3,
    m_axi_s2mm_aclk,
    SR,
    E,
    Q,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    hold_ff_q,
    p_4_out,
    S0,
    p_0_in5_in,
    I1);
  output [34:0]D;
  output [5:0]DOBDO;
  output p_1_in;
  output O1;
  output O2;
  output [2:0]O3;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]Q;
  input [5:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input hold_ff_q;
  input p_4_out;
  input S0;
  input p_0_in5_in;
  input [2:0]I1;

  wire [34:0]D;
  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire [2:0]I1;
  wire O1;
  wire O2;
  wire [2:0]O3;
  wire [31:0]Q;
  wire S0;
  wire [0:0]SR;
  wire \gwss.wsts/ram_full_comb ;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire \n_7_gntv_or_sync_fifo.gl0.rd ;
  wire \n_9_gntv_or_sync_fifo.gl0.rd ;
  wire p_0_in5_in;
  wire [6:0]p_19_out;
  wire p_1_in;
  wire p_4_out;
  wire [6:0]p_8_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [6:0]wr_pntr_plus1;

axi_dma_0rd_logic__parameterized0 \gntv_or_sync_fifo.gl0.rd 
       (.I1(p_8_out),
        .O1(p_19_out),
        .O2(\n_7_gntv_or_sync_fifo.gl0.rd ),
        .O3(O1),
        .O4(\n_9_gntv_or_sync_fifo.gl0.rd ),
        .O5(O2),
        .Q(wr_pntr_plus1),
        .S0(S0),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_1_in(p_1_in),
        .p_4_out(p_4_out),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
axi_dma_0wr_logic__parameterized0 \gntv_or_sync_fifo.gl0.wr 
       (.E(E),
        .O1(p_8_out),
        .Q(wr_pntr_plus1),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_1_in(p_1_in),
        .ram_full_comb(\gwss.wsts/ram_full_comb ));
axi_dma_0memory__parameterized2 \gntv_or_sync_fifo.mem 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1(\n_7_gntv_or_sync_fifo.gl0.rd ),
        .I2(\n_9_gntv_or_sync_fifo.gl0.rd ),
        .I3(p_8_out),
        .I4(Q),
        .I5(I1),
        .O3(O3),
        .Q(p_19_out),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in5_in(p_0_in5_in));
endmodule

module axi_dma_0fifo_generator_top
   (O1,
    O2,
    O3,
    DI,
    O7,
    Q,
    O8,
    O41,
    O42,
    O43,
    O44,
    O45,
    O46,
    O47,
    O48,
    O49,
    O50,
    O51,
    O9,
    O4,
    SR,
    m_axi_sg_aclk,
    E,
    out,
    m_axi_sg_rvalid,
    I73,
    follower_empty_mm2s,
    D,
    sof_ftch_desc,
    ch2_ftch_active,
    I2,
    m_axi_sg_rdata,
    sof_ftch_desc_del1,
    m_axi_sg_aresetn,
    I104,
    I114,
    I3);
  output O1;
  output O2;
  output [0:0]O3;
  output [31:0]DI;
  output O7;
  output [6:0]Q;
  output [6:0]O8;
  output O41;
  output O42;
  output O43;
  output O44;
  output O45;
  output O46;
  output O47;
  output O48;
  output O49;
  output O50;
  output O51;
  output O9;
  output [32:0]O4;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input [0:0]E;
  input [3:0]out;
  input m_axi_sg_rvalid;
  input I73;
  input follower_empty_mm2s;
  input [0:0]D;
  input sof_ftch_desc;
  input ch2_ftch_active;
  input I2;
  input [31:0]m_axi_sg_rdata;
  input sof_ftch_desc_del1;
  input m_axi_sg_aresetn;
  input I104;
  input I114;
  input [32:0]I3;

  wire [0:0]D;
  wire [31:0]DI;
  wire [0:0]E;
  wire I104;
  wire I114;
  wire I2;
  wire [32:0]I3;
  wire I73;
  wire O1;
  wire O2;
  wire [0:0]O3;
  wire [32:0]O4;
  wire O41;
  wire O42;
  wire O43;
  wire O44;
  wire O45;
  wire O46;
  wire O47;
  wire O48;
  wire O49;
  wire O50;
  wire O51;
  wire O7;
  wire [6:0]O8;
  wire O9;
  wire [6:0]Q;
  wire [0:0]SR;
  wire ch2_ftch_active;
  wire follower_empty_mm2s;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rvalid;
  wire [3:0]out;
  wire sof_ftch_desc;
  wire sof_ftch_desc_del1;

axi_dma_0fifo_generator_ramfifo \grf.rf 
       (.D(D),
        .DI(DI),
        .E(E),
        .I104(I104),
        .I114(I114),
        .I2(I2),
        .I3(I3),
        .I73(I73),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O41(O41),
        .O42(O42),
        .O43(O43),
        .O44(O44),
        .O45(O45),
        .O46(O46),
        .O47(O47),
        .O48(O48),
        .O49(O49),
        .O50(O50),
        .O51(O51),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .SR(SR),
        .ch2_ftch_active(ch2_ftch_active),
        .follower_empty_mm2s(follower_empty_mm2s),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .out(out),
        .sof_ftch_desc(sof_ftch_desc),
        .sof_ftch_desc_del1(sof_ftch_desc_del1));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_dma_0fifo_generator_top__parameterized0
   (D,
    DOBDO,
    sig_data_fifo_wr_cnt,
    O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    sig_slast_with_stop,
    O7,
    O8,
    m_axi_mm2s_aclk,
    SR,
    E,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_skid2dre_wready,
    I1,
    hold_ff_q,
    sig_rd_empty,
    I2,
    I3,
    Q,
    p_0_in5_in,
    p_0_in2_in,
    m_axis_mm2s_tready,
    sig_stop_request,
    I4);
  output [31:0]D;
  output [4:0]DOBDO;
  output [0:0]sig_data_fifo_wr_cnt;
  output [0:0]O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output sig_slast_with_stop;
  output O7;
  output O8;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_skid2dre_wready;
  input I1;
  input hold_ff_q;
  input sig_rd_empty;
  input I2;
  input I3;
  input [2:0]Q;
  input p_0_in5_in;
  input p_0_in2_in;
  input m_axis_mm2s_tready;
  input sig_stop_request;
  input [0:0]I4;

  wire [31:0]D;
  wire [5:0]DIBDI;
  wire [4:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire [0:0]I4;
  wire [0:0]O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [2:0]Q;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axis_mm2s_tready;
  wire p_0_in2_in;
  wire p_0_in5_in;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_data_fifo_wr_cnt;
  wire sig_rd_empty;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire sig_stop_request;

axi_dma_0fifo_generator_ramfifo__parameterized0 \grf.rf 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .Q(Q),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in5_in(p_0_in5_in),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data_fifo_wr_cnt(sig_data_fifo_wr_cnt),
        .sig_rd_empty(sig_rd_empty),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_stop_request(sig_stop_request));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_dma_0fifo_generator_top__parameterized1
   (O1,
    O2,
    D,
    O3,
    O,
    CO,
    O4,
    O6,
    O7,
    O8,
    O10,
    O11,
    O12,
    E,
    O14,
    O15,
    O17,
    SR,
    m_axi_s2mm_aclk,
    Q,
    I1,
    I2,
    I3,
    I4,
    I5,
    DIBDI,
    sig_strm_tvalid,
    I6,
    I7,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_32_out,
    hold_ff_q,
    S,
    I8,
    sig_child_qual_first_of_2,
    sig_csm_pop_child_cmd,
    sig_xfer_address,
    p_0_out);
  output O1;
  output O2;
  output [4:0]D;
  output O3;
  output [3:0]O;
  output [0:0]CO;
  output [3:0]O4;
  output O6;
  output [8:0]O7;
  output O8;
  output O10;
  output O11;
  output O12;
  output [0:0]E;
  output [2:0]O14;
  output [2:0]O15;
  output [4:0]O17;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input [6:0]Q;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input [1:0]DIBDI;
  input sig_strm_tvalid;
  input I6;
  input I7;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_32_out;
  input hold_ff_q;
  input [3:0]S;
  input [3:0]I8;
  input sig_child_qual_first_of_2;
  input sig_csm_pop_child_cmd;
  input [1:0]sig_xfer_address;
  input [8:0]p_0_out;

  wire [0:0]CO;
  wire [4:0]D;
  wire [1:0]DIBDI;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire [3:0]I8;
  wire [3:0]O;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire [2:0]O14;
  wire [2:0]O15;
  wire [4:0]O17;
  wire O2;
  wire O3;
  wire [3:0]O4;
  wire O6;
  wire [8:0]O7;
  wire O8;
  wire [6:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire [8:0]p_0_out;
  wire p_32_out;
  wire sig_child_qual_first_of_2;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_strm_tvalid;
  wire [1:0]sig_xfer_address;

axi_dma_0fifo_generator_ramfifo__parameterized1 \grf.rf 
       (.CO(CO),
        .D(D),
        .DIBDI(DIBDI),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .O(O),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O14(O14),
        .O15(O15),
        .O17(O17),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .Q(Q),
        .S(S),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_out(p_0_out),
        .p_32_out(p_32_out),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_strm_tvalid(sig_strm_tvalid),
        .sig_xfer_address(sig_xfer_address));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_dma_0fifo_generator_top__parameterized2
   (D,
    DOBDO,
    p_1_in,
    O1,
    O2,
    O3,
    m_axi_s2mm_aclk,
    SR,
    E,
    Q,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    hold_ff_q,
    p_4_out,
    S0,
    p_0_in5_in,
    I1);
  output [34:0]D;
  output [5:0]DOBDO;
  output p_1_in;
  output O1;
  output O2;
  output [2:0]O3;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]Q;
  input [5:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input hold_ff_q;
  input p_4_out;
  input S0;
  input p_0_in5_in;
  input [2:0]I1;

  wire [34:0]D;
  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire [2:0]I1;
  wire O1;
  wire O2;
  wire [2:0]O3;
  wire [31:0]Q;
  wire S0;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire p_0_in5_in;
  wire p_1_in;
  wire p_4_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

axi_dma_0fifo_generator_ramfifo__parameterized2 \grf.rf 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1(I1),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .Q(Q),
        .S0(S0),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in5_in(p_0_in5_in),
        .p_1_in(p_1_in),
        .p_4_out(p_4_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
endmodule

module axi_dma_0fifo_generator_v11_0
   (O1,
    O2,
    O3,
    DI,
    O7,
    Q,
    O8,
    O41,
    O42,
    O43,
    O44,
    O45,
    O46,
    O47,
    O48,
    O49,
    O50,
    O51,
    O9,
    O4,
    SR,
    m_axi_sg_aclk,
    E,
    out,
    m_axi_sg_rvalid,
    I73,
    follower_empty_mm2s,
    D,
    sof_ftch_desc,
    ch2_ftch_active,
    I2,
    m_axi_sg_rdata,
    sof_ftch_desc_del1,
    m_axi_sg_aresetn,
    I104,
    I114,
    I3);
  output O1;
  output O2;
  output [0:0]O3;
  output [31:0]DI;
  output O7;
  output [6:0]Q;
  output [6:0]O8;
  output O41;
  output O42;
  output O43;
  output O44;
  output O45;
  output O46;
  output O47;
  output O48;
  output O49;
  output O50;
  output O51;
  output O9;
  output [32:0]O4;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input [0:0]E;
  input [3:0]out;
  input m_axi_sg_rvalid;
  input I73;
  input follower_empty_mm2s;
  input [0:0]D;
  input sof_ftch_desc;
  input ch2_ftch_active;
  input I2;
  input [31:0]m_axi_sg_rdata;
  input sof_ftch_desc_del1;
  input m_axi_sg_aresetn;
  input I104;
  input I114;
  input [32:0]I3;

  wire [0:0]D;
  wire [31:0]DI;
  wire [0:0]E;
  wire I104;
  wire I114;
  wire I2;
  wire [32:0]I3;
  wire I73;
  wire O1;
  wire O2;
  wire [0:0]O3;
  wire [32:0]O4;
  wire O41;
  wire O42;
  wire O43;
  wire O44;
  wire O45;
  wire O46;
  wire O47;
  wire O48;
  wire O49;
  wire O50;
  wire O51;
  wire O7;
  wire [6:0]O8;
  wire O9;
  wire [6:0]Q;
  wire [0:0]SR;
  wire ch2_ftch_active;
  wire follower_empty_mm2s;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rvalid;
  wire [3:0]out;
  wire sof_ftch_desc;
  wire sof_ftch_desc_del1;

axi_dma_0fifo_generator_v11_0_synth inst_fifo_gen
       (.D(D),
        .DI(DI),
        .E(E),
        .I104(I104),
        .I114(I114),
        .I2(I2),
        .I3(I3),
        .I73(I73),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O41(O41),
        .O42(O42),
        .O43(O43),
        .O44(O44),
        .O45(O45),
        .O46(O46),
        .O47(O47),
        .O48(O48),
        .O49(O49),
        .O50(O50),
        .O51(O51),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .SR(SR),
        .ch2_ftch_active(ch2_ftch_active),
        .follower_empty_mm2s(follower_empty_mm2s),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .out(out),
        .sof_ftch_desc(sof_ftch_desc),
        .sof_ftch_desc_del1(sof_ftch_desc_del1));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v11_0" *) 
module axi_dma_0fifo_generator_v11_0__parameterized1
   (D,
    DOBDO,
    sig_data_fifo_wr_cnt,
    O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    sig_slast_with_stop,
    O7,
    O8,
    m_axi_mm2s_aclk,
    SR,
    E,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_skid2dre_wready,
    I1,
    hold_ff_q,
    sig_rd_empty,
    I2,
    I3,
    Q,
    p_0_in5_in,
    p_0_in2_in,
    m_axis_mm2s_tready,
    sig_stop_request,
    I4);
  output [31:0]D;
  output [4:0]DOBDO;
  output [0:0]sig_data_fifo_wr_cnt;
  output [0:0]O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output sig_slast_with_stop;
  output O7;
  output O8;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_skid2dre_wready;
  input I1;
  input hold_ff_q;
  input sig_rd_empty;
  input I2;
  input I3;
  input [2:0]Q;
  input p_0_in5_in;
  input p_0_in2_in;
  input m_axis_mm2s_tready;
  input sig_stop_request;
  input [0:0]I4;

  wire [31:0]D;
  wire [5:0]DIBDI;
  wire [4:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire [0:0]I4;
  wire [0:0]O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [2:0]Q;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axis_mm2s_tready;
  wire p_0_in2_in;
  wire p_0_in5_in;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_data_fifo_wr_cnt;
  wire sig_rd_empty;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire sig_stop_request;

axi_dma_0fifo_generator_v11_0_synth__parameterized0 inst_fifo_gen
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .Q(Q),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in5_in(p_0_in5_in),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data_fifo_wr_cnt(sig_data_fifo_wr_cnt),
        .sig_rd_empty(sig_rd_empty),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_stop_request(sig_stop_request));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v11_0" *) 
module axi_dma_0fifo_generator_v11_0__parameterized3
   (O1,
    O2,
    D,
    O3,
    O,
    CO,
    O4,
    O6,
    O7,
    O8,
    O10,
    O11,
    O12,
    E,
    O14,
    O15,
    O17,
    SR,
    m_axi_s2mm_aclk,
    Q,
    I1,
    I2,
    I3,
    I4,
    I5,
    DIBDI,
    sig_strm_tvalid,
    I6,
    I7,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_32_out,
    hold_ff_q,
    S,
    I8,
    sig_child_qual_first_of_2,
    sig_csm_pop_child_cmd,
    sig_xfer_address,
    p_0_out);
  output O1;
  output O2;
  output [4:0]D;
  output O3;
  output [3:0]O;
  output [0:0]CO;
  output [3:0]O4;
  output O6;
  output [8:0]O7;
  output O8;
  output O10;
  output O11;
  output O12;
  output [0:0]E;
  output [2:0]O14;
  output [2:0]O15;
  output [4:0]O17;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input [6:0]Q;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input [1:0]DIBDI;
  input sig_strm_tvalid;
  input I6;
  input I7;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_32_out;
  input hold_ff_q;
  input [3:0]S;
  input [3:0]I8;
  input sig_child_qual_first_of_2;
  input sig_csm_pop_child_cmd;
  input [1:0]sig_xfer_address;
  input [8:0]p_0_out;

  wire [0:0]CO;
  wire [4:0]D;
  wire [1:0]DIBDI;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire [3:0]I8;
  wire [3:0]O;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire [2:0]O14;
  wire [2:0]O15;
  wire [4:0]O17;
  wire O2;
  wire O3;
  wire [3:0]O4;
  wire O6;
  wire [8:0]O7;
  wire O8;
  wire [6:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire [8:0]p_0_out;
  wire p_32_out;
  wire sig_child_qual_first_of_2;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_strm_tvalid;
  wire [1:0]sig_xfer_address;

axi_dma_0fifo_generator_v11_0_synth__parameterized1 inst_fifo_gen
       (.CO(CO),
        .D(D),
        .DIBDI(DIBDI),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .O(O),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O14(O14),
        .O15(O15),
        .O17(O17),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .Q(Q),
        .S(S),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_out(p_0_out),
        .p_32_out(p_32_out),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_strm_tvalid(sig_strm_tvalid),
        .sig_xfer_address(sig_xfer_address));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v11_0" *) 
module axi_dma_0fifo_generator_v11_0__parameterized5
   (D,
    DOBDO,
    p_1_in,
    O1,
    O2,
    O3,
    m_axi_s2mm_aclk,
    SR,
    E,
    Q,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    hold_ff_q,
    p_4_out,
    S0,
    p_0_in5_in,
    I1);
  output [34:0]D;
  output [5:0]DOBDO;
  output p_1_in;
  output O1;
  output O2;
  output [2:0]O3;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]Q;
  input [5:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input hold_ff_q;
  input p_4_out;
  input S0;
  input p_0_in5_in;
  input [2:0]I1;

  wire [34:0]D;
  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire [2:0]I1;
  wire O1;
  wire O2;
  wire [2:0]O3;
  wire [31:0]Q;
  wire S0;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire p_0_in5_in;
  wire p_1_in;
  wire p_4_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

axi_dma_0fifo_generator_v11_0_synth__parameterized2 inst_fifo_gen
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1(I1),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .Q(Q),
        .S0(S0),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in5_in(p_0_in5_in),
        .p_1_in(p_1_in),
        .p_4_out(p_4_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
endmodule

module axi_dma_0fifo_generator_v11_0_synth
   (O1,
    O2,
    O3,
    DI,
    O7,
    Q,
    O8,
    O41,
    O42,
    O43,
    O44,
    O45,
    O46,
    O47,
    O48,
    O49,
    O50,
    O51,
    O9,
    O4,
    SR,
    m_axi_sg_aclk,
    E,
    out,
    m_axi_sg_rvalid,
    I73,
    follower_empty_mm2s,
    D,
    sof_ftch_desc,
    ch2_ftch_active,
    I2,
    m_axi_sg_rdata,
    sof_ftch_desc_del1,
    m_axi_sg_aresetn,
    I104,
    I114,
    I3);
  output O1;
  output O2;
  output [0:0]O3;
  output [31:0]DI;
  output O7;
  output [6:0]Q;
  output [6:0]O8;
  output O41;
  output O42;
  output O43;
  output O44;
  output O45;
  output O46;
  output O47;
  output O48;
  output O49;
  output O50;
  output O51;
  output O9;
  output [32:0]O4;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input [0:0]E;
  input [3:0]out;
  input m_axi_sg_rvalid;
  input I73;
  input follower_empty_mm2s;
  input [0:0]D;
  input sof_ftch_desc;
  input ch2_ftch_active;
  input I2;
  input [31:0]m_axi_sg_rdata;
  input sof_ftch_desc_del1;
  input m_axi_sg_aresetn;
  input I104;
  input I114;
  input [32:0]I3;

  wire [0:0]D;
  wire [31:0]DI;
  wire [0:0]E;
  wire I104;
  wire I114;
  wire I2;
  wire [32:0]I3;
  wire I73;
  wire O1;
  wire O2;
  wire [0:0]O3;
  wire [32:0]O4;
  wire O41;
  wire O42;
  wire O43;
  wire O44;
  wire O45;
  wire O46;
  wire O47;
  wire O48;
  wire O49;
  wire O50;
  wire O51;
  wire O7;
  wire [6:0]O8;
  wire O9;
  wire [6:0]Q;
  wire [0:0]SR;
  wire ch2_ftch_active;
  wire follower_empty_mm2s;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rvalid;
  wire [3:0]out;
  wire sof_ftch_desc;
  wire sof_ftch_desc_del1;

axi_dma_0fifo_generator_top \gconvfifo.rf 
       (.D(D),
        .DI(DI),
        .E(E),
        .I104(I104),
        .I114(I114),
        .I2(I2),
        .I3(I3),
        .I73(I73),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O41(O41),
        .O42(O42),
        .O43(O43),
        .O44(O44),
        .O45(O45),
        .O46(O46),
        .O47(O47),
        .O48(O48),
        .O49(O49),
        .O50(O50),
        .O51(O51),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .SR(SR),
        .ch2_ftch_active(ch2_ftch_active),
        .follower_empty_mm2s(follower_empty_mm2s),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .out(out),
        .sof_ftch_desc(sof_ftch_desc),
        .sof_ftch_desc_del1(sof_ftch_desc_del1));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v11_0_synth" *) 
module axi_dma_0fifo_generator_v11_0_synth__parameterized0
   (D,
    DOBDO,
    sig_data_fifo_wr_cnt,
    O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    sig_slast_with_stop,
    O7,
    O8,
    m_axi_mm2s_aclk,
    SR,
    E,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_skid2dre_wready,
    I1,
    hold_ff_q,
    sig_rd_empty,
    I2,
    I3,
    Q,
    p_0_in5_in,
    p_0_in2_in,
    m_axis_mm2s_tready,
    sig_stop_request,
    I4);
  output [31:0]D;
  output [4:0]DOBDO;
  output [0:0]sig_data_fifo_wr_cnt;
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output sig_slast_with_stop;
  output O7;
  output O8;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_skid2dre_wready;
  input I1;
  input hold_ff_q;
  input sig_rd_empty;
  input I2;
  input I3;
  input [2:0]Q;
  input p_0_in5_in;
  input p_0_in2_in;
  input m_axis_mm2s_tready;
  input sig_stop_request;
  input [0:0]I4;

  wire [31:0]D;
  wire [5:0]DIBDI;
  wire [4:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire [0:0]I4;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [2:0]Q;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axis_mm2s_tready;
  wire p_0_in2_in;
  wire p_0_in5_in;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_data_fifo_wr_cnt;
  wire sig_rd_empty;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire sig_stop_request;

axi_dma_0fifo_generator_top__parameterized0 \gconvfifo.rf 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .Q(Q),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in5_in(p_0_in5_in),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data_fifo_wr_cnt(sig_data_fifo_wr_cnt),
        .sig_rd_empty(sig_rd_empty),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_stop_request(sig_stop_request));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v11_0_synth" *) 
module axi_dma_0fifo_generator_v11_0_synth__parameterized1
   (O1,
    O2,
    D,
    O3,
    O,
    CO,
    O4,
    O6,
    O7,
    O8,
    O10,
    O11,
    O12,
    E,
    O14,
    O15,
    O17,
    SR,
    m_axi_s2mm_aclk,
    Q,
    I1,
    I2,
    I3,
    I4,
    I5,
    DIBDI,
    sig_strm_tvalid,
    I6,
    I7,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_32_out,
    hold_ff_q,
    S,
    I8,
    sig_child_qual_first_of_2,
    sig_csm_pop_child_cmd,
    sig_xfer_address,
    p_0_out);
  output O1;
  output O2;
  output [4:0]D;
  output O3;
  output [3:0]O;
  output [0:0]CO;
  output [3:0]O4;
  output O6;
  output [8:0]O7;
  output O8;
  output O10;
  output O11;
  output O12;
  output [0:0]E;
  output [2:0]O14;
  output [2:0]O15;
  output [4:0]O17;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input [6:0]Q;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input [1:0]DIBDI;
  input sig_strm_tvalid;
  input I6;
  input I7;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_32_out;
  input hold_ff_q;
  input [3:0]S;
  input [3:0]I8;
  input sig_child_qual_first_of_2;
  input sig_csm_pop_child_cmd;
  input [1:0]sig_xfer_address;
  input [8:0]p_0_out;

  wire [0:0]CO;
  wire [4:0]D;
  wire [1:0]DIBDI;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire [3:0]I8;
  wire [3:0]O;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire [2:0]O14;
  wire [2:0]O15;
  wire [4:0]O17;
  wire O2;
  wire O3;
  wire [3:0]O4;
  wire O6;
  wire [8:0]O7;
  wire O8;
  wire [6:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire [8:0]p_0_out;
  wire p_32_out;
  wire sig_child_qual_first_of_2;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_strm_tvalid;
  wire [1:0]sig_xfer_address;

axi_dma_0fifo_generator_top__parameterized1 \gconvfifo.rf 
       (.CO(CO),
        .D(D),
        .DIBDI(DIBDI),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .O(O),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O14(O14),
        .O15(O15),
        .O17(O17),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .Q(Q),
        .S(S),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_out(p_0_out),
        .p_32_out(p_32_out),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_strm_tvalid(sig_strm_tvalid),
        .sig_xfer_address(sig_xfer_address));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v11_0_synth" *) 
module axi_dma_0fifo_generator_v11_0_synth__parameterized2
   (D,
    DOBDO,
    p_1_in,
    O1,
    O2,
    O3,
    m_axi_s2mm_aclk,
    SR,
    E,
    Q,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    hold_ff_q,
    p_4_out,
    S0,
    p_0_in5_in,
    I1);
  output [34:0]D;
  output [5:0]DOBDO;
  output p_1_in;
  output O1;
  output O2;
  output [2:0]O3;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]Q;
  input [5:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input hold_ff_q;
  input p_4_out;
  input S0;
  input p_0_in5_in;
  input [2:0]I1;

  wire [34:0]D;
  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire [2:0]I1;
  wire O1;
  wire O2;
  wire [2:0]O3;
  wire [31:0]Q;
  wire S0;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire p_0_in5_in;
  wire p_1_in;
  wire p_4_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

axi_dma_0fifo_generator_top__parameterized2 \gconvfifo.rf 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1(I1),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .Q(Q),
        .S0(S0),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in5_in(p_0_in5_in),
        .p_1_in(p_1_in),
        .p_4_out(p_4_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
endmodule

module axi_dma_0memory
   (DI,
    O4,
    m_axi_sg_rdata,
    sof_ftch_desc_del1,
    sof_ftch_desc,
    SR,
    E,
    I3,
    m_axi_sg_aclk,
    I1);
  output [31:0]DI;
  output [32:0]O4;
  input [31:0]m_axi_sg_rdata;
  input sof_ftch_desc_del1;
  input sof_ftch_desc;
  input [0:0]SR;
  input [0:0]E;
  input [32:0]I3;
  input m_axi_sg_aclk;
  input [0:0]I1;

  wire [31:0]DI;
  wire [0:0]E;
  wire [0:0]I1;
  wire [32:0]I3;
  wire [32:0]O4;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire [31:0]m_axi_sg_rdata;
  wire [32:0]p_0_out;
  wire sof_ftch_desc;
  wire sof_ftch_desc_del1;

axi_dma_0dmem \gdm.dm 
       (.DI(DI),
        .E(E),
        .I3(I3),
        .Q(p_0_out),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .sof_ftch_desc(sof_ftch_desc),
        .sof_ftch_desc_del1(sof_ftch_desc_del1));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(p_0_out[0]),
        .Q(O4[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(p_0_out[10]),
        .Q(O4[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(p_0_out[11]),
        .Q(O4[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(p_0_out[12]),
        .Q(O4[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(p_0_out[13]),
        .Q(O4[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(p_0_out[14]),
        .Q(O4[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(p_0_out[15]),
        .Q(O4[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(p_0_out[16]),
        .Q(O4[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(p_0_out[17]),
        .Q(O4[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(p_0_out[18]),
        .Q(O4[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(p_0_out[19]),
        .Q(O4[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(p_0_out[1]),
        .Q(O4[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(p_0_out[20]),
        .Q(O4[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(p_0_out[21]),
        .Q(O4[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(p_0_out[22]),
        .Q(O4[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(p_0_out[23]),
        .Q(O4[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(p_0_out[24]),
        .Q(O4[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(p_0_out[25]),
        .Q(O4[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(p_0_out[26]),
        .Q(O4[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(p_0_out[27]),
        .Q(O4[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(p_0_out[28]),
        .Q(O4[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(p_0_out[29]),
        .Q(O4[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(p_0_out[2]),
        .Q(O4[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(p_0_out[30]),
        .Q(O4[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(p_0_out[31]),
        .Q(O4[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(p_0_out[32]),
        .Q(O4[32]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(p_0_out[3]),
        .Q(O4[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(p_0_out[4]),
        .Q(O4[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(p_0_out[5]),
        .Q(O4[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(p_0_out[6]),
        .Q(O4[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(p_0_out[7]),
        .Q(O4[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(p_0_out[8]),
        .Q(O4[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(p_0_out[9]),
        .Q(O4[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_dma_0memory__parameterized0
   (D,
    DOBDO,
    O8,
    I1,
    m_axi_mm2s_aclk,
    SR,
    I2,
    E,
    Q,
    I3,
    m_axi_mm2s_rdata,
    DIBDI,
    I4,
    sig_skid2dre_wready,
    hold_ff_q,
    I5);
  output [31:0]D;
  output [5:0]DOBDO;
  output O8;
  input I1;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input I2;
  input [0:0]E;
  input [6:0]Q;
  input [6:0]I3;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input I4;
  input sig_skid2dre_wready;
  input hold_ff_q;
  input I5;

  wire [31:0]D;
  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire [6:0]I3;
  wire I4;
  wire I5;
  wire O8;
  wire [6:0]Q;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire sig_skid2dre_wready;

axi_dma_0blk_mem_gen_v8_0 \gbm.gbmg.gbmgb.ngecc.bmg 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O8(O8),
        .Q(Q),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .sig_skid2dre_wready(sig_skid2dre_wready));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_dma_0memory__parameterized1
   (O,
    CO,
    O4,
    O6,
    O7,
    O8,
    O17,
    S,
    I8,
    sig_child_qual_first_of_2,
    sig_csm_pop_child_cmd,
    sig_xfer_address,
    SR,
    E,
    p_0_out,
    m_axi_s2mm_aclk);
  output [3:0]O;
  output [0:0]CO;
  output [3:0]O4;
  output O6;
  output [8:0]O7;
  output O8;
  output [4:0]O17;
  input [3:0]S;
  input [3:0]I8;
  input sig_child_qual_first_of_2;
  input sig_csm_pop_child_cmd;
  input [1:0]sig_xfer_address;
  input [0:0]SR;
  input [0:0]E;
  input [8:0]p_0_out;
  input m_axi_s2mm_aclk;

  wire [0:0]CO;
  wire [0:0]E;
  wire [3:0]I8;
  wire [3:0]O;
  wire [4:0]O17;
  wire [3:0]O4;
  wire O6;
  wire [8:0]O7;
  wire O8;
  wire [3:0]S;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire [8:0]p_0_out;
  wire sig_child_qual_first_of_2;
  wire sig_csm_pop_child_cmd;
  wire [1:0]sig_xfer_address;

axi_dma_0dmem__parameterized0 \gdm.dm 
       (.CO(CO),
        .E(E),
        .I8(I8),
        .O(O),
        .O17(O17),
        .O4(O4),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .S(S),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_out(p_0_out),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_xfer_address(sig_xfer_address));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_dma_0memory__parameterized2
   (D,
    DOBDO,
    O3,
    I1,
    m_axi_s2mm_aclk,
    SR,
    I2,
    E,
    Q,
    I3,
    I4,
    DIBDI,
    p_0_in5_in,
    I5);
  output [34:0]D;
  output [5:0]DOBDO;
  output [2:0]O3;
  input I1;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input I2;
  input [0:0]E;
  input [6:0]Q;
  input [6:0]I3;
  input [31:0]I4;
  input [5:0]DIBDI;
  input p_0_in5_in;
  input [2:0]I5;

  wire [34:0]D;
  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire [6:0]I3;
  wire [31:0]I4;
  wire [2:0]I5;
  wire [2:0]O3;
  wire [6:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_0_in5_in;

axi_dma_0blk_mem_gen_v8_0__parameterized1 \gbm.gbmg.gbmgb.ngecc.bmg 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O3(O3),
        .Q(Q),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in5_in(p_0_in5_in));
endmodule

module axi_dma_0rd_bin_cntr
   (O5,
    O8,
    O6,
    O7,
    O9,
    Q,
    I1,
    SR,
    E,
    m_axi_sg_aclk);
  output O5;
  output [6:0]O8;
  output O6;
  output O7;
  output [4:0]O9;
  input [3:0]Q;
  input [1:0]I1;
  input [0:0]SR;
  input [0:0]E;
  input m_axi_sg_aclk;

  wire [0:0]E;
  wire [1:0]I1;
  wire O5;
  wire O6;
  wire O7;
  wire [6:0]O8;
  wire [4:0]O9;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [6:0]\gc1.count_reg__0 ;
  wire m_axi_sg_aclk;
  wire \n_0_gc1.count[6]_i_2__1 ;
  wire [6:0]plusOp__0;
  wire [5:2]rd_pntr_plus1;

LUT1 #(
    .INIT(2'h1)) 
     \gc1.count[0]_i_1__1 
       (.I0(\gc1.count_reg__0 [0]),
        .O(plusOp__0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \gc1.count[1]_i_1__1 
       (.I0(\gc1.count_reg__0 [0]),
        .I1(\gc1.count_reg__0 [1]),
        .O(plusOp__0[1]));
(* SOFT_HLUTNM = "soft_lutpair228" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gc1.count[2]_i_1__1 
       (.I0(\gc1.count_reg__0 [2]),
        .I1(\gc1.count_reg__0 [1]),
        .I2(\gc1.count_reg__0 [0]),
        .O(plusOp__0[2]));
(* SOFT_HLUTNM = "soft_lutpair228" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gc1.count[3]_i_1__1 
       (.I0(\gc1.count_reg__0 [3]),
        .I1(\gc1.count_reg__0 [0]),
        .I2(\gc1.count_reg__0 [1]),
        .I3(\gc1.count_reg__0 [2]),
        .O(plusOp__0[3]));
(* SOFT_HLUTNM = "soft_lutpair227" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gc1.count[4]_i_1__1 
       (.I0(\gc1.count_reg__0 [4]),
        .I1(\gc1.count_reg__0 [2]),
        .I2(\gc1.count_reg__0 [1]),
        .I3(\gc1.count_reg__0 [0]),
        .I4(\gc1.count_reg__0 [3]),
        .O(plusOp__0[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \gc1.count[5]_i_1__1 
       (.I0(\gc1.count_reg__0 [5]),
        .I1(\gc1.count_reg__0 [3]),
        .I2(\gc1.count_reg__0 [0]),
        .I3(\gc1.count_reg__0 [1]),
        .I4(\gc1.count_reg__0 [2]),
        .I5(\gc1.count_reg__0 [4]),
        .O(plusOp__0[5]));
LUT3 #(
    .INIT(8'h6A)) 
     \gc1.count[6]_i_1__1 
       (.I0(\gc1.count_reg__0 [6]),
        .I1(\n_0_gc1.count[6]_i_2__1 ),
        .I2(\gc1.count_reg__0 [5]),
        .O(plusOp__0[6]));
(* SOFT_HLUTNM = "soft_lutpair227" *) 
   LUT5 #(
    .INIT(32'h80000000)) 
     \gc1.count[6]_i_2__1 
       (.I0(\gc1.count_reg__0 [4]),
        .I1(\gc1.count_reg__0 [2]),
        .I2(\gc1.count_reg__0 [1]),
        .I3(\gc1.count_reg__0 [0]),
        .I4(\gc1.count_reg__0 [3]),
        .O(\n_0_gc1.count[6]_i_2__1 ));
FDSE #(
    .INIT(1'b1)) 
     \gc1.count_d1_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\gc1.count_reg__0 [0]),
        .Q(O9[0]),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\gc1.count_reg__0 [1]),
        .Q(O9[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\gc1.count_reg__0 [2]),
        .Q(rd_pntr_plus1[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\gc1.count_reg__0 [3]),
        .Q(O9[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\gc1.count_reg__0 [4]),
        .Q(O9[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\gc1.count_reg__0 [5]),
        .Q(rd_pntr_plus1[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\gc1.count_reg__0 [6]),
        .Q(O9[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(O9[0]),
        .Q(O8[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(O9[1]),
        .Q(O8[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(O8[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(O9[2]),
        .Q(O8[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(O9[3]),
        .Q(O8[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(O8[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(O9[4]),
        .Q(O8[6]),
        .R(SR));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp__0[0]),
        .Q(\gc1.count_reg__0 [0]),
        .R(SR));
(* counter = "27" *) 
   FDSE #(
    .INIT(1'b1)) 
     \gc1.count_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp__0[1]),
        .Q(\gc1.count_reg__0 [1]),
        .S(SR));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp__0[2]),
        .Q(\gc1.count_reg__0 [2]),
        .R(SR));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp__0[3]),
        .Q(\gc1.count_reg__0 [3]),
        .R(SR));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp__0[4]),
        .Q(\gc1.count_reg__0 [4]),
        .R(SR));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp__0[5]),
        .Q(\gc1.count_reg__0 [5]),
        .R(SR));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp__0[6]),
        .Q(\gc1.count_reg__0 [6]),
        .R(SR));
LUT4 #(
    .INIT(16'h9009)) 
     ram_empty_i_i_4__1
       (.I0(rd_pntr_plus1[2]),
        .I1(I1[0]),
        .I2(rd_pntr_plus1[5]),
        .I3(I1[1]),
        .O(O7));
LUT4 #(
    .INIT(16'h9009)) 
     ram_full_i_i_2__2
       (.I0(O8[6]),
        .I1(Q[3]),
        .I2(O8[4]),
        .I3(Q[2]),
        .O(O6));
LUT4 #(
    .INIT(16'h9009)) 
     ram_full_i_i_5__0
       (.I0(O8[0]),
        .I1(Q[0]),
        .I2(O8[3]),
        .I3(Q[1]),
        .O(O5));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_dma_0rd_bin_cntr_10
   (O1,
    O2,
    O3,
    ram_full_comb,
    Q,
    I1,
    I2,
    p_1_in,
    S0,
    SR,
    m_axi_s2mm_aclk);
  output [6:0]O1;
  output O2;
  output O3;
  output ram_full_comb;
  input [6:0]Q;
  input I1;
  input [6:0]I2;
  input p_1_in;
  input S0;
  input [0:0]SR;
  input m_axi_s2mm_aclk;

  wire I1;
  wire [6:0]I2;
  wire [6:0]O1;
  wire O2;
  wire O3;
  wire [6:0]Q;
  wire S0;
  wire [0:0]SR;
  wire [6:0]\gc1.count_reg__0 ;
  wire m_axi_s2mm_aclk;
  wire \n_0_gc1.count[6]_i_2__0 ;
  wire n_0_ram_empty_i_i_4__0;
  wire n_0_ram_empty_i_i_5__0;
  wire n_0_ram_empty_i_i_6__0;
  wire n_0_ram_empty_i_i_7__0;
  wire n_0_ram_empty_i_i_8;
  wire n_0_ram_full_i_i_2__1;
  wire n_0_ram_full_i_i_3__0;
  wire n_0_ram_full_i_i_4__0;
  wire n_0_ram_full_i_i_5;
  wire p_1_in;
  wire [6:0]plusOp__0;
  wire ram_full_comb;
  wire [6:0]rd_pntr_plus1;

LUT1 #(
    .INIT(2'h1)) 
     \gc1.count[0]_i_1__0 
       (.I0(\gc1.count_reg__0 [0]),
        .O(plusOp__0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \gc1.count[1]_i_1__0 
       (.I0(\gc1.count_reg__0 [0]),
        .I1(\gc1.count_reg__0 [1]),
        .O(plusOp__0[1]));
(* SOFT_HLUTNM = "soft_lutpair122" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gc1.count[2]_i_1__0 
       (.I0(\gc1.count_reg__0 [2]),
        .I1(\gc1.count_reg__0 [1]),
        .I2(\gc1.count_reg__0 [0]),
        .O(plusOp__0[2]));
(* SOFT_HLUTNM = "soft_lutpair122" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gc1.count[3]_i_1__0 
       (.I0(\gc1.count_reg__0 [3]),
        .I1(\gc1.count_reg__0 [0]),
        .I2(\gc1.count_reg__0 [1]),
        .I3(\gc1.count_reg__0 [2]),
        .O(plusOp__0[3]));
(* SOFT_HLUTNM = "soft_lutpair121" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gc1.count[4]_i_1__0 
       (.I0(\gc1.count_reg__0 [4]),
        .I1(\gc1.count_reg__0 [2]),
        .I2(\gc1.count_reg__0 [1]),
        .I3(\gc1.count_reg__0 [0]),
        .I4(\gc1.count_reg__0 [3]),
        .O(plusOp__0[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \gc1.count[5]_i_1__0 
       (.I0(\gc1.count_reg__0 [5]),
        .I1(\gc1.count_reg__0 [3]),
        .I2(\gc1.count_reg__0 [0]),
        .I3(\gc1.count_reg__0 [1]),
        .I4(\gc1.count_reg__0 [2]),
        .I5(\gc1.count_reg__0 [4]),
        .O(plusOp__0[5]));
LUT3 #(
    .INIT(8'h6A)) 
     \gc1.count[6]_i_1__0 
       (.I0(\gc1.count_reg__0 [6]),
        .I1(\n_0_gc1.count[6]_i_2__0 ),
        .I2(\gc1.count_reg__0 [5]),
        .O(plusOp__0[6]));
(* SOFT_HLUTNM = "soft_lutpair121" *) 
   LUT5 #(
    .INIT(32'h80000000)) 
     \gc1.count[6]_i_2__0 
       (.I0(\gc1.count_reg__0 [4]),
        .I1(\gc1.count_reg__0 [2]),
        .I2(\gc1.count_reg__0 [1]),
        .I3(\gc1.count_reg__0 [0]),
        .I4(\gc1.count_reg__0 [3]),
        .O(\n_0_gc1.count[6]_i_2__0 ));
FDSE #(
    .INIT(1'b1)) 
     \gc1.count_d1_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(\gc1.count_reg__0 [0]),
        .Q(rd_pntr_plus1[0]),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(\gc1.count_reg__0 [1]),
        .Q(rd_pntr_plus1[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(\gc1.count_reg__0 [2]),
        .Q(rd_pntr_plus1[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(\gc1.count_reg__0 [3]),
        .Q(rd_pntr_plus1[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(\gc1.count_reg__0 [4]),
        .Q(rd_pntr_plus1[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(\gc1.count_reg__0 [5]),
        .Q(rd_pntr_plus1[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(\gc1.count_reg__0 [6]),
        .Q(rd_pntr_plus1[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(rd_pntr_plus1[0]),
        .Q(O1[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(rd_pntr_plus1[1]),
        .Q(O1[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(rd_pntr_plus1[2]),
        .Q(O1[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(rd_pntr_plus1[3]),
        .Q(O1[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(rd_pntr_plus1[4]),
        .Q(O1[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(rd_pntr_plus1[5]),
        .Q(O1[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(rd_pntr_plus1[6]),
        .Q(O1[6]),
        .R(SR));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(plusOp__0[0]),
        .Q(\gc1.count_reg__0 [0]),
        .R(SR));
(* counter = "25" *) 
   FDSE #(
    .INIT(1'b1)) 
     \gc1.count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(plusOp__0[1]),
        .Q(\gc1.count_reg__0 [1]),
        .S(SR));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(plusOp__0[2]),
        .Q(\gc1.count_reg__0 [2]),
        .R(SR));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(plusOp__0[3]),
        .Q(\gc1.count_reg__0 [3]),
        .R(SR));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(plusOp__0[4]),
        .Q(\gc1.count_reg__0 [4]),
        .R(SR));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(plusOp__0[5]),
        .Q(\gc1.count_reg__0 [5]),
        .R(SR));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(I1),
        .D(plusOp__0[6]),
        .Q(\gc1.count_reg__0 [6]),
        .R(SR));
LUT4 #(
    .INIT(16'hFFF6)) 
     ram_empty_i_i_2__1
       (.I0(O1[3]),
        .I1(I2[3]),
        .I2(n_0_ram_empty_i_i_4__0),
        .I3(n_0_ram_empty_i_i_5__0),
        .O(O3));
LUT6 #(
    .INIT(64'h8200000000000000)) 
     ram_empty_i_i_3__1
       (.I0(n_0_ram_empty_i_i_6__0),
        .I1(I2[5]),
        .I2(rd_pntr_plus1[5]),
        .I3(I1),
        .I4(n_0_ram_empty_i_i_7__0),
        .I5(n_0_ram_empty_i_i_8),
        .O(O2));
LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
     ram_empty_i_i_4__0
       (.I0(O1[5]),
        .I1(I2[5]),
        .I2(I2[4]),
        .I3(O1[4]),
        .I4(I2[6]),
        .I5(O1[6]),
        .O(n_0_ram_empty_i_i_4__0));
LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
     ram_empty_i_i_5__0
       (.I0(O1[2]),
        .I1(I2[2]),
        .I2(I2[1]),
        .I3(O1[1]),
        .I4(I2[0]),
        .I5(O1[0]),
        .O(n_0_ram_empty_i_i_5__0));
LUT4 #(
    .INIT(16'h9009)) 
     ram_empty_i_i_6__0
       (.I0(rd_pntr_plus1[6]),
        .I1(I2[6]),
        .I2(rd_pntr_plus1[4]),
        .I3(I2[4]),
        .O(n_0_ram_empty_i_i_6__0));
LUT4 #(
    .INIT(16'h9009)) 
     ram_empty_i_i_7__0
       (.I0(rd_pntr_plus1[0]),
        .I1(I2[0]),
        .I2(rd_pntr_plus1[2]),
        .I3(I2[2]),
        .O(n_0_ram_empty_i_i_7__0));
LUT4 #(
    .INIT(16'h9009)) 
     ram_empty_i_i_8
       (.I0(rd_pntr_plus1[1]),
        .I1(I2[1]),
        .I2(rd_pntr_plus1[3]),
        .I3(I2[3]),
        .O(n_0_ram_empty_i_i_8));
LUT5 #(
    .INIT(32'hFFD0D0D0)) 
     ram_full_i_i_1__0
       (.I0(I1),
        .I1(O3),
        .I2(p_1_in),
        .I3(n_0_ram_full_i_i_2__1),
        .I4(S0),
        .O(ram_full_comb));
LUT6 #(
    .INIT(64'h0082000000000000)) 
     ram_full_i_i_2__1
       (.I0(n_0_ram_full_i_i_3__0),
        .I1(Q[5]),
        .I2(O1[5]),
        .I3(I1),
        .I4(n_0_ram_full_i_i_4__0),
        .I5(n_0_ram_full_i_i_5),
        .O(n_0_ram_full_i_i_2__1));
LUT4 #(
    .INIT(16'h9009)) 
     ram_full_i_i_3__0
       (.I0(O1[4]),
        .I1(Q[4]),
        .I2(O1[6]),
        .I3(Q[6]),
        .O(n_0_ram_full_i_i_3__0));
LUT4 #(
    .INIT(16'h9009)) 
     ram_full_i_i_4__0
       (.I0(O1[2]),
        .I1(Q[2]),
        .I2(O1[0]),
        .I3(Q[0]),
        .O(n_0_ram_full_i_i_4__0));
LUT4 #(
    .INIT(16'h9009)) 
     ram_full_i_i_5
       (.I0(O1[3]),
        .I1(Q[3]),
        .I2(O1[1]),
        .I3(Q[1]),
        .O(n_0_ram_full_i_i_5));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_dma_0rd_bin_cntr_26
   (O1,
    Q,
    O2,
    I2,
    SR,
    E,
    m_axi_mm2s_aclk);
  output O1;
  output [6:0]Q;
  output [6:0]O2;
  input [6:0]I2;
  input [0:0]SR;
  input [0:0]E;
  input m_axi_mm2s_aclk;

  wire [0:0]E;
  wire [6:0]I2;
  wire O1;
  wire [6:0]O2;
  wire [6:0]Q;
  wire [0:0]SR;
  wire [6:0]\gc1.count_reg__0 ;
  wire m_axi_mm2s_aclk;
  wire \n_0_gc1.count[6]_i_2 ;
  wire n_0_ram_empty_i_i_6;
  wire n_0_ram_empty_i_i_7;
  wire [6:0]plusOp__2;

LUT1 #(
    .INIT(2'h1)) 
     \gc1.count[0]_i_1 
       (.I0(\gc1.count_reg__0 [0]),
        .O(plusOp__2[0]));
LUT2 #(
    .INIT(4'h6)) 
     \gc1.count[1]_i_1 
       (.I0(\gc1.count_reg__0 [0]),
        .I1(\gc1.count_reg__0 [1]),
        .O(plusOp__2[1]));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gc1.count[2]_i_1 
       (.I0(\gc1.count_reg__0 [2]),
        .I1(\gc1.count_reg__0 [1]),
        .I2(\gc1.count_reg__0 [0]),
        .O(plusOp__2[2]));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gc1.count[3]_i_1 
       (.I0(\gc1.count_reg__0 [3]),
        .I1(\gc1.count_reg__0 [0]),
        .I2(\gc1.count_reg__0 [1]),
        .I3(\gc1.count_reg__0 [2]),
        .O(plusOp__2[3]));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gc1.count[4]_i_1 
       (.I0(\gc1.count_reg__0 [4]),
        .I1(\gc1.count_reg__0 [2]),
        .I2(\gc1.count_reg__0 [1]),
        .I3(\gc1.count_reg__0 [0]),
        .I4(\gc1.count_reg__0 [3]),
        .O(plusOp__2[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \gc1.count[5]_i_1 
       (.I0(\gc1.count_reg__0 [5]),
        .I1(\gc1.count_reg__0 [3]),
        .I2(\gc1.count_reg__0 [0]),
        .I3(\gc1.count_reg__0 [1]),
        .I4(\gc1.count_reg__0 [2]),
        .I5(\gc1.count_reg__0 [4]),
        .O(plusOp__2[5]));
LUT3 #(
    .INIT(8'h6A)) 
     \gc1.count[6]_i_1 
       (.I0(\gc1.count_reg__0 [6]),
        .I1(\n_0_gc1.count[6]_i_2 ),
        .I2(\gc1.count_reg__0 [5]),
        .O(plusOp__2[6]));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT5 #(
    .INIT(32'h80000000)) 
     \gc1.count[6]_i_2 
       (.I0(\gc1.count_reg__0 [4]),
        .I1(\gc1.count_reg__0 [2]),
        .I2(\gc1.count_reg__0 [1]),
        .I3(\gc1.count_reg__0 [0]),
        .I4(\gc1.count_reg__0 [3]),
        .O(\n_0_gc1.count[6]_i_2 ));
FDSE #(
    .INIT(1'b1)) 
     \gc1.count_d1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gc1.count_reg__0 [0]),
        .Q(O2[0]),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gc1.count_reg__0 [1]),
        .Q(O2[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gc1.count_reg__0 [2]),
        .Q(O2[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gc1.count_reg__0 [3]),
        .Q(O2[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gc1.count_reg__0 [4]),
        .Q(O2[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gc1.count_reg__0 [5]),
        .Q(O2[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gc1.count_reg__0 [6]),
        .Q(O2[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(O2[0]),
        .Q(Q[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(O2[1]),
        .Q(Q[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(O2[2]),
        .Q(Q[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(O2[3]),
        .Q(Q[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(O2[4]),
        .Q(Q[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(O2[5]),
        .Q(Q[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(O2[6]),
        .Q(Q[6]),
        .R(SR));
(* counter = "18" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__2[0]),
        .Q(\gc1.count_reg__0 [0]),
        .R(SR));
(* counter = "18" *) 
   FDSE #(
    .INIT(1'b1)) 
     \gc1.count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__2[1]),
        .Q(\gc1.count_reg__0 [1]),
        .S(SR));
(* counter = "18" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__2[2]),
        .Q(\gc1.count_reg__0 [2]),
        .R(SR));
(* counter = "18" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__2[3]),
        .Q(\gc1.count_reg__0 [3]),
        .R(SR));
(* counter = "18" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__2[4]),
        .Q(\gc1.count_reg__0 [4]),
        .R(SR));
(* counter = "18" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__2[5]),
        .Q(\gc1.count_reg__0 [5]),
        .R(SR));
(* counter = "18" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__2[6]),
        .Q(\gc1.count_reg__0 [6]),
        .R(SR));
LUT4 #(
    .INIT(16'hFFF6)) 
     ram_empty_i_i_2__0
       (.I0(Q[3]),
        .I1(I2[3]),
        .I2(n_0_ram_empty_i_i_6),
        .I3(n_0_ram_empty_i_i_7),
        .O(O1));
LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
     ram_empty_i_i_6
       (.I0(Q[5]),
        .I1(I2[5]),
        .I2(I2[4]),
        .I3(Q[4]),
        .I4(I2[6]),
        .I5(Q[6]),
        .O(n_0_ram_empty_i_i_6));
LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
     ram_empty_i_i_7
       (.I0(Q[2]),
        .I1(I2[2]),
        .I2(I2[1]),
        .I3(Q[1]),
        .I4(I2[0]),
        .I5(Q[0]),
        .O(n_0_ram_empty_i_i_7));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_dma_0rd_bin_cntr__parameterized0
   (ram_empty_i_reg0,
    O1,
    O14,
    p_3_out,
    E,
    I9,
    I6,
    O15,
    SR,
    m_axi_s2mm_aclk);
  output ram_empty_i_reg0;
  output O1;
  output [2:0]O14;
  input p_3_out;
  input [0:0]E;
  input I9;
  input I6;
  input [2:0]O15;
  input [0:0]SR;
  input m_axi_s2mm_aclk;

  wire [0:0]E;
  wire I6;
  wire I9;
  wire O1;
  wire [2:0]O14;
  wire [2:0]O15;
  wire [0:0]SR;
  wire [2:0]count;
  wire m_axi_s2mm_aclk;
  wire n_0_ram_empty_i_i_3;
  wire p_3_out;
  wire [2:0]plusOp_0;
  wire ram_empty_i_reg0;
  wire [2:0]rd_pntr_plus1;

(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair132" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gc1.count[0]_i_1 
       (.I0(count[0]),
        .O(plusOp_0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \gc1.count[1]_i_1 
       (.I0(count[0]),
        .I1(count[1]),
        .O(plusOp_0[1]));
(* SOFT_HLUTNM = "soft_lutpair132" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gc1.count[2]_i_1 
       (.I0(count[0]),
        .I1(count[1]),
        .I2(count[2]),
        .O(plusOp_0[2]));
FDSE #(
    .INIT(1'b1)) 
     \gc1.count_d1_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(count[0]),
        .Q(rd_pntr_plus1[0]),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(count[1]),
        .Q(rd_pntr_plus1[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(count[2]),
        .Q(rd_pntr_plus1[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(O14[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(O14[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(O14[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp_0[0]),
        .Q(count[0]),
        .R(SR));
FDSE #(
    .INIT(1'b1)) 
     \gc1.count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp_0[1]),
        .Q(count[1]),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp_0[2]),
        .Q(count[2]),
        .R(SR));
LUT6 #(
    .INIT(64'hCFCC8888CFCCCFCC)) 
     ram_empty_i_i_1__1
       (.I0(O1),
        .I1(p_3_out),
        .I2(n_0_ram_empty_i_i_3),
        .I3(E),
        .I4(I9),
        .I5(I6),
        .O(ram_empty_i_reg0));
LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
     ram_empty_i_i_2
       (.I0(O14[1]),
        .I1(O15[1]),
        .I2(O15[0]),
        .I3(O14[0]),
        .I4(O15[2]),
        .I5(O14[2]),
        .O(O1));
LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
     ram_empty_i_i_3
       (.I0(rd_pntr_plus1[2]),
        .I1(O15[2]),
        .I2(O15[1]),
        .I3(rd_pntr_plus1[1]),
        .I4(O15[0]),
        .I5(rd_pntr_plus1[0]),
        .O(n_0_ram_empty_i_i_3));
endmodule

module axi_dma_0rd_fwft
   (O1,
    E,
    O3,
    O2,
    O4,
    SR,
    m_axi_sg_aclk,
    follower_empty_mm2s,
    I1);
  output O1;
  output [0:0]E;
  output [0:0]O3;
  output [0:0]O2;
  output [0:0]O4;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input follower_empty_mm2s;
  input I1;

  wire \<const1> ;
  wire [0:0]E;
  wire I1;
  wire O1;
  wire [0:0]O2;
  wire [0:0]O3;
  wire [0:0]O4;
  wire [0:0]SR;
  wire [0:0]curr_fwft_state;
  wire empty_fwft_i_reg0;
  wire follower_empty_mm2s;
  wire m_axi_sg_aclk;
  wire \n_0_gpregsm1.curr_fwft_state[1]_i_1__0 ;
  wire \n_0_gpregsm1.curr_fwft_state_reg[1] ;
  wire [0:0]next_fwft_state;

(* SOFT_HLUTNM = "soft_lutpair231" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \GEN_SYNC_FIFO.follower_reg_mm2s[31]_i_2 
       (.I0(follower_empty_mm2s),
        .I1(O1),
        .O(O3));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair231" *) 
   LUT4 #(
    .INIT(16'hCF08)) 
     empty_fwft_i_i_1
       (.I0(follower_empty_mm2s),
        .I1(curr_fwft_state),
        .I2(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I3(O1),
        .O(empty_fwft_i_reg0));
(* equivalent_register_removal = "no" *) 
   FDSE #(
    .INIT(1'b1)) 
     empty_fwft_i_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(empty_fwft_i_reg0),
        .Q(O1),
        .S(SR));
(* SOFT_HLUTNM = "soft_lutpair229" *) 
   LUT5 #(
    .INIT(32'h15115555)) 
     \gc1.count_d2[6]_i_1 
       (.I0(I1),
        .I1(curr_fwft_state),
        .I2(O1),
        .I3(follower_empty_mm2s),
        .I4(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair230" *) 
   LUT4 #(
    .INIT(16'h08AA)) 
     \goreg_dm.dout_i[32]_i_1 
       (.I0(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I1(follower_empty_mm2s),
        .I2(O1),
        .I3(curr_fwft_state),
        .O(E));
(* SOFT_HLUTNM = "soft_lutpair230" *) 
   LUT5 #(
    .INIT(32'h15115555)) 
     \gpr1.dout_i[32]_i_2 
       (.I0(I1),
        .I1(curr_fwft_state),
        .I2(O1),
        .I3(follower_empty_mm2s),
        .I4(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .O(O4));
LUT4 #(
    .INIT(16'hFBAA)) 
     \gpregsm1.curr_fwft_state[0]_i_1__1 
       (.I0(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I1(follower_empty_mm2s),
        .I2(O1),
        .I3(curr_fwft_state),
        .O(next_fwft_state));
(* SOFT_HLUTNM = "soft_lutpair229" *) 
   LUT5 #(
    .INIT(32'h8A00FFFF)) 
     \gpregsm1.curr_fwft_state[1]_i_1__0 
       (.I0(curr_fwft_state),
        .I1(O1),
        .I2(follower_empty_mm2s),
        .I3(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I4(I1),
        .O(\n_0_gpregsm1.curr_fwft_state[1]_i_1__0 ));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(next_fwft_state),
        .Q(curr_fwft_state),
        .R(SR));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(\n_0_gpregsm1.curr_fwft_state[1]_i_1__0 ),
        .Q(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axi_dma_0rd_fwft_11
   (O2,
    O1,
    O3,
    O4,
    O5,
    SR,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_17_out,
    hold_ff_q,
    p_4_out);
  output O2;
  output O1;
  output O3;
  output O4;
  output O5;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_17_out;
  input hold_ff_q;
  input p_4_out;

  wire \<const1> ;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [0:0]SR;
  wire [0:0]curr_fwft_state;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire \n_0_gpregsm1.curr_fwft_state[1]_i_1 ;
  wire \n_0_gpregsm1.curr_fwft_state_reg[1] ;
  wire \n_0_gpregsm1.user_valid_reg ;
  wire [0:0]next_fwft_state;
  wire p_17_out;
  wire p_4_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

LUT2 #(
    .INIT(4'hB)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_1 
       (.I0(O1),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(O2));
LUT6 #(
    .INIT(64'hFD550000FFFFFFFF)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_2__0 
       (.I0(curr_fwft_state),
        .I1(\n_0_gpregsm1.user_valid_reg ),
        .I2(hold_ff_q),
        .I3(p_4_out),
        .I4(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(O4));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h5555551515151515)) 
     \gc1.count_d1[6]_i_1 
       (.I0(p_17_out),
        .I1(curr_fwft_state),
        .I2(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I3(hold_ff_q),
        .I4(\n_0_gpregsm1.user_valid_reg ),
        .I5(p_4_out),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair123" *) 
   LUT5 #(
    .INIT(32'hBBBFAAAA)) 
     \gpregsm1.curr_fwft_state[0]_i_1__0 
       (.I0(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I1(p_4_out),
        .I2(hold_ff_q),
        .I3(\n_0_gpregsm1.user_valid_reg ),
        .I4(curr_fwft_state),
        .O(next_fwft_state));
LUT6 #(
    .INIT(64'h00088888FFFFFFFF)) 
     \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state),
        .I1(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I2(hold_ff_q),
        .I3(\n_0_gpregsm1.user_valid_reg ),
        .I4(p_4_out),
        .I5(p_17_out),
        .O(\n_0_gpregsm1.curr_fwft_state[1]_i_1 ));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(next_fwft_state),
        .Q(curr_fwft_state),
        .R(SR));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_gpregsm1.curr_fwft_state[1]_i_1 ),
        .Q(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .R(SR));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gpregsm1.user_valid_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(next_fwft_state),
        .Q(\n_0_gpregsm1.user_valid_reg ),
        .R(SR));
LUT4 #(
    .INIT(16'h2220)) 
     hold_ff_q_i_1__0
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(p_4_out),
        .I2(hold_ff_q),
        .I3(\n_0_gpregsm1.user_valid_reg ),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair123" *) 
   LUT2 #(
    .INIT(4'h1)) 
     sig_s_ready_dup_i_2__0
       (.I0(\n_0_gpregsm1.user_valid_reg ),
        .I1(hold_ff_q),
        .O(O5));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axi_dma_0rd_fwft_27
   (O1,
    O2,
    O3,
    O4,
    O5,
    O8,
    O9,
    sig_slast_with_stop,
    O10,
    SR,
    m_axi_mm2s_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_skid2dre_wready,
    I1,
    hold_ff_q,
    DOBDO,
    sig_rd_empty,
    p_17_out,
    p_0_in5_in,
    p_0_in2_in,
    m_axis_mm2s_tready,
    sig_stop_request);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O8;
  output O9;
  output sig_slast_with_stop;
  output O10;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_skid2dre_wready;
  input I1;
  input hold_ff_q;
  input [1:0]DOBDO;
  input sig_rd_empty;
  input p_17_out;
  input p_0_in5_in;
  input p_0_in2_in;
  input m_axis_mm2s_tready;
  input sig_stop_request;

  wire \<const1> ;
  wire [1:0]DOBDO;
  wire I1;
  wire O1;
  wire O10;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O8;
  wire O9;
  wire [0:0]SR;
  wire [0:0]curr_fwft_state;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_tready;
  wire \n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_11__0 ;
  wire \n_0_gpregsm1.curr_fwft_state[1]_i_1__1 ;
  wire \n_0_gpregsm1.curr_fwft_state_reg[1] ;
  wire [0:0]next_fwft_state;
  wire p_0_in2_in;
  wire p_0_in5_in;
  wire p_17_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_rd_empty;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire sig_stop_request;

(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT4 #(
    .INIT(16'hE000)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_11__0 
       (.I0(O1),
        .I1(hold_ff_q),
        .I2(sig_skid2dre_wready),
        .I3(I1),
        .O(\n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_11__0 ));
LUT4 #(
    .INIT(16'hD0FF)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_3__0 
       (.I0(curr_fwft_state),
        .I1(\n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_11__0 ),
        .I2(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(O3));
LUT6 #(
    .INIT(64'hFFFFFFFFE000FFFF)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1__4 
       (.I0(O1),
        .I1(hold_ff_q),
        .I2(sig_skid2dre_wready),
        .I3(DOBDO[1]),
        .I4(I1),
        .I5(sig_rd_empty),
        .O(O4));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'hABFFFFFFAAAAAAAA)) 
     \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I1(O1),
        .I2(hold_ff_q),
        .I3(sig_skid2dre_wready),
        .I4(I1),
        .I5(curr_fwft_state),
        .O(next_fwft_state));
LUT2 #(
    .INIT(4'hB)) 
     \gpregsm1.curr_fwft_state[1]_i_1__1 
       (.I0(O5),
        .I1(p_17_out),
        .O(\n_0_gpregsm1.curr_fwft_state[1]_i_1__1 ));
LUT6 #(
    .INIT(64'h1FFF000000000000)) 
     \gpregsm1.curr_fwft_state[1]_i_2 
       (.I0(hold_ff_q),
        .I1(O1),
        .I2(I1),
        .I3(sig_skid2dre_wready),
        .I4(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I5(curr_fwft_state),
        .O(O5));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(next_fwft_state),
        .Q(curr_fwft_state),
        .R(SR));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_0_gpregsm1.curr_fwft_state[1]_i_1__1 ),
        .Q(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .R(SR));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gpregsm1.user_valid_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(next_fwft_state),
        .Q(O1),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT5 #(
    .INIT(32'h2A2A2A00)) 
     hold_ff_q_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_skid2dre_wready),
        .I2(I1),
        .I3(hold_ff_q),
        .I4(O1),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT3 #(
    .INIT(8'h1F)) 
     sig_last_reg_out_i_2
       (.I0(hold_ff_q),
        .I1(O1),
        .I2(I1),
        .O(O10));
LUT5 #(
    .INIT(32'hFEAAAAAA)) 
     sig_last_skid_reg_i_1
       (.I0(sig_stop_request),
        .I1(hold_ff_q),
        .I2(O1),
        .I3(I1),
        .I4(DOBDO[0]),
        .O(sig_slast_with_stop));
LUT6 #(
    .INIT(64'h5700000057575757)) 
     sig_m_valid_dup_i_2
       (.I0(I1),
        .I1(O1),
        .I2(hold_ff_q),
        .I3(m_axis_mm2s_tready),
        .I4(p_0_in5_in),
        .I5(p_0_in2_in),
        .O(O9));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT5 #(
    .INIT(32'h02AAAAAA)) 
     sig_s_ready_dup_i_2
       (.I0(p_0_in5_in),
        .I1(hold_ff_q),
        .I2(O1),
        .I3(I1),
        .I4(p_0_in2_in),
        .O(O8));
endmodule

(* ORIG_REF_NAME = "rd_handshaking_flags" *) 
module axi_dma_0rd_handshaking_flags__parameterized0
   (O3,
    E,
    ram_full_comb,
    p_13_out,
    O12,
    SR,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_32_out,
    hold_ff_q,
    p_3_out,
    I6,
    I8,
    I9,
    I1);
  output O3;
  output [0:0]E;
  output ram_full_comb;
  output p_13_out;
  output O12;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_32_out;
  input hold_ff_q;
  input p_3_out;
  input I6;
  input I8;
  input I9;
  input I1;

  wire \<const1> ;
  wire [0:0]E;
  wire I1;
  wire I6;
  wire I8;
  wire I9;
  wire O12;
  wire O3;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire \n_0_gv.ram_valid_d1_reg ;
  wire p_13_out;
  wire p_32_out;
  wire p_3_out;
  wire ram_full_comb;
  wire ram_valid_i;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_sig_csm_state[6]_i_13 
       (.I0(\n_0_gv.ram_valid_d1_reg ),
        .I1(hold_ff_q),
        .O(O12));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair131" *) 
   LUT4 #(
    .INIT(16'h00AB)) 
     \gc1.count_d2[2]_i_1 
       (.I0(p_32_out),
        .I1(hold_ff_q),
        .I2(\n_0_gv.ram_valid_d1_reg ),
        .I3(p_3_out),
        .O(p_13_out));
(* SOFT_HLUTNM = "soft_lutpair130" *) 
   LUT4 #(
    .INIT(16'h00AB)) 
     \gpr1.dout_i[8]_i_1 
       (.I0(p_32_out),
        .I1(hold_ff_q),
        .I2(\n_0_gv.ram_valid_d1_reg ),
        .I3(p_3_out),
        .O(E));
(* SOFT_HLUTNM = "soft_lutpair130" *) 
   LUT4 #(
    .INIT(16'h00AB)) 
     \gv.ram_valid_d1_i_1 
       (.I0(p_32_out),
        .I1(hold_ff_q),
        .I2(\n_0_gv.ram_valid_d1_reg ),
        .I3(p_3_out),
        .O(ram_valid_i));
FDRE #(
    .INIT(1'b0)) 
     \gv.ram_valid_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(ram_valid_i),
        .Q(\n_0_gv.ram_valid_d1_reg ),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair131" *) 
   LUT4 #(
    .INIT(16'h2220)) 
     hold_ff_q_i_1__1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(p_32_out),
        .I2(hold_ff_q),
        .I3(\n_0_gv.ram_valid_d1_reg ),
        .O(O3));
LUT5 #(
    .INIT(32'hFF045504)) 
     ram_full_i_i_1__1
       (.I0(p_13_out),
        .I1(I6),
        .I2(I8),
        .I3(I9),
        .I4(I1),
        .O(ram_full_comb));
endmodule

module axi_dma_0rd_logic
   (p_17_out,
    O1,
    E,
    O3,
    O2,
    O4,
    O5,
    O8,
    O6,
    O7,
    O9,
    SR,
    ram_empty_i_reg0,
    m_axi_sg_aclk,
    follower_empty_mm2s,
    Q,
    I1);
  output p_17_out;
  output O1;
  output [0:0]E;
  output [0:0]O3;
  output [0:0]O2;
  output [0:0]O4;
  output O5;
  output [6:0]O8;
  output O6;
  output O7;
  output [4:0]O9;
  input [0:0]SR;
  input ram_empty_i_reg0;
  input m_axi_sg_aclk;
  input follower_empty_mm2s;
  input [3:0]Q;
  input [1:0]I1;

  wire [0:0]E;
  wire [1:0]I1;
  wire O1;
  wire [0:0]O2;
  wire [0:0]O3;
  wire [0:0]O4;
  wire O5;
  wire O6;
  wire O7;
  wire [6:0]O8;
  wire [4:0]O9;
  wire [3:0]Q;
  wire [0:0]SR;
  wire follower_empty_mm2s;
  wire m_axi_sg_aclk;
  wire p_17_out;
  wire ram_empty_i_reg0;

axi_dma_0rd_fwft \gr1.rfwft 
       (.E(E),
        .I1(p_17_out),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .SR(SR),
        .follower_empty_mm2s(follower_empty_mm2s),
        .m_axi_sg_aclk(m_axi_sg_aclk));
axi_dma_0rd_status_flags_ss \grss.rsts 
       (.SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_17_out(p_17_out),
        .ram_empty_i_reg0(ram_empty_i_reg0));
axi_dma_0rd_bin_cntr rpntr
       (.E(O2),
        .I1(I1),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_dma_0rd_logic__parameterized0
   (O1,
    O2,
    O3,
    O4,
    ram_full_comb,
    O5,
    SR,
    m_axi_s2mm_aclk,
    Q,
    I1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    hold_ff_q,
    p_4_out,
    p_1_in,
    S0);
  output [6:0]O1;
  output O2;
  output O3;
  output O4;
  output ram_full_comb;
  output O5;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input [6:0]Q;
  input [6:0]I1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input hold_ff_q;
  input p_4_out;
  input p_1_in;
  input S0;

  wire [6:0]I1;
  wire [6:0]O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [6:0]Q;
  wire S0;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire \n_1_gr1.rfwft ;
  wire n_7_rpntr;
  wire n_8_rpntr;
  wire p_17_out;
  wire p_1_in;
  wire p_4_out;
  wire ram_full_comb;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

axi_dma_0rd_fwft_11 \gr1.rfwft 
       (.O1(\n_1_gr1.rfwft ),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_17_out(p_17_out),
        .p_4_out(p_4_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
axi_dma_0rd_status_flags_ss_12 \grss.rsts 
       (.I1(n_8_rpntr),
        .I2(n_7_rpntr),
        .S0(S0),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_17_out(p_17_out));
axi_dma_0rd_bin_cntr_10 rpntr
       (.I1(\n_1_gr1.rfwft ),
        .I2(I1),
        .O1(O1),
        .O2(n_7_rpntr),
        .O3(n_8_rpntr),
        .Q(Q),
        .S0(S0),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_1_in(p_1_in),
        .ram_full_comb(ram_full_comb));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_dma_0rd_logic__parameterized0_21
   (O1,
    O2,
    O3,
    Q,
    O4,
    O5,
    E,
    O6,
    O7,
    ram_full_comb,
    O8,
    O9,
    sig_slast_with_stop,
    O10,
    O11,
    SR,
    m_axi_mm2s_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_skid2dre_wready,
    I1,
    hold_ff_q,
    I2,
    DOBDO,
    sig_rd_empty,
    I3,
    sig_data_fifo_wr_cnt,
    I4,
    I5,
    I6,
    I7,
    p_0_in5_in,
    p_0_in2_in,
    m_axis_mm2s_tready,
    sig_stop_request,
    I8);
  output O1;
  output O2;
  output O3;
  output [6:0]Q;
  output O4;
  output O5;
  output [0:0]E;
  output [5:0]O6;
  output O7;
  output ram_full_comb;
  output O8;
  output O9;
  output sig_slast_with_stop;
  output O10;
  output O11;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_skid2dre_wready;
  input I1;
  input hold_ff_q;
  input [6:0]I2;
  input [1:0]DOBDO;
  input sig_rd_empty;
  input [2:0]I3;
  input [0:0]sig_data_fifo_wr_cnt;
  input I4;
  input I5;
  input I6;
  input [0:0]I7;
  input p_0_in5_in;
  input p_0_in2_in;
  input m_axis_mm2s_tready;
  input sig_stop_request;
  input [0:0]I8;

  wire [1:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire [6:0]I2;
  wire [2:0]I3;
  wire I4;
  wire I5;
  wire I6;
  wire [0:0]I7;
  wire [0:0]I8;
  wire O1;
  wire O10;
  wire O11;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [5:0]O6;
  wire O7;
  wire O8;
  wire O9;
  wire [6:0]Q;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_tready;
  wire n_0_rpntr;
  wire \n_1_grss.gdc.dc ;
  wire \n_2_grss.gdc.dc ;
  wire \n_3_grss.rsts ;
  wire \n_4_gr1.rfwft ;
  wire \n_4_grss.rsts ;
  wire \n_5_grss.rsts ;
  wire \n_6_grss.rsts ;
  wire p_0_in2_in;
  wire p_0_in5_in;
  wire p_17_out;
  wire ram_full_comb;
  wire [1:1]rd_pntr_plus1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_data_fifo_wr_cnt;
  wire sig_rd_empty;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire sig_stop_request;

axi_dma_0rd_fwft_27 \gr1.rfwft 
       (.DOBDO(DOBDO),
        .I1(I1),
        .O1(O1),
        .O10(O10),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(\n_4_gr1.rfwft ),
        .O8(O8),
        .O9(O9),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in5_in(p_0_in5_in),
        .p_17_out(p_17_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_rd_empty(sig_rd_empty),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_stop_request(sig_stop_request));
axi_dma_0dc_ss \grss.gdc.dc 
       (.DI({\n_5_grss.rsts ,\n_6_grss.rsts }),
        .I3(I3),
        .I8(I8),
        .O11(O11),
        .O5(O5),
        .Q({\n_1_grss.gdc.dc ,\n_2_grss.gdc.dc }),
        .S({\n_3_grss.rsts ,\n_4_grss.rsts }),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk));
axi_dma_0rd_status_flags_ss_25 \grss.rsts 
       (.DI({\n_5_grss.rsts ,\n_6_grss.rsts }),
        .I1({\n_1_grss.gdc.dc ,\n_2_grss.gdc.dc }),
        .I2(I2[1]),
        .I3(\n_4_gr1.rfwft ),
        .I4(n_0_rpntr),
        .I5(I4),
        .I6(I5),
        .I7(I6),
        .I8(I7),
        .O1(E),
        .O7(O7),
        .Q(rd_pntr_plus1),
        .S({\n_3_grss.rsts ,\n_4_grss.rsts }),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_17_out(p_17_out),
        .ram_full_comb(ram_full_comb),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data_fifo_wr_cnt(sig_data_fifo_wr_cnt));
axi_dma_0rd_bin_cntr_26 rpntr
       (.E(E),
        .I2(I2),
        .O1(n_0_rpntr),
        .O2({O6[5:1],rd_pntr_plus1,O6[0]}),
        .Q(Q),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_dma_0rd_logic__parameterized1
   (O1,
    D,
    O3,
    O10,
    O11,
    E,
    ram_full_comb,
    O12,
    O14,
    SR,
    m_axi_s2mm_aclk,
    Q,
    I1,
    I2,
    I3,
    I4,
    I5,
    DIBDI,
    sig_strm_tvalid,
    I6,
    I7,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_32_out,
    hold_ff_q,
    I8,
    I9,
    O15);
  output O1;
  output [4:0]D;
  output O3;
  output O10;
  output O11;
  output [0:0]E;
  output ram_full_comb;
  output O12;
  output [2:0]O14;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input [6:0]Q;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input [1:0]DIBDI;
  input sig_strm_tvalid;
  input I6;
  input I7;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_32_out;
  input hold_ff_q;
  input I8;
  input I9;
  input [2:0]O15;

  wire [4:0]D;
  wire [1:0]DIBDI;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire [2:0]O14;
  wire [2:0]O15;
  wire O3;
  wire [6:0]Q;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire n_1_rpntr;
  wire p_13_out;
  wire p_32_out;
  wire p_3_out;
  wire ram_empty_i_reg0;
  wire ram_full_comb;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_strm_tvalid;

axi_dma_0rd_handshaking_flags__parameterized0 \grhf.rhf 
       (.E(E),
        .I1(n_1_rpntr),
        .I6(I6),
        .I8(I8),
        .I9(I9),
        .O12(O12),
        .O3(O3),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_13_out(p_13_out),
        .p_32_out(p_32_out),
        .p_3_out(p_3_out),
        .ram_full_comb(ram_full_comb),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
axi_dma_0dc_ss__parameterized0 \grss.gdc.dc 
       (.D(D),
        .DIBDI(DIBDI),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I9(I9),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .Q(Q),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_13_out(p_13_out),
        .sig_strm_tvalid(sig_strm_tvalid));
axi_dma_0rd_status_flags_ss__parameterized0 \grss.rsts 
       (.SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_3_out(p_3_out),
        .ram_empty_i_reg0(ram_empty_i_reg0));
axi_dma_0rd_bin_cntr__parameterized0 rpntr
       (.E(p_13_out),
        .I6(I6),
        .I9(I9),
        .O1(n_1_rpntr),
        .O14(O14),
        .O15(O15),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_3_out(p_3_out),
        .ram_empty_i_reg0(ram_empty_i_reg0));
endmodule

module axi_dma_0rd_status_flags_ss
   (p_17_out,
    SR,
    ram_empty_i_reg0,
    m_axi_sg_aclk);
  output p_17_out;
  input [0:0]SR;
  input ram_empty_i_reg0;
  input m_axi_sg_aclk;

  wire \<const1> ;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire p_17_out;
  wire ram_empty_i_reg0;

VCC VCC
       (.P(\<const1> ));
(* equivalent_register_removal = "no" *) 
   FDSE #(
    .INIT(1'b1)) 
     ram_empty_i_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(ram_empty_i_reg0),
        .Q(p_17_out),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module axi_dma_0rd_status_flags_ss_12
   (p_17_out,
    SR,
    m_axi_s2mm_aclk,
    I1,
    S0,
    I2);
  output p_17_out;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input I1;
  input S0;
  input I2;

  wire \<const1> ;
  wire I1;
  wire I2;
  wire S0;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_17_out;
  wire ram_empty_i_reg0;

VCC VCC
       (.P(\<const1> ));
LUT4 #(
    .INIT(16'h8F8C)) 
     ram_empty_i_i_1__0
       (.I0(I1),
        .I1(p_17_out),
        .I2(S0),
        .I3(I2),
        .O(ram_empty_i_reg0));
(* equivalent_register_removal = "no" *) 
   FDSE #(
    .INIT(1'b1)) 
     ram_empty_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(ram_empty_i_reg0),
        .Q(p_17_out),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module axi_dma_0rd_status_flags_ss_25
   (p_17_out,
    O1,
    O7,
    S,
    DI,
    ram_full_comb,
    SR,
    m_axi_mm2s_aclk,
    Q,
    I2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I1,
    I3,
    I4,
    sig_data_fifo_wr_cnt,
    I5,
    I6,
    I7,
    I8);
  output p_17_out;
  output O1;
  output O7;
  output [1:0]S;
  output [1:0]DI;
  output ram_full_comb;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input [0:0]Q;
  input [0:0]I2;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [1:0]I1;
  input I3;
  input I4;
  input [0:0]sig_data_fifo_wr_cnt;
  input I5;
  input I6;
  input I7;
  input [0:0]I8;

  wire \<const1> ;
  wire [1:0]DI;
  wire [1:0]I1;
  wire [0:0]I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire [0:0]I8;
  wire O1;
  wire O7;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire n_0_ram_empty_i_i_5;
  wire p_17_out;
  wire ram_empty_i_reg0;
  wire ram_full_comb;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_data_fifo_wr_cnt;

LUT2 #(
    .INIT(4'hB)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_1__0 
       (.I0(O1),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(O7));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h1)) 
     \count[3]_i_2 
       (.I0(O1),
        .O(DI[1]));
LUT2 #(
    .INIT(4'h1)) 
     \count[3]_i_3 
       (.I0(p_17_out),
        .I1(I3),
        .O(DI[0]));
LUT2 #(
    .INIT(4'h6)) 
     \count[3]_i_5 
       (.I0(O1),
        .I1(I1[1]),
        .O(S[1]));
LUT2 #(
    .INIT(4'h6)) 
     \count[3]_i_6 
       (.I0(O1),
        .I1(I1[0]),
        .O(S[0]));
LUT2 #(
    .INIT(4'h1)) 
     \gc1.count_d1[6]_i_1__0 
       (.I0(p_17_out),
        .I1(I3),
        .O(O1));
LUT6 #(
    .INIT(64'h88888888FCCCCCCC)) 
     ram_empty_i_i_1
       (.I0(I4),
        .I1(p_17_out),
        .I2(I6),
        .I3(I7),
        .I4(n_0_ram_empty_i_i_5),
        .I5(I8),
        .O(ram_empty_i_reg0));
LUT3 #(
    .INIT(8'h82)) 
     ram_empty_i_i_5
       (.I0(O1),
        .I1(Q),
        .I2(I2),
        .O(n_0_ram_empty_i_i_5));
(* equivalent_register_removal = "no" *) 
   FDSE #(
    .INIT(1'b1)) 
     ram_empty_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(ram_empty_i_reg0),
        .Q(p_17_out),
        .S(SR));
LUT4 #(
    .INIT(16'hFFD0)) 
     ram_full_i_i_1
       (.I0(O1),
        .I1(I4),
        .I2(sig_data_fifo_wr_cnt),
        .I3(I5),
        .O(ram_full_comb));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module axi_dma_0rd_status_flags_ss__parameterized0
   (p_3_out,
    SR,
    ram_empty_i_reg0,
    m_axi_s2mm_aclk);
  output p_3_out;
  input [0:0]SR;
  input ram_empty_i_reg0;
  input m_axi_s2mm_aclk;

  wire \<const1> ;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_3_out;
  wire ram_empty_i_reg0;

VCC VCC
       (.P(\<const1> ));
(* equivalent_register_removal = "no" *) 
   FDSE #(
    .INIT(1'b1)) 
     ram_empty_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(ram_empty_i_reg0),
        .Q(p_3_out),
        .S(SR));
endmodule

module axi_dma_0srl_fifo_f
   (p_1_out,
    FIFO_Full,
    S0,
    Dout,
    O2,
    m_axi_sg_aclk,
    I70,
    follower_empty_s2mm,
    m_axi_sg_aresetn,
    Din);
  output p_1_out;
  output FIFO_Full;
  output S0;
  output [0:33]Dout;
  input [0:0]O2;
  input m_axi_sg_aclk;
  input I70;
  input follower_empty_s2mm;
  input m_axi_sg_aresetn;
  input [0:33]Din;

  wire [0:33]Din;
  wire [0:33]Dout;
  wire FIFO_Full;
  wire I70;
  wire [0:0]O2;
  wire S0;
  wire follower_empty_s2mm;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire p_1_out;

axi_dma_0srl_fifo_rbu_f I_SRL_FIFO_RBU_F
       (.Din(Din),
        .Dout(Dout),
        .FIFO_Full(FIFO_Full),
        .I70(I70),
        .O1(p_1_out),
        .O2(O2),
        .S0(S0),
        .follower_empty_s2mm(follower_empty_s2mm),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_dma_0srl_fifo_f__parameterized0
   (sig_rd_empty,
    m_axi_sg_bready,
    O1,
    O2,
    O3,
    S,
    SR,
    m_axi_sg_aclk,
    m_axi_sg_bvalid,
    sig_inhibit_rdy_n,
    I1,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    Dout,
    D,
    m_axi_sg_bresp);
  output sig_rd_empty;
  output m_axi_sg_bready;
  output O1;
  output [0:0]O2;
  output O3;
  input S;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input m_axi_sg_bvalid;
  input sig_inhibit_rdy_n;
  input I1;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input [0:0]Dout;
  input [1:0]D;
  input [1:0]m_axi_sg_bresp;

  wire [1:0]D;
  wire [0:0]Dout;
  wire I1;
  wire O1;
  wire [0:0]O2;
  wire O3;
  wire S;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_rd_empty;
  wire sig_rd_empty_0;

axi_dma_0srl_fifo_rbu_f__parameterized0 I_SRL_FIFO_RBU_F
       (.D(D),
        .Dout(Dout),
        .I1(I1),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .S(S),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_rd_empty(sig_rd_empty),
        .sig_rd_empty_0(sig_rd_empty_0));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_dma_0srl_fifo_f__parameterized0_14
   (sig_rd_empty,
    Clken,
    O1,
    O2,
    m_axi_s2mm_bready,
    S,
    SR,
    m_axi_s2mm_aclk,
    Dout,
    D,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rd_empty_0,
    sig_coelsc_reg_empty,
    I1,
    sig_inhibit_rdy_n,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bresp);
  output sig_rd_empty;
  output Clken;
  output O1;
  output O2;
  output m_axi_s2mm_bready;
  input S;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input [0:0]Dout;
  input [1:0]D;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_rd_empty_0;
  input sig_coelsc_reg_empty;
  input I1;
  input sig_inhibit_rdy_n;
  input m_axi_s2mm_bvalid;
  input [1:0]m_axi_s2mm_bresp;

  wire Clken;
  wire [1:0]D;
  wire [0:0]Dout;
  wire I1;
  wire O1;
  wire O2;
  wire S;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_rd_empty;
  wire sig_rd_empty_0;

axi_dma_0srl_fifo_rbu_f__parameterized0_15 I_SRL_FIFO_RBU_F
       (.Clken(Clken),
        .D(D),
        .Dout(Dout),
        .I1(I1),
        .O1(O1),
        .O2(O2),
        .S(S),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_rd_empty(sig_rd_empty),
        .sig_rd_empty_0(sig_rd_empty_0));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_dma_0srl_fifo_f__parameterized1
   (O1,
    O2,
    Dout,
    sig_push_coelsc_reg,
    O3,
    O4,
    p_4_out,
    S,
    O5,
    SR,
    m_axi_sg_aclk,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    I1,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    D,
    I2,
    I3,
    Din);
  output O1;
  output O2;
  output [1:0]Dout;
  output sig_push_coelsc_reg;
  output O3;
  output O4;
  output p_4_out;
  output S;
  output O5;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input I1;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input [2:0]D;
  input I2;
  input [0:0]I3;
  input [2:0]Din;

  wire [2:0]D;
  wire [2:0]Din;
  wire [1:0]Dout;
  wire I1;
  wire I2;
  wire [0:0]I3;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire S;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_empty_0;
  wire sig_tlast_err_stop;

axi_dma_0srl_fifo_rbu_f__parameterized1 I_SRL_FIFO_RBU_F
       (.D(D),
        .Din(Din),
        .Dout(Dout),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .S(S),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_rd_empty_0(sig_rd_empty_0),
        .sig_tlast_err_stop(sig_tlast_err_stop));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_dma_0srl_fifo_f__parameterized2
   (O1,
    queue_rden_new,
    O2,
    O4,
    O7,
    O9,
    out,
    SR,
    m_axi_sg_aclk,
    p_36_out,
    I6,
    I1,
    I2,
    I3,
    ch1_ftch_queue_empty,
    I4,
    I5,
    mm2s_stop_i,
    I7,
    I8,
    mm2s_halt,
    mm2s_scndry_resetn,
    queue_sinit,
    I9);
  output O1;
  output queue_rden_new;
  output O2;
  output O4;
  output O7;
  output O9;
  output [22:0]out;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input p_36_out;
  input I6;
  input I1;
  input I2;
  input I3;
  input ch1_ftch_queue_empty;
  input I4;
  input I5;
  input mm2s_stop_i;
  input I7;
  input I8;
  input mm2s_halt;
  input mm2s_scndry_resetn;
  input queue_sinit;
  input [22:0]I9;

  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire [22:0]I9;
  wire O1;
  wire O2;
  wire O4;
  wire O7;
  wire O9;
  wire [0:0]SR;
  wire ch1_ftch_queue_empty;
  wire m_axi_sg_aclk;
  wire mm2s_halt;
  wire mm2s_scndry_resetn;
  wire mm2s_stop_i;
  wire [22:0]out;
  wire p_36_out;
  wire queue_rden_new;
  wire queue_sinit;

axi_dma_0srl_fifo_rbu_f__parameterized2 I_SRL_FIFO_RBU_F
       (.I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(O1),
        .O2(O2),
        .O4(O4),
        .O7(O7),
        .O9(O9),
        .SR(SR),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .mm2s_halt(mm2s_halt),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .mm2s_stop_i(mm2s_stop_i),
        .out(out),
        .p_36_out(p_36_out),
        .queue_rden_new(queue_rden_new),
        .queue_sinit(queue_sinit));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_dma_0srl_fifo_f__parameterized3
   (fifo_empty,
    O1,
    E,
    out,
    fifo_sinit,
    m_axi_sg_aclk,
    I1,
    s_axis_s2mm_sts_tvalid,
    tag_stripped,
    s2mm_scndry_resetn,
    in);
  output fifo_empty;
  output O1;
  output [0:0]E;
  output [32:0]out;
  input fifo_sinit;
  input m_axi_sg_aclk;
  input I1;
  input s_axis_s2mm_sts_tvalid;
  input tag_stripped;
  input s2mm_scndry_resetn;
  input [0:32]in;

  wire [0:0]E;
  wire I1;
  wire O1;
  wire fifo_empty;
  wire fifo_sinit;
  wire [0:32]in;
  wire m_axi_sg_aclk;
  wire [32:0]out;
  wire s2mm_scndry_resetn;
  wire s_axis_s2mm_sts_tvalid;
  wire tag_stripped;

axi_dma_0srl_fifo_rbu_f__parameterized3 I_SRL_FIFO_RBU_F
       (.E(E),
        .I1(I1),
        .O1(fifo_empty),
        .O2(O1),
        .fifo_sinit(fifo_sinit),
        .in(in),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .out(out),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axis_s2mm_sts_tvalid(s_axis_s2mm_sts_tvalid),
        .tag_stripped(tag_stripped));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_dma_0srl_fifo_f__parameterized4
   (O1,
    O2,
    O3,
    O4,
    O5,
    I1,
    SR,
    m_axi_mm2s_aclk,
    I2,
    I3,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I4,
    sig_mstr2sf_cmd_valid,
    I5,
    sig_data2mstr_cmd_ready);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  input I1;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input I2;
  input I3;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I4;
  input sig_mstr2sf_cmd_valid;
  input I5;
  input sig_data2mstr_cmd_ready;

  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2mstr_cmd_ready;
  wire sig_mstr2sf_cmd_valid;

axi_dma_0srl_fifo_rbu_f__parameterized4 I_SRL_FIFO_RBU_F
       (.I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2mstr_cmd_ready(sig_data2mstr_cmd_ready),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_dma_0srl_fifo_f__parameterized5
   (O1,
    O2,
    O3,
    S,
    Dout,
    sig_push_coelsc_reg,
    p_4_out,
    O4,
    SR,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    sig_inhibit_rdy_n,
    sig_data2wsc_valid,
    D,
    Din);
  output O1;
  output O2;
  output O3;
  output S;
  output [16:0]Dout;
  output sig_push_coelsc_reg;
  output p_4_out;
  output O4;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input sig_inhibit_rdy_n;
  input sig_data2wsc_valid;
  input [0:0]D;
  input [16:0]Din;

  wire [0:0]D;
  wire [16:0]Din;
  wire [16:0]Dout;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire S;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_4_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_rd_empty_0;

axi_dma_0srl_fifo_rbu_f__parameterized5 I_SRL_FIFO_RBU_F
       (.Clken(O2),
        .D(D),
        .Din(Din),
        .Dout(Dout),
        .O1(O1),
        .O3(O3),
        .O4(O4),
        .S(S),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_4_out(p_4_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_rd_empty_0(sig_rd_empty_0));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_dma_0srl_fifo_f__parameterized6
   (O1,
    O2,
    O3,
    D,
    Dout,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_pop_cmd_fifo_ns,
    O4,
    O5,
    SR,
    m_axi_s2mm_aclk,
    DIBDI,
    I2,
    lsig_cmd_fetch_pause,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I1,
    I3,
    sig_ld_cmd,
    sig_btt_cntr_prv0,
    sig_cmd_full,
    sig_sm_ld_dre_cmd,
    sig_sm_pop_cmd_fifo,
    p_9_out,
    sig_inhibit_rdy_n,
    sig_need_cmd_flush,
    Q,
    I4,
    p_7_out,
    I5,
    I6,
    I7,
    I8,
    Din);
  output O1;
  output O2;
  output O3;
  output [12:0]D;
  output [4:0]Dout;
  output sig_sm_ld_dre_cmd_ns;
  output sig_sm_pop_cmd_fifo_ns;
  output [3:0]O4;
  output O5;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input [0:0]DIBDI;
  input I2;
  input lsig_cmd_fetch_pause;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I1;
  input I3;
  input sig_ld_cmd;
  input [12:0]sig_btt_cntr_prv0;
  input sig_cmd_full;
  input sig_sm_ld_dre_cmd;
  input sig_sm_pop_cmd_fifo;
  input p_9_out;
  input sig_inhibit_rdy_n;
  input sig_need_cmd_flush;
  input [5:0]Q;
  input I4;
  input p_7_out;
  input I5;
  input I6;
  input I7;
  input I8;
  input [15:0]Din;

  wire [12:0]D;
  wire [0:0]DIBDI;
  wire [15:0]Din;
  wire [4:0]Dout;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire O1;
  wire O2;
  wire O3;
  wire [3:0]O4;
  wire O5;
  wire [5:0]Q;
  wire [0:0]SR;
  wire lsig_cmd_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire p_7_out;
  wire p_9_out;
  wire [12:0]sig_btt_cntr_prv0;
  wire sig_cmd_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n;
  wire sig_ld_cmd;
  wire sig_need_cmd_flush;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;

axi_dma_0srl_fifo_rbu_f__parameterized6 I_SRL_FIFO_RBU_F
       (.D(D),
        .DIBDI(DIBDI),
        .Din(Din),
        .Dout(Dout),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .Q(Q),
        .SR(SR),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_7_out(p_7_out),
        .p_9_out(p_9_out),
        .sig_btt_cntr_prv0(sig_btt_cntr_prv0),
        .sig_cmd_full(sig_cmd_full),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_ld_cmd(sig_ld_cmd),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_dma_0srl_fifo_f__parameterized7
   (O1,
    O2,
    sel,
    O3,
    O4,
    O5,
    O6,
    O7,
    E,
    O8,
    O9,
    O10,
    lsig_set_absorb2tlast,
    out,
    sig_eop_sent,
    I12,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    m_axi_s2mm_aclk,
    CO,
    ld_btt_cntr_reg2,
    ld_btt_cntr_reg3,
    sig_btt_eq_0,
    ld_btt_cntr_reg1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_max_first_increment,
    I1,
    sig_next_strt_offset_reg__0,
    Dout,
    sig_btt_cntr_prv0,
    D,
    lsig_absorb2tlast,
    I2,
    I3,
    I4,
    I5,
    I6,
    p_7_out,
    I7,
    sig_eop_halt_xfer,
    sig_inhibit_rdy_n,
    sig_curr_strt_offset,
    Q,
    I8,
    I9,
    sig_strm_tlast,
    I10,
    I11,
    I13,
    DI,
    DIBDI,
    I14,
    p_1_in,
    p_2_in,
    sig_curr_eof_reg,
    sig_fifo_mssai,
    sig_eop_sent_reg);
  output O1;
  output O2;
  output sel;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output [0:0]E;
  output O8;
  output O9;
  output O10;
  output lsig_set_absorb2tlast;
  output [7:0]out;
  output sig_eop_sent;
  output [0:0]I12;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  input m_axi_s2mm_aclk;
  input [0:0]CO;
  input ld_btt_cntr_reg2;
  input ld_btt_cntr_reg3;
  input sig_btt_eq_0;
  input ld_btt_cntr_reg1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [0:0]sig_max_first_increment;
  input I1;
  input [1:0]sig_next_strt_offset_reg__0;
  input [2:0]Dout;
  input [2:0]sig_btt_cntr_prv0;
  input [1:0]D;
  input lsig_absorb2tlast;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input p_7_out;
  input I7;
  input sig_eop_halt_xfer;
  input sig_inhibit_rdy_n;
  input [1:0]sig_curr_strt_offset;
  input [13:0]Q;
  input I8;
  input I9;
  input sig_strm_tlast;
  input I10;
  input [3:0]I11;
  input I13;
  input [0:0]DI;
  input [0:0]DIBDI;
  input I14;
  input p_1_in;
  input p_2_in;
  input sig_curr_eof_reg;
  input [1:0]sig_fifo_mssai;
  input sig_eop_sent_reg;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]DI;
  wire [0:0]DIBDI;
  wire [2:0]Dout;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire [3:0]I11;
  wire [0:0]I12;
  wire I13;
  wire I14;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [13:0]Q;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg3;
  wire lsig_absorb2tlast;
  wire lsig_set_absorb2tlast;
  wire m_axi_s2mm_aclk;
  wire [7:0]out;
  wire p_1_in;
  wire p_2_in;
  wire p_7_out;
  wire sel;
  wire [2:0]sig_btt_cntr_prv0;
  wire sig_btt_eq_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_curr_eof_reg;
  wire [1:0]sig_curr_strt_offset;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent;
  wire sig_eop_sent_reg;
  wire [1:0]sig_fifo_mssai;
  wire sig_inhibit_rdy_n;
  wire [0:0]sig_max_first_increment;
  wire [1:0]sig_next_strt_offset_reg__0;
  wire sig_strm_tlast;

axi_dma_0srl_fifo_rbu_f__parameterized7 I_SRL_FIFO_RBU_F
       (.CO(CO),
        .D(D),
        .DI(DI),
        .DIBDI(DIBDI),
        .Dout(Dout),
        .E(E),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(O1),
        .O10(O9),
        .O11(O10),
        .O12(O11),
        .O13(O12),
        .O14(O13),
        .O15(O14),
        .O16(O15),
        .O17(O16),
        .O2(O2),
        .O3(sel),
        .O4(O3),
        .O5(O4),
        .O6(O5),
        .O7(O6),
        .O8(O7),
        .O9(O8),
        .Q(Q),
        .ld_btt_cntr_reg1(ld_btt_cntr_reg1),
        .ld_btt_cntr_reg2(ld_btt_cntr_reg2),
        .ld_btt_cntr_reg3(ld_btt_cntr_reg3),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .lsig_set_absorb2tlast(lsig_set_absorb2tlast),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_1_in(p_1_in),
        .p_2_in(p_2_in),
        .p_7_out(p_7_out),
        .sig_btt_cntr_prv0(sig_btt_cntr_prv0),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_curr_eof_reg(sig_curr_eof_reg),
        .sig_curr_strt_offset(sig_curr_strt_offset),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent(sig_eop_sent),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_fifo_mssai(sig_fifo_mssai),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_max_first_increment(sig_max_first_increment),
        .sig_next_strt_offset_reg__0(sig_next_strt_offset_reg__0),
        .sig_strm_tlast(sig_strm_tlast));
endmodule

module axi_dma_0srl_fifo_rbu_f
   (O1,
    FIFO_Full,
    S0,
    Dout,
    O2,
    m_axi_sg_aclk,
    I70,
    follower_empty_s2mm,
    m_axi_sg_aresetn,
    Din);
  output O1;
  output FIFO_Full;
  output S0;
  output [0:33]Dout;
  input [0:0]O2;
  input m_axi_sg_aclk;
  input I70;
  input follower_empty_s2mm;
  input m_axi_sg_aresetn;
  input [0:33]Din;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:33]Din;
  wire [0:33]Dout;
  wire FIFO_Full;
  wire I70;
  wire O1;
  wire [0:0]O2;
  wire S0;
  wire follower_empty_s2mm;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire n_1_CNTR_INCR_DECR_ADDN_F_I;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_3_CNTR_INCR_DECR_ADDN_F_I;
  wire n_4_CNTR_INCR_DECR_ADDN_F_I;
  wire n_5_CNTR_INCR_DECR_ADDN_F_I;

axi_dma_0cntr_incr_decr_addn_f CNTR_INCR_DECR_ADDN_F_I
       (.I70(I70),
        .O1(O1),
        .O2(O2),
        .O3(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O4(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .O5(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .O6(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .O7(n_5_CNTR_INCR_DECR_ADDN_F_I),
        .S0(S0),
        .follower_empty_s2mm(follower_empty_s2mm),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn));
axi_dma_0dynshreg_f DYNSHREG_F_I
       (.Din(Din),
        .Dout(Dout),
        .I1(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .I2(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .I3(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .I4(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .I70(I70),
        .m_axi_sg_aclk(m_axi_sg_aclk));
FDRE FIFO_Full_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_5_CNTR_INCR_DECR_ADDN_F_I),
        .Q(FIFO_Full),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_dma_0srl_fifo_rbu_f__parameterized0
   (sig_rd_empty,
    m_axi_sg_bready,
    O1,
    O2,
    O3,
    S,
    SR,
    m_axi_sg_aclk,
    m_axi_sg_bvalid,
    sig_inhibit_rdy_n,
    I1,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    Dout,
    D,
    m_axi_sg_bresp);
  output sig_rd_empty;
  output m_axi_sg_bready;
  output O1;
  output [0:0]O2;
  output O3;
  input S;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input m_axi_sg_bvalid;
  input sig_inhibit_rdy_n;
  input I1;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input [0:0]Dout;
  input [1:0]D;
  input [1:0]m_axi_sg_bresp;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]D;
  wire [0:0]Dout;
  wire I1;
  wire O1;
  wire [0:0]O2;
  wire O3;
  wire S;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire n_0_FIFO_Full_reg;
  wire n_1_CNTR_INCR_DECR_ADDN_F_I;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_3_CNTR_INCR_DECR_ADDN_F_I;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_rd_empty;
  wire sig_rd_empty_0;
  wire sig_wr_fifo;

axi_dma_0cntr_incr_decr_addn_f__parameterized0 CNTR_INCR_DECR_ADDN_F_I
       (.Addr({n_1_CNTR_INCR_DECR_ADDN_F_I,n_2_CNTR_INCR_DECR_ADDN_F_I}),
        .Clken(sig_wr_fifo),
        .I1(I1),
        .O1(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .S(S),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_rd_empty(sig_rd_empty),
        .sig_rd_empty_0(sig_rd_empty_0));
axi_dma_0dynshreg_f__parameterized0 DYNSHREG_F_I
       (.Addr({n_1_CNTR_INCR_DECR_ADDN_F_I,n_2_CNTR_INCR_DECR_ADDN_F_I}),
        .Clken(sig_wr_fifo),
        .D(D),
        .Dout(Dout),
        .I1(n_0_FIFO_Full_reg),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
FDRE FIFO_Full_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .Q(n_0_FIFO_Full_reg),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT2 #(
    .INIT(4'h2)) 
     m_axi_sg_bready_INST_0
       (.I0(sig_inhibit_rdy_n),
        .I1(n_0_FIFO_Full_reg),
        .O(m_axi_sg_bready));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_dma_0srl_fifo_rbu_f__parameterized0_15
   (sig_rd_empty,
    Clken,
    O1,
    O2,
    m_axi_s2mm_bready,
    S,
    SR,
    m_axi_s2mm_aclk,
    Dout,
    D,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rd_empty_0,
    sig_coelsc_reg_empty,
    I1,
    sig_inhibit_rdy_n,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bresp);
  output sig_rd_empty;
  output Clken;
  output O1;
  output O2;
  output m_axi_s2mm_bready;
  input S;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input [0:0]Dout;
  input [1:0]D;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_rd_empty_0;
  input sig_coelsc_reg_empty;
  input I1;
  input sig_inhibit_rdy_n;
  input m_axi_s2mm_bvalid;
  input [1:0]m_axi_s2mm_bresp;

  wire \<const0> ;
  wire \<const1> ;
  wire Clken;
  wire [1:0]D;
  wire [0:0]Dout;
  wire I1;
  wire O1;
  wire O2;
  wire S;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire n_0_FIFO_Full_reg;
  wire n_1_CNTR_INCR_DECR_ADDN_F_I;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_3_CNTR_INCR_DECR_ADDN_F_I;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_rd_empty;
  wire sig_rd_empty_0;

axi_dma_0cntr_incr_decr_addn_f__parameterized0_16 CNTR_INCR_DECR_ADDN_F_I
       (.Addr({n_1_CNTR_INCR_DECR_ADDN_F_I,n_2_CNTR_INCR_DECR_ADDN_F_I}),
        .Clken(Clken),
        .O1(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .S(S),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_rd_empty(sig_rd_empty),
        .sig_rd_empty_0(sig_rd_empty_0));
axi_dma_0dynshreg_f__parameterized0_17 DYNSHREG_F_I
       (.Addr({n_1_CNTR_INCR_DECR_ADDN_F_I,n_2_CNTR_INCR_DECR_ADDN_F_I}),
        .Clken(Clken),
        .D(D),
        .Dout(Dout),
        .I1(n_0_FIFO_Full_reg),
        .O1(O1),
        .O2(O2),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .Q(n_0_FIFO_Full_reg),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT3 #(
    .INIT(8'hBA)) 
     m_axi_s2mm_bready_INST_0
       (.I0(I1),
        .I1(n_0_FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(m_axi_s2mm_bready));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_dma_0srl_fifo_rbu_f__parameterized1
   (O1,
    O2,
    Dout,
    sig_push_coelsc_reg,
    O3,
    O4,
    p_4_out,
    S,
    O5,
    SR,
    m_axi_sg_aclk,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    I1,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    D,
    I2,
    I3,
    Din);
  output O1;
  output O2;
  output [1:0]Dout;
  output sig_push_coelsc_reg;
  output O3;
  output O4;
  output p_4_out;
  output S;
  output O5;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input I1;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input [2:0]D;
  input I2;
  input [0:0]I3;
  input [2:0]Din;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]D;
  wire [2:0]Din;
  wire [1:0]Dout;
  wire I1;
  wire I2;
  wire [0:0]I3;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire S;
  wire [0:0]SR;
  wire S_0;
  wire m_axi_sg_aclk;
  wire n_1_CNTR_INCR_DECR_ADDN_F_I;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_4_CNTR_INCR_DECR_ADDN_F_I;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire [1:1]sig_dcntl_sfifo_out;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_empty_0;
  wire sig_tlast_err_stop;
  wire sig_wr_fifo;

axi_dma_0cntr_incr_decr_addn_f__parameterized0_1 CNTR_INCR_DECR_ADDN_F_I
       (.Dout({Dout[1],sig_dcntl_sfifo_out}),
        .I2(I2),
        .O1(O1),
        .O2(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O3(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .O4(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .S(S),
        .SR(SR),
        .S_0(S_0),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_rd_empty_0(sig_rd_empty_0),
        .sig_wr_fifo(sig_wr_fifo));
axi_dma_0dynshreg_f__parameterized1 DYNSHREG_F_I
       (.D(D),
        .Din(Din),
        .Dout({Dout[1],sig_dcntl_sfifo_out,Dout[0]}),
        .I1(I1),
        .I2(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .I3(I3),
        .I4(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O1(O1),
        .O2(O2),
        .O4(O4),
        .O5(O5),
        .S(S_0),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_rd_empty_0(sig_rd_empty_0),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wr_fifo(sig_wr_fifo));
FDRE FIFO_Full_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .Q(O2),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT3 #(
    .INIT(8'hDF)) 
     sig_push_to_wsc_i_4
       (.I0(I1),
        .I1(O2),
        .I2(sig_push_to_wsc),
        .O(O3));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_dma_0srl_fifo_rbu_f__parameterized2
   (O1,
    queue_rden_new,
    O2,
    O4,
    O7,
    O9,
    out,
    SR,
    m_axi_sg_aclk,
    p_36_out,
    I6,
    I1,
    I2,
    I3,
    ch1_ftch_queue_empty,
    I4,
    I5,
    mm2s_stop_i,
    I7,
    I8,
    mm2s_halt,
    mm2s_scndry_resetn,
    queue_sinit,
    I9);
  output O1;
  output queue_rden_new;
  output O2;
  output O4;
  output O7;
  output O9;
  output [22:0]out;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input p_36_out;
  input I6;
  input I1;
  input I2;
  input I3;
  input ch1_ftch_queue_empty;
  input I4;
  input I5;
  input mm2s_stop_i;
  input I7;
  input I8;
  input mm2s_halt;
  input mm2s_scndry_resetn;
  input queue_sinit;
  input [22:0]I9;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire [22:0]I9;
  wire O1;
  wire O2;
  wire O4;
  wire O7;
  wire O9;
  wire [0:0]SR;
  wire ch1_ftch_queue_empty;
  wire m_axi_sg_aclk;
  wire mm2s_halt;
  wire mm2s_scndry_resetn;
  wire mm2s_stop_i;
  wire n_0_CNTR_INCR_DECR_ADDN_F_I;
  wire n_1_CNTR_INCR_DECR_ADDN_F_I;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_3_CNTR_INCR_DECR_ADDN_F_I;
  wire n_4_CNTR_INCR_DECR_ADDN_F_I;
  wire [22:0]out;
  wire p_36_out;
  wire queue_rden_new;
  wire queue_sinit;

axi_dma_0cntr_incr_decr_addn_f_30 CNTR_INCR_DECR_ADDN_F_I
       (.I7(I7),
        .I8(I8),
        .O1(n_0_CNTR_INCR_DECR_ADDN_F_I),
        .O2(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O3(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .O4(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .O5(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .mm2s_halt(mm2s_halt),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .p_36_out(p_36_out));
axi_dma_0dynshreg_f__parameterized2 DYNSHREG_F_I
       (.I1(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .I2(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .I3(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .I4(n_0_CNTR_INCR_DECR_ADDN_F_I),
        .I9(I9),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .out(out),
        .p_36_out(p_36_out));
FDRE FIFO_Full_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .Q(O1),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT5 #(
    .INIT(32'hF1F1F1FF)) 
     \FSM_onehot_mm2s_cs[2]_i_3 
       (.I0(I4),
        .I1(I5),
        .I2(mm2s_stop_i),
        .I3(O1),
        .I4(I1),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_mm2s_cs[2]_i_5 
       (.I0(I1),
        .I1(O1),
        .O(O7));
LUT6 #(
    .INIT(64'h0000000000000200)) 
     \GEN_MM2S.queue_dout_new[90]_i_2 
       (.I0(I6),
        .I1(I1),
        .I2(O1),
        .I3(I2),
        .I4(I3),
        .I5(ch1_ftch_queue_empty),
        .O(queue_rden_new));
LUT3 #(
    .INIT(8'h02)) 
     \GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_i_1 
       (.I0(queue_rden_new),
        .I1(queue_sinit),
        .I2(p_36_out),
        .O(O9));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h000000000000000E)) 
     all_is_idle_d1_i_2
       (.I0(I4),
        .I1(I5),
        .I2(mm2s_stop_i),
        .I3(ch1_ftch_queue_empty),
        .I4(I1),
        .I5(O1),
        .O(O4));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_dma_0srl_fifo_rbu_f__parameterized3
   (O1,
    O2,
    E,
    out,
    fifo_sinit,
    m_axi_sg_aclk,
    I1,
    s_axis_s2mm_sts_tvalid,
    tag_stripped,
    s2mm_scndry_resetn,
    in);
  output O1;
  output O2;
  output [0:0]E;
  output [32:0]out;
  input fifo_sinit;
  input m_axi_sg_aclk;
  input I1;
  input s_axis_s2mm_sts_tvalid;
  input tag_stripped;
  input s2mm_scndry_resetn;
  input [0:32]in;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]E;
  wire I1;
  wire O1;
  wire O2;
  wire fifo_sinit;
  wire fifo_wren2_out;
  wire [0:32]in;
  wire m_axi_sg_aclk;
  wire n_1_CNTR_INCR_DECR_ADDN_F_I;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_3_CNTR_INCR_DECR_ADDN_F_I;
  wire n_4_CNTR_INCR_DECR_ADDN_F_I;
  wire n_5_CNTR_INCR_DECR_ADDN_F_I;
  wire [32:0]out;
  wire s2mm_scndry_resetn;
  wire s_axis_s2mm_sts_tvalid;
  wire tag_stripped;

axi_dma_0cntr_incr_decr_addn_f_29 CNTR_INCR_DECR_ADDN_F_I
       (.E(E),
        .I1(I1),
        .O1(O1),
        .O2(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O3(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .O4(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .O5(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .O6(n_5_CNTR_INCR_DECR_ADDN_F_I),
        .fifo_sinit(fifo_sinit),
        .fifo_wren2_out(fifo_wren2_out),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .s2mm_scndry_resetn(s2mm_scndry_resetn));
axi_dma_0dynshreg_f__parameterized3 DYNSHREG_F_I
       (.I1(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .I2(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .I3(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .I4(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O2(O2),
        .fifo_wren2_out(fifo_wren2_out),
        .in(in),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .out(out),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axis_s2mm_sts_tvalid(s_axis_s2mm_sts_tvalid),
        .tag_stripped(tag_stripped));
FDRE FIFO_Full_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(n_5_CNTR_INCR_DECR_ADDN_F_I),
        .Q(O2),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_dma_0srl_fifo_rbu_f__parameterized4
   (O1,
    O2,
    O3,
    O4,
    O5,
    I1,
    SR,
    m_axi_mm2s_aclk,
    I2,
    I3,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I4,
    sig_mstr2sf_cmd_valid,
    I5,
    sig_data2mstr_cmd_ready);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  input I1;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input I2;
  input I3;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I4;
  input sig_mstr2sf_cmd_valid;
  input I5;
  input sig_data2mstr_cmd_ready;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire n_1_CNTR_INCR_DECR_ADDN_F_I;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2mstr_cmd_ready;
  wire sig_mstr2sf_cmd_valid;

axi_dma_0cntr_incr_decr_addn_f__parameterized0_20 CNTR_INCR_DECR_ADDN_F_I
       (.I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(O2),
        .I5(I4),
        .O1(O1),
        .O2(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O5(O5),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid));
FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .Q(O2),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT5 #(
    .INIT(32'hB0B0B0BF)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_12 
       (.I0(O2),
        .I1(I4),
        .I2(sig_mstr2sf_cmd_valid),
        .I3(I5),
        .I4(sig_data2mstr_cmd_ready),
        .O(O3));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT2 #(
    .INIT(4'h2)) 
     sig_first_xfer_im0_i_3
       (.I0(I4),
        .I1(O2),
        .O(O4));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_dma_0srl_fifo_rbu_f__parameterized5
   (O1,
    Clken,
    O3,
    S,
    Dout,
    sig_push_coelsc_reg,
    p_4_out,
    O4,
    SR,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    sig_inhibit_rdy_n,
    sig_data2wsc_valid,
    D,
    Din);
  output O1;
  output Clken;
  output O3;
  output S;
  output [16:0]Dout;
  output sig_push_coelsc_reg;
  output p_4_out;
  output O4;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input sig_inhibit_rdy_n;
  input sig_data2wsc_valid;
  input [0:0]D;
  input [16:0]Din;

  wire \<const0> ;
  wire \<const1> ;
  wire Clken;
  wire [0:0]D;
  wire [16:0]Din;
  wire [16:0]Dout;
  wire O1;
  wire O3;
  wire O4;
  wire S;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire n_1_CNTR_INCR_DECR_ADDN_F_I;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_3_CNTR_INCR_DECR_ADDN_F_I;
  wire p_4_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_rd_empty_0;

axi_dma_0cntr_incr_decr_addn_f__parameterized0_13 CNTR_INCR_DECR_ADDN_F_I
       (.Dout(Dout[0]),
        .I1(Clken),
        .O1(O1),
        .O2(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O3(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .O4(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .S(S),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_rd_empty_0(sig_rd_empty_0));
axi_dma_0dynshreg_f__parameterized5 DYNSHREG_F_I
       (.D(D),
        .Din(Din),
        .Dout(Dout),
        .I1(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .I2(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O1(O1),
        .O2(Clken),
        .O3(O3),
        .O4(O4),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_rd_empty_0(sig_rd_empty_0));
FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .Q(O3),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_dma_0srl_fifo_rbu_f__parameterized6
   (O1,
    O2,
    O3,
    D,
    Dout,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_pop_cmd_fifo_ns,
    O4,
    O5,
    SR,
    m_axi_s2mm_aclk,
    DIBDI,
    I2,
    lsig_cmd_fetch_pause,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I1,
    I3,
    sig_ld_cmd,
    sig_btt_cntr_prv0,
    sig_cmd_full,
    sig_sm_ld_dre_cmd,
    sig_sm_pop_cmd_fifo,
    p_9_out,
    sig_inhibit_rdy_n,
    sig_need_cmd_flush,
    Q,
    I4,
    p_7_out,
    I5,
    I6,
    I7,
    I8,
    Din);
  output O1;
  output O2;
  output O3;
  output [12:0]D;
  output [4:0]Dout;
  output sig_sm_ld_dre_cmd_ns;
  output sig_sm_pop_cmd_fifo_ns;
  output [3:0]O4;
  output O5;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input [0:0]DIBDI;
  input I2;
  input lsig_cmd_fetch_pause;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I1;
  input I3;
  input sig_ld_cmd;
  input [12:0]sig_btt_cntr_prv0;
  input sig_cmd_full;
  input sig_sm_ld_dre_cmd;
  input sig_sm_pop_cmd_fifo;
  input p_9_out;
  input sig_inhibit_rdy_n;
  input sig_need_cmd_flush;
  input [5:0]Q;
  input I4;
  input p_7_out;
  input I5;
  input I6;
  input I7;
  input I8;
  input [15:0]Din;

  wire \<const0> ;
  wire \<const1> ;
  wire [12:0]D;
  wire [0:0]DIBDI;
  wire [15:0]Din;
  wire [4:0]Dout;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire O1;
  wire O2;
  wire O3;
  wire [3:0]O4;
  wire O5;
  wire [5:0]Q;
  wire [0:0]SR;
  wire lsig_cmd_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire n_1_CNTR_INCR_DECR_ADDN_F_I;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_3_CNTR_INCR_DECR_ADDN_F_I;
  wire n_8_CNTR_INCR_DECR_ADDN_F_I;
  wire p_7_out;
  wire p_9_out;
  wire [12:0]sig_btt_cntr_prv0;
  wire sig_cmd_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_curr_calc_error_reg;
  wire sig_curr_cmd_cmplt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_ld_cmd;
  wire sig_need_cmd_flush;
  wire sig_rd_empty;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_wr_fifo;

axi_dma_0cntr_incr_decr_addn_f__parameterized0_6 CNTR_INCR_DECR_ADDN_F_I
       (.Dout({sig_curr_calc_error_reg,sig_curr_cmd_cmplt_reg}),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .O1(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O2(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .O3(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .O4(O4[3:1]),
        .O5(n_8_CNTR_INCR_DECR_ADDN_F_I),
        .Q(Q[4:0]),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_7_out(p_7_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_rd_empty(sig_rd_empty),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_wr_fifo(sig_wr_fifo));
axi_dma_0dynshreg_f__parameterized6 DYNSHREG_F_I
       (.D(D),
        .DIBDI(DIBDI),
        .Din(Din),
        .Dout({sig_curr_calc_error_reg,sig_curr_cmd_cmplt_reg,Dout}),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(n_8_CNTR_INCR_DECR_ADDN_F_I),
        .I5(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .I6(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4[0]),
        .O5(O5),
        .Q(Q),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_7_out(p_7_out),
        .p_9_out(p_9_out),
        .sig_btt_cntr_prv0(sig_btt_cntr_prv0),
        .sig_cmd_full(sig_cmd_full),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_ld_cmd(sig_ld_cmd),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_rd_empty(sig_rd_empty),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_wr_fifo(sig_wr_fifo));
FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .Q(O1),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_dma_0srl_fifo_rbu_f__parameterized7
   (O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    E,
    O9,
    O10,
    O11,
    lsig_set_absorb2tlast,
    out,
    sig_eop_sent,
    I12,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    m_axi_s2mm_aclk,
    CO,
    ld_btt_cntr_reg2,
    ld_btt_cntr_reg3,
    sig_btt_eq_0,
    ld_btt_cntr_reg1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_max_first_increment,
    I1,
    sig_next_strt_offset_reg__0,
    Dout,
    sig_btt_cntr_prv0,
    D,
    lsig_absorb2tlast,
    I2,
    I3,
    I4,
    I5,
    I6,
    p_7_out,
    I7,
    sig_eop_halt_xfer,
    sig_inhibit_rdy_n,
    sig_curr_strt_offset,
    Q,
    I8,
    I9,
    sig_strm_tlast,
    I10,
    I11,
    I13,
    DI,
    DIBDI,
    I14,
    p_1_in,
    p_2_in,
    sig_curr_eof_reg,
    sig_fifo_mssai,
    sig_eop_sent_reg);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output [0:0]E;
  output O9;
  output O10;
  output O11;
  output lsig_set_absorb2tlast;
  output [7:0]out;
  output sig_eop_sent;
  output [0:0]I12;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  input m_axi_s2mm_aclk;
  input [0:0]CO;
  input ld_btt_cntr_reg2;
  input ld_btt_cntr_reg3;
  input sig_btt_eq_0;
  input ld_btt_cntr_reg1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [0:0]sig_max_first_increment;
  input I1;
  input [1:0]sig_next_strt_offset_reg__0;
  input [2:0]Dout;
  input [2:0]sig_btt_cntr_prv0;
  input [1:0]D;
  input lsig_absorb2tlast;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input p_7_out;
  input I7;
  input sig_eop_halt_xfer;
  input sig_inhibit_rdy_n;
  input [1:0]sig_curr_strt_offset;
  input [13:0]Q;
  input I8;
  input I9;
  input sig_strm_tlast;
  input I10;
  input [3:0]I11;
  input I13;
  input [0:0]DI;
  input [0:0]DIBDI;
  input I14;
  input p_1_in;
  input p_2_in;
  input sig_curr_eof_reg;
  input [1:0]sig_fifo_mssai;
  input sig_eop_sent_reg;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]DI;
  wire [0:0]DIBDI;
  wire [2:0]Dout;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire [3:0]I11;
  wire [0:0]I12;
  wire I13;
  wire I14;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [13:0]Q;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg3;
  wire lsig_absorb2tlast;
  wire lsig_set_absorb2tlast;
  wire m_axi_s2mm_aclk;
  wire n_0_FIFO_Full_reg;
  wire n_0_sig_btt_eq_0_i_7;
  wire n_0_sig_eop_halt_xfer_i_2;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_3_CNTR_INCR_DECR_ADDN_F_I;
  wire n_4_CNTR_INCR_DECR_ADDN_F_I;
  wire n_5_CNTR_INCR_DECR_ADDN_F_I;
  wire n_8_CNTR_INCR_DECR_ADDN_F_I;
  wire [7:0]out;
  wire p_1_in;
  wire p_1_out;
  wire p_2_in;
  wire p_7_out;
  wire [2:0]sig_btt_cntr_prv0;
  wire sig_btt_eq_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_curr_eof_reg;
  wire [1:0]sig_curr_strt_offset;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent;
  wire sig_eop_sent_reg;
  wire [1:0]sig_fifo_mssai;
  wire sig_inhibit_rdy_n;
  wire [0:0]sig_max_first_increment;
  wire [1:0]sig_next_strt_offset_reg__0;
  wire sig_strm_tlast;

axi_dma_0cntr_incr_decr_addn_f_7 CNTR_INCR_DECR_ADDN_F_I
       (.I14(I14),
        .I9(I9),
        .O1(O1),
        .O14(O14),
        .O15(O15),
        .O2(O2),
        .O3(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .O4(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .O5(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .O6(n_5_CNTR_INCR_DECR_ADDN_F_I),
        .O7(n_8_CNTR_INCR_DECR_ADDN_F_I),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_1_in(p_1_in),
        .p_2_in(p_2_in),
        .sel(O3),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent_reg(sig_eop_sent_reg));
axi_dma_0dynshreg_f__parameterized7 DYNSHREG_F_I
       (.CO(CO),
        .DI(DI),
        .DIBDI(DIBDI),
        .E(E),
        .I1(O1),
        .I10(I8),
        .I11(I9),
        .I12(I12),
        .I13(I10),
        .I14(I11),
        .I15(I13),
        .I16(n_0_FIFO_Full_reg),
        .I17(n_5_CNTR_INCR_DECR_ADDN_F_I),
        .I18(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .I19(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .I2(I2),
        .I20(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .I3(n_0_sig_eop_halt_xfer_i_2),
        .I4(I3),
        .I5(I4),
        .I6(I5),
        .I7(I6),
        .I8(I1),
        .I9(I7),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O13(O13),
        .O16(O16),
        .O17(O17),
        .O4(O4),
        .O5(O5),
        .O9(O9),
        .Q(Q),
        .ld_btt_cntr_reg2(ld_btt_cntr_reg2),
        .ld_btt_cntr_reg3(ld_btt_cntr_reg3),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .lsig_set_absorb2tlast(lsig_set_absorb2tlast),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_1_out(p_1_out),
        .p_7_out(p_7_out),
        .sel(O3),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_curr_eof_reg(sig_curr_eof_reg),
        .sig_curr_strt_offset(sig_curr_strt_offset),
        .sig_eop_sent(sig_eop_sent),
        .sig_fifo_mssai(sig_fifo_mssai),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_strm_tlast(sig_strm_tlast));
FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_8_CNTR_INCR_DECR_ADDN_F_I),
        .Q(n_0_FIFO_Full_reg),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h0000000000E2E2E2)) 
     ld_btt_cntr_reg2_i_1
       (.I0(ld_btt_cntr_reg2),
        .I1(p_1_out),
        .I2(ld_btt_cntr_reg1),
        .I3(CO),
        .I4(O3),
        .I5(O5),
        .O(O6));
LUT2 #(
    .INIT(4'h2)) 
     ld_btt_cntr_reg2_i_2
       (.I0(sig_inhibit_rdy_n),
        .I1(n_0_FIFO_Full_reg),
        .O(p_1_out));
LUT6 #(
    .INIT(64'hFFFFFFFF00000E00)) 
     \sig_btt_cntr[13]_i_2__0 
       (.I0(ld_btt_cntr_reg2),
        .I1(ld_btt_cntr_reg3),
        .I2(n_0_FIFO_Full_reg),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_btt_eq_0),
        .I5(I1),
        .O(E));
LUT6 #(
    .INIT(64'h0044034700000000)) 
     sig_btt_eq_0_i_4
       (.I0(Dout[1]),
        .I1(I1),
        .I2(sig_btt_cntr_prv0[1]),
        .I3(Dout[2]),
        .I4(sig_btt_cntr_prv0[2]),
        .I5(n_0_sig_btt_eq_0_i_7),
        .O(O8));
LUT6 #(
    .INIT(64'h0000000000004700)) 
     sig_btt_eq_0_i_7
       (.I0(Dout[0]),
        .I1(I1),
        .I2(sig_btt_cntr_prv0[0]),
        .I3(E),
        .I4(D[0]),
        .I5(D[1]),
        .O(n_0_sig_btt_eq_0_i_7));
LUT6 #(
    .INIT(64'hAA22AAAAAA02AAAA)) 
     sig_eop_halt_xfer_i_2
       (.I0(sig_eop_halt_xfer),
        .I1(ld_btt_cntr_reg2),
        .I2(ld_btt_cntr_reg3),
        .I3(n_0_FIFO_Full_reg),
        .I4(sig_inhibit_rdy_n),
        .I5(sig_btt_eq_0),
        .O(n_0_sig_eop_halt_xfer_i_2));
LUT6 #(
    .INIT(64'h00A800A800A8AAA8)) 
     \sig_max_first_increment[2]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_max_first_increment),
        .I2(O3),
        .I3(I1),
        .I4(sig_next_strt_offset_reg__0[0]),
        .I5(sig_next_strt_offset_reg__0[1]),
        .O(O7));
endmodule

module axi_dma_0sync_fifo_fg
   (cntrl_fifo_empty,
    O1,
    O2,
    DI,
    O7,
    Q,
    O8,
    O41,
    O42,
    O43,
    O44,
    O45,
    O46,
    O47,
    O48,
    O49,
    O50,
    O51,
    O9,
    O3,
    SR,
    m_axi_sg_aclk,
    E,
    out,
    m_axi_sg_rvalid,
    I73,
    follower_empty_mm2s,
    D,
    sof_ftch_desc,
    ch2_ftch_active,
    I2,
    m_axi_sg_rdata,
    sof_ftch_desc_del1,
    m_axi_sg_aresetn,
    I104,
    I114,
    I3);
  output cntrl_fifo_empty;
  output O1;
  output [0:0]O2;
  output [31:0]DI;
  output O7;
  output [6:0]Q;
  output [6:0]O8;
  output O41;
  output O42;
  output O43;
  output O44;
  output O45;
  output O46;
  output O47;
  output O48;
  output O49;
  output O50;
  output O51;
  output O9;
  output [32:0]O3;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input [0:0]E;
  input [3:0]out;
  input m_axi_sg_rvalid;
  input I73;
  input follower_empty_mm2s;
  input [0:0]D;
  input sof_ftch_desc;
  input ch2_ftch_active;
  input I2;
  input [31:0]m_axi_sg_rdata;
  input sof_ftch_desc_del1;
  input m_axi_sg_aresetn;
  input I104;
  input I114;
  input [32:0]I3;

  wire [0:0]D;
  wire [31:0]DI;
  wire [0:0]E;
  wire I104;
  wire I114;
  wire I2;
  wire [32:0]I3;
  wire I73;
  wire O1;
  wire [0:0]O2;
  wire [32:0]O3;
  wire O41;
  wire O42;
  wire O43;
  wire O44;
  wire O45;
  wire O46;
  wire O47;
  wire O48;
  wire O49;
  wire O50;
  wire O51;
  wire O7;
  wire [6:0]O8;
  wire O9;
  wire [6:0]Q;
  wire [0:0]SR;
  wire ch2_ftch_active;
  wire cntrl_fifo_empty;
  wire follower_empty_mm2s;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rvalid;
  wire [3:0]out;
  wire sof_ftch_desc;
  wire sof_ftch_desc_del1;

axi_dma_0fifo_generator_v11_0 \FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM 
       (.D(D),
        .DI(DI),
        .E(E),
        .I104(I104),
        .I114(I114),
        .I2(I2),
        .I3(I3),
        .I73(I73),
        .O1(cntrl_fifo_empty),
        .O2(O1),
        .O3(O2),
        .O4(O3),
        .O41(O41),
        .O42(O42),
        .O43(O43),
        .O44(O44),
        .O45(O45),
        .O46(O46),
        .O47(O47),
        .O48(O48),
        .O49(O49),
        .O50(O50),
        .O51(O51),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .SR(SR),
        .ch2_ftch_active(ch2_ftch_active),
        .follower_empty_mm2s(follower_empty_mm2s),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .out(out),
        .sof_ftch_desc(sof_ftch_desc),
        .sof_ftch_desc_del1(sof_ftch_desc_del1));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module axi_dma_0sync_fifo_fg__parameterized0
   (D,
    DOBDO,
    sig_data_fifo_wr_cnt,
    O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    sig_slast_with_stop,
    O7,
    O8,
    m_axi_mm2s_aclk,
    SR,
    E,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_skid2dre_wready,
    I1,
    hold_ff_q,
    sig_rd_empty,
    I2,
    I3,
    Q,
    p_0_in5_in,
    p_0_in2_in,
    m_axis_mm2s_tready,
    sig_stop_request,
    I4);
  output [31:0]D;
  output [4:0]DOBDO;
  output [0:0]sig_data_fifo_wr_cnt;
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output sig_slast_with_stop;
  output O7;
  output O8;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_skid2dre_wready;
  input I1;
  input hold_ff_q;
  input sig_rd_empty;
  input I2;
  input I3;
  input [2:0]Q;
  input p_0_in5_in;
  input p_0_in2_in;
  input m_axis_mm2s_tready;
  input sig_stop_request;
  input [0:0]I4;

  wire [31:0]D;
  wire [5:0]DIBDI;
  wire [4:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire [0:0]I4;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [2:0]Q;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axis_mm2s_tready;
  wire p_0_in2_in;
  wire p_0_in5_in;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_data_fifo_wr_cnt;
  wire sig_rd_empty;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire sig_stop_request;

axi_dma_0fifo_generator_v11_0__parameterized1 \FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .Q(Q),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in5_in(p_0_in5_in),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data_fifo_wr_cnt(sig_data_fifo_wr_cnt),
        .sig_rd_empty(sig_rd_empty),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_stop_request(sig_stop_request));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module axi_dma_0sync_fifo_fg__parameterized1
   (O1,
    O2,
    D,
    O3,
    O,
    CO,
    O4,
    O6,
    O7,
    O8,
    O10,
    O11,
    O12,
    E,
    O14,
    O15,
    O17,
    SR,
    m_axi_s2mm_aclk,
    Q,
    I1,
    I2,
    I3,
    I4,
    I5,
    DIBDI,
    sig_strm_tvalid,
    I6,
    I7,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_32_out,
    hold_ff_q,
    S,
    I8,
    sig_child_qual_first_of_2,
    sig_csm_pop_child_cmd,
    sig_xfer_address,
    p_0_out);
  output O1;
  output O2;
  output [4:0]D;
  output O3;
  output [3:0]O;
  output [0:0]CO;
  output [3:0]O4;
  output O6;
  output [8:0]O7;
  output O8;
  output O10;
  output O11;
  output O12;
  output [0:0]E;
  output [2:0]O14;
  output [2:0]O15;
  output [4:0]O17;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input [6:0]Q;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input [1:0]DIBDI;
  input sig_strm_tvalid;
  input I6;
  input I7;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_32_out;
  input hold_ff_q;
  input [3:0]S;
  input [3:0]I8;
  input sig_child_qual_first_of_2;
  input sig_csm_pop_child_cmd;
  input [1:0]sig_xfer_address;
  input [8:0]p_0_out;

  wire [0:0]CO;
  wire [4:0]D;
  wire [1:0]DIBDI;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire [3:0]I8;
  wire [3:0]O;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire [2:0]O14;
  wire [2:0]O15;
  wire [4:0]O17;
  wire O2;
  wire O3;
  wire [3:0]O4;
  wire O6;
  wire [8:0]O7;
  wire O8;
  wire [6:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire [8:0]p_0_out;
  wire p_32_out;
  wire sig_child_qual_first_of_2;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_strm_tvalid;
  wire [1:0]sig_xfer_address;

axi_dma_0fifo_generator_v11_0__parameterized3 \FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM 
       (.CO(CO),
        .D(D),
        .DIBDI(DIBDI),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .O(O),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O14(O14),
        .O15(O15),
        .O17(O17),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .Q(Q),
        .S(S),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_out(p_0_out),
        .p_32_out(p_32_out),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_strm_tvalid(sig_strm_tvalid),
        .sig_xfer_address(sig_xfer_address));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module axi_dma_0sync_fifo_fg__parameterized2
   (D,
    DOBDO,
    p_1_in,
    O1,
    O2,
    O3,
    m_axi_s2mm_aclk,
    SR,
    E,
    Q,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    hold_ff_q,
    p_4_out,
    S0,
    p_0_in5_in,
    I1);
  output [34:0]D;
  output [5:0]DOBDO;
  output p_1_in;
  output O1;
  output O2;
  output [2:0]O3;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]Q;
  input [5:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input hold_ff_q;
  input p_4_out;
  input S0;
  input p_0_in5_in;
  input [2:0]I1;

  wire [34:0]D;
  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire [2:0]I1;
  wire O1;
  wire O2;
  wire [2:0]O3;
  wire [31:0]Q;
  wire S0;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire p_0_in5_in;
  wire p_1_in;
  wire p_4_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

axi_dma_0fifo_generator_v11_0__parameterized5 \FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .I1(I1),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .Q(Q),
        .S0(S0),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in5_in(p_0_in5_in),
        .p_1_in(p_1_in),
        .p_4_out(p_4_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
endmodule

module axi_dma_0updn_cntr
   (O5,
    Q,
    O11,
    I3,
    DI,
    S,
    SR,
    I8,
    m_axi_mm2s_aclk);
  output O5;
  output [1:0]Q;
  output O11;
  input [2:0]I3;
  input [1:0]DI;
  input [1:0]S;
  input [0:0]SR;
  input [0:0]I8;
  input m_axi_mm2s_aclk;

  wire \<const0> ;
  wire [1:0]DI;
  wire [2:0]I3;
  wire [0:0]I8;
  wire O11;
  wire O5;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire \n_0_count[3]_i_4 ;
  wire \n_0_count[3]_i_7 ;
  wire \n_0_count[6]_i_3 ;
  wire \n_0_count[6]_i_4 ;
  wire \n_0_count[6]_i_5 ;
  wire \n_0_count_reg[0] ;
  wire \n_0_count_reg[3] ;
  wire \n_0_count_reg[3]_i_1 ;
  wire \n_1_count_reg[3]_i_1 ;
  wire \n_2_count_reg[3]_i_1 ;
  wire \n_2_count_reg[6]_i_2 ;
  wire \n_3_count_reg[3]_i_1 ;
  wire \n_3_count_reg[6]_i_2 ;
  wire \n_4_count_reg[3]_i_1 ;
  wire \n_5_count_reg[3]_i_1 ;
  wire \n_5_count_reg[6]_i_2 ;
  wire \n_6_count_reg[3]_i_1 ;
  wire \n_6_count_reg[6]_i_2 ;
  wire \n_7_count_reg[3]_i_1 ;
  wire \n_7_count_reg[6]_i_2 ;
  wire [2:0]sig_wrcnt_mblen_slice;
  wire [3:2]\NLW_count_reg[6]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_count_reg[6]_i_2_O_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
LUT2 #(
    .INIT(4'h9)) 
     \count[3]_i_4 
       (.I0(Q[1]),
        .I1(\n_0_count_reg[3] ),
        .O(\n_0_count[3]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \count[3]_i_7 
       (.I0(\n_0_count_reg[0] ),
        .O(\n_0_count[3]_i_7 ));
LUT2 #(
    .INIT(4'h9)) 
     \count[6]_i_3 
       (.I0(sig_wrcnt_mblen_slice[1]),
        .I1(sig_wrcnt_mblen_slice[2]),
        .O(\n_0_count[6]_i_3 ));
LUT2 #(
    .INIT(4'h9)) 
     \count[6]_i_4 
       (.I0(sig_wrcnt_mblen_slice[0]),
        .I1(sig_wrcnt_mblen_slice[1]),
        .O(\n_0_count[6]_i_4 ));
LUT2 #(
    .INIT(4'h9)) 
     \count[6]_i_5 
       (.I0(\n_0_count_reg[3] ),
        .I1(sig_wrcnt_mblen_slice[0]),
        .O(\n_0_count[6]_i_5 ));
(* counter = "15" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(I8),
        .D(\n_7_count_reg[3]_i_1 ),
        .Q(\n_0_count_reg[0] ),
        .R(SR));
(* counter = "15" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(I8),
        .D(\n_6_count_reg[3]_i_1 ),
        .Q(Q[0]),
        .R(SR));
(* counter = "15" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(I8),
        .D(\n_5_count_reg[3]_i_1 ),
        .Q(Q[1]),
        .R(SR));
(* counter = "15" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(I8),
        .D(\n_4_count_reg[3]_i_1 ),
        .Q(\n_0_count_reg[3] ),
        .R(SR));
CARRY4 \count_reg[3]_i_1 
       (.CI(\<const0> ),
        .CO({\n_0_count_reg[3]_i_1 ,\n_1_count_reg[3]_i_1 ,\n_2_count_reg[3]_i_1 ,\n_3_count_reg[3]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({Q[1],DI,\n_0_count_reg[0] }),
        .O({\n_4_count_reg[3]_i_1 ,\n_5_count_reg[3]_i_1 ,\n_6_count_reg[3]_i_1 ,\n_7_count_reg[3]_i_1 }),
        .S({\n_0_count[3]_i_4 ,S,\n_0_count[3]_i_7 }));
(* counter = "15" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(I8),
        .D(\n_7_count_reg[6]_i_2 ),
        .Q(sig_wrcnt_mblen_slice[0]),
        .R(SR));
(* counter = "15" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(I8),
        .D(\n_6_count_reg[6]_i_2 ),
        .Q(sig_wrcnt_mblen_slice[1]),
        .R(SR));
(* counter = "15" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(I8),
        .D(\n_5_count_reg[6]_i_2 ),
        .Q(sig_wrcnt_mblen_slice[2]),
        .R(SR));
CARRY4 \count_reg[6]_i_2 
       (.CI(\n_0_count_reg[3]_i_1 ),
        .CO({\NLW_count_reg[6]_i_2_CO_UNCONNECTED [3:2],\n_2_count_reg[6]_i_2 ,\n_3_count_reg[6]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,sig_wrcnt_mblen_slice[0],\n_0_count_reg[3] }),
        .O({\NLW_count_reg[6]_i_2_O_UNCONNECTED [3],\n_5_count_reg[6]_i_2 ,\n_6_count_reg[6]_i_2 ,\n_7_count_reg[6]_i_2 }),
        .S({\<const0> ,\n_0_count[6]_i_3 ,\n_0_count[6]_i_4 ,\n_0_count[6]_i_5 }));
LUT4 #(
    .INIT(16'hE1FF)) 
     sig_ok_to_post_rd_addr_i_2
       (.I0(I3[0]),
        .I1(I3[1]),
        .I2(I3[2]),
        .I3(sig_wrcnt_mblen_slice[2]),
        .O(O5));
LUT6 #(
    .INIT(64'hDDDEDDD00DD00D00)) 
     sig_ok_to_post_rd_addr_i_3
       (.I0(I3[2]),
        .I1(sig_wrcnt_mblen_slice[2]),
        .I2(I3[1]),
        .I3(I3[0]),
        .I4(sig_wrcnt_mblen_slice[0]),
        .I5(sig_wrcnt_mblen_slice[1]),
        .O(O11));
endmodule

(* ORIG_REF_NAME = "updn_cntr" *) 
module axi_dma_0updn_cntr__parameterized0
   (O1,
    D,
    O10,
    O11,
    Q,
    I1,
    I2,
    I3,
    I4,
    I5,
    DIBDI,
    sig_strm_tvalid,
    I6,
    I7,
    I9,
    p_13_out,
    SR,
    m_axi_s2mm_aclk);
  output O1;
  output [4:0]D;
  output O10;
  output O11;
  input [6:0]Q;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input [1:0]DIBDI;
  input sig_strm_tvalid;
  input I6;
  input I7;
  input I9;
  input p_13_out;
  input [0:0]SR;
  input m_axi_s2mm_aclk;

  wire \<const1> ;
  wire [4:0]D;
  wire [1:0]DIBDI;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire [6:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire \n_0_count[0]_i_1 ;
  wire \n_0_count[1]_i_1 ;
  wire \n_0_count[2]_i_1 ;
  wire \n_0_count_reg[0] ;
  wire \n_0_count_reg[1] ;
  wire \n_0_count_reg[2] ;
  wire \n_0_sig_byte_cntr[2]_i_2 ;
  wire \n_0_sig_byte_cntr[2]_i_3 ;
  wire \n_0_sig_byte_cntr[3]_i_2 ;
  wire \n_0_sig_byte_cntr[6]_i_4 ;
  wire \n_0_sig_byte_cntr[6]_i_5 ;
  wire \n_0_sig_byte_cntr[6]_i_6 ;
  wire p_13_out;
  wire sig_strm_tvalid;

LUT4 #(
    .INIT(16'hFF80)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_10__0 
       (.I0(\n_0_count_reg[0] ),
        .I1(\n_0_count_reg[1] ),
        .I2(\n_0_count_reg[2] ),
        .I3(I7),
        .O(O11));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair127" *) 
   LUT4 #(
    .INIT(16'h4BB4)) 
     \count[0]_i_1 
       (.I0(I9),
        .I1(I6),
        .I2(p_13_out),
        .I3(\n_0_count_reg[0] ),
        .O(\n_0_count[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair127" *) 
   LUT5 #(
    .INIT(32'hBADF4520)) 
     \count[1]_i_1 
       (.I0(\n_0_count_reg[0] ),
        .I1(I9),
        .I2(I6),
        .I3(p_13_out),
        .I4(\n_0_count_reg[1] ),
        .O(\n_0_count[1]_i_1 ));
LUT6 #(
    .INIT(64'hEFEEF7FF10110800)) 
     \count[2]_i_1 
       (.I0(\n_0_count_reg[1] ),
        .I1(\n_0_count_reg[0] ),
        .I2(I9),
        .I3(I6),
        .I4(p_13_out),
        .I5(\n_0_count_reg[2] ),
        .O(\n_0_count[2]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_count[0]_i_1 ),
        .Q(\n_0_count_reg[0] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_count[1]_i_1 ),
        .Q(\n_0_count_reg[1] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_count[2]_i_1 ),
        .Q(\n_0_count_reg[2] ),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair126" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \sig_byte_cntr[0]_i_2 
       (.I0(Q[0]),
        .I1(O1),
        .O(O10));
(* SOFT_HLUTNM = "soft_lutpair128" *) 
   LUT5 #(
    .INIT(32'h1E1EE11E)) 
     \sig_byte_cntr[2]_i_1 
       (.I0(\n_0_sig_byte_cntr[2]_i_2 ),
        .I1(\n_0_sig_byte_cntr[2]_i_3 ),
        .I2(I1),
        .I3(Q[2]),
        .I4(O1),
        .O(D[0]));
(* SOFT_HLUTNM = "soft_lutpair126" *) 
   LUT5 #(
    .INIT(32'h00000040)) 
     \sig_byte_cntr[2]_i_2 
       (.I0(O1),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(I4),
        .I4(I5),
        .O(\n_0_sig_byte_cntr[2]_i_2 ));
LUT6 #(
    .INIT(64'h0032002200000000)) 
     \sig_byte_cntr[2]_i_3 
       (.I0(Q[1]),
        .I1(O1),
        .I2(Q[0]),
        .I3(I5),
        .I4(DIBDI[1]),
        .I5(DIBDI[0]),
        .O(\n_0_sig_byte_cntr[2]_i_3 ));
LUT5 #(
    .INIT(32'hBB4B4B4B)) 
     \sig_byte_cntr[3]_i_1 
       (.I0(O1),
        .I1(Q[3]),
        .I2(\n_0_sig_byte_cntr[6]_i_6 ),
        .I3(\n_0_sig_byte_cntr[3]_i_2 ),
        .I4(I1),
        .O(D[1]));
LUT4 #(
    .INIT(16'hBBB4)) 
     \sig_byte_cntr[3]_i_2 
       (.I0(O1),
        .I1(Q[2]),
        .I2(\n_0_sig_byte_cntr[2]_i_3 ),
        .I3(\n_0_sig_byte_cntr[2]_i_2 ),
        .O(\n_0_sig_byte_cntr[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair129" *) 
   LUT5 #(
    .INIT(32'h002F00D0)) 
     \sig_byte_cntr[4]_i_1 
       (.I0(\n_0_sig_byte_cntr[6]_i_6 ),
        .I1(\n_0_sig_byte_cntr[6]_i_5 ),
        .I2(Q[3]),
        .I3(O1),
        .I4(Q[4]),
        .O(D[2]));
LUT6 #(
    .INIT(64'h00007F7700008088)) 
     \sig_byte_cntr[5]_i_1 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\n_0_sig_byte_cntr[6]_i_5 ),
        .I3(\n_0_sig_byte_cntr[6]_i_6 ),
        .I4(O1),
        .I5(Q[5]),
        .O(D[3]));
LUT6 #(
    .INIT(64'h0000BFBB00004044)) 
     \sig_byte_cntr[6]_i_3 
       (.I0(\n_0_sig_byte_cntr[6]_i_4 ),
        .I1(Q[5]),
        .I2(\n_0_sig_byte_cntr[6]_i_5 ),
        .I3(\n_0_sig_byte_cntr[6]_i_6 ),
        .I4(O1),
        .I5(Q[6]),
        .O(D[4]));
(* SOFT_HLUTNM = "soft_lutpair129" *) 
   LUT3 #(
    .INIT(8'hBF)) 
     \sig_byte_cntr[6]_i_4 
       (.I0(O1),
        .I1(Q[3]),
        .I2(Q[4]),
        .O(\n_0_sig_byte_cntr[6]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair128" *) 
   LUT5 #(
    .INIT(32'hA8A802A8)) 
     \sig_byte_cntr[6]_i_5 
       (.I0(I1),
        .I1(\n_0_sig_byte_cntr[2]_i_2 ),
        .I2(\n_0_sig_byte_cntr[2]_i_3 ),
        .I3(Q[2]),
        .I4(O1),
        .O(\n_0_sig_byte_cntr[6]_i_5 ));
LUT6 #(
    .INIT(64'hFFFF0057FFFFFFFF)) 
     \sig_byte_cntr[6]_i_6 
       (.I0(I2),
        .I1(Q[1]),
        .I2(I3),
        .I3(\n_0_sig_byte_cntr[2]_i_2 ),
        .I4(O1),
        .I5(Q[2]),
        .O(\n_0_sig_byte_cntr[6]_i_6 ));
LUT6 #(
    .INIT(64'h0000000008888888)) 
     \sig_byte_cntr[6]_i_7 
       (.I0(sig_strm_tvalid),
        .I1(I6),
        .I2(\n_0_count_reg[2] ),
        .I3(\n_0_count_reg[1] ),
        .I4(\n_0_count_reg[0] ),
        .I5(I7),
        .O(O1));
endmodule

module axi_dma_0wr_bin_cntr
   (Q,
    O1,
    O3,
    O4,
    O5,
    O6,
    O9,
    E,
    O2,
    O8,
    I1,
    I4,
    SR,
    m_axi_sg_aclk);
  output [4:0]Q;
  output O1;
  output [6:0]O3;
  output O4;
  output O5;
  output O6;
  input [4:0]O9;
  input [0:0]E;
  input [0:0]O2;
  input [6:0]O8;
  input I1;
  input I4;
  input [0:0]SR;
  input m_axi_sg_aclk;

  wire [0:0]E;
  wire I1;
  wire I4;
  wire O1;
  wire [0:0]O2;
  wire [6:0]O3;
  wire O4;
  wire O5;
  wire O6;
  wire [6:0]O8;
  wire [4:0]O9;
  wire [4:0]Q;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire \n_0_gcc0.gc0.count[6]_i_2__1 ;
  wire n_0_ram_empty_i_i_6__1;
  wire n_0_ram_empty_i_i_7__1;
  wire [6:0]plusOp;
  wire [5:1]wr_pntr_plus1;

LUT1 #(
    .INIT(2'h1)) 
     \gcc0.gc0.count[0]_i_1__2 
       (.I0(Q[0]),
        .O(plusOp[0]));
LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc0.count[1]_i_1__2 
       (.I0(Q[0]),
        .I1(wr_pntr_plus1[1]),
        .O(plusOp[1]));
(* SOFT_HLUTNM = "soft_lutpair233" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gcc0.gc0.count[2]_i_1__2 
       (.I0(Q[1]),
        .I1(wr_pntr_plus1[1]),
        .I2(Q[0]),
        .O(plusOp[2]));
(* SOFT_HLUTNM = "soft_lutpair233" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gcc0.gc0.count[3]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(wr_pntr_plus1[1]),
        .I3(Q[1]),
        .O(plusOp[3]));
(* SOFT_HLUTNM = "soft_lutpair232" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gcc0.gc0.count[4]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(wr_pntr_plus1[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(plusOp[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \gcc0.gc0.count[5]_i_1__1 
       (.I0(wr_pntr_plus1[5]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(wr_pntr_plus1[1]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(plusOp[5]));
LUT3 #(
    .INIT(8'h6A)) 
     \gcc0.gc0.count[6]_i_1__1 
       (.I0(Q[4]),
        .I1(\n_0_gcc0.gc0.count[6]_i_2__1 ),
        .I2(wr_pntr_plus1[5]),
        .O(plusOp[6]));
(* SOFT_HLUTNM = "soft_lutpair232" *) 
   LUT5 #(
    .INIT(32'h80000000)) 
     \gcc0.gc0.count[6]_i_2__1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(wr_pntr_plus1[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\n_0_gcc0.gc0.count[6]_i_2__1 ));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[0]),
        .Q(O3[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(wr_pntr_plus1[1]),
        .Q(O3[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[1]),
        .Q(O3[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[2]),
        .Q(O3[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[3]),
        .Q(O3[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(wr_pntr_plus1[5]),
        .Q(O3[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(Q[4]),
        .Q(O3[6]),
        .R(SR));
(* counter = "26" *) 
   FDSE #(
    .INIT(1'b1)) 
     \gcc0.gc0.count_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[0]),
        .Q(Q[0]),
        .S(SR));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[1]),
        .Q(wr_pntr_plus1[1]),
        .R(SR));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[2]),
        .Q(Q[1]),
        .R(SR));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[3]),
        .Q(Q[2]),
        .R(SR));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[4]),
        .Q(Q[3]),
        .R(SR));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[5]),
        .Q(wr_pntr_plus1[5]),
        .R(SR));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[6]),
        .Q(Q[4]),
        .R(SR));
LUT4 #(
    .INIT(16'h8008)) 
     ram_empty_i_i_2__2
       (.I0(n_0_ram_empty_i_i_6__1),
        .I1(n_0_ram_empty_i_i_7__1),
        .I2(O8[3]),
        .I3(O3[3]),
        .O(O5));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     ram_empty_i_i_3__2
       (.I0(O3[3]),
        .I1(O9[2]),
        .I2(O3[0]),
        .I3(O9[0]),
        .I4(O9[1]),
        .I5(O3[1]),
        .O(O6));
LUT6 #(
    .INIT(64'h0000900900000000)) 
     ram_empty_i_i_5__1
       (.I0(O3[4]),
        .I1(O9[3]),
        .I2(O3[6]),
        .I3(O9[4]),
        .I4(E),
        .I5(O2),
        .O(O1));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     ram_empty_i_i_6__1
       (.I0(O3[4]),
        .I1(O8[4]),
        .I2(O3[6]),
        .I3(O8[6]),
        .I4(O8[5]),
        .I5(O3[5]),
        .O(n_0_ram_empty_i_i_6__1));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     ram_empty_i_i_7__1
       (.I0(O3[0]),
        .I1(O8[0]),
        .I2(O3[1]),
        .I3(O8[1]),
        .I4(O8[2]),
        .I5(O3[2]),
        .O(n_0_ram_empty_i_i_7__1));
LUT6 #(
    .INIT(64'h9009000000000000)) 
     ram_full_i_i_3__1
       (.I0(wr_pntr_plus1[1]),
        .I1(O8[1]),
        .I2(wr_pntr_plus1[5]),
        .I3(O8[5]),
        .I4(I1),
        .I5(I4),
        .O(O4));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_dma_0wr_bin_cntr_23
   (O1,
    O2,
    O3,
    O5,
    I1,
    Q,
    E,
    O6,
    SR,
    m_axi_mm2s_aclk);
  output O1;
  output O2;
  output [6:0]O3;
  output O5;
  input I1;
  input [6:0]Q;
  input [0:0]E;
  input [5:0]O6;
  input [0:0]SR;
  input m_axi_mm2s_aclk;

  wire [0:0]E;
  wire I1;
  wire O1;
  wire O2;
  wire [6:0]O3;
  wire O5;
  wire [5:0]O6;
  wire [6:0]Q;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire \n_0_gcc0.gc0.count[6]_i_2 ;
  wire n_0_ram_full_i_i_3;
  wire n_0_ram_full_i_i_4;
  wire [6:0]plusOp__1;
  wire [6:0]wr_pntr_plus1;

LUT1 #(
    .INIT(2'h1)) 
     \gcc0.gc0.count[0]_i_1 
       (.I0(wr_pntr_plus1[0]),
        .O(plusOp__1[0]));
LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc0.count[1]_i_1 
       (.I0(wr_pntr_plus1[0]),
        .I1(wr_pntr_plus1[1]),
        .O(plusOp__1[1]));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gcc0.gc0.count[2]_i_1 
       (.I0(wr_pntr_plus1[2]),
        .I1(wr_pntr_plus1[1]),
        .I2(wr_pntr_plus1[0]),
        .O(plusOp__1[2]));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gcc0.gc0.count[3]_i_1 
       (.I0(wr_pntr_plus1[3]),
        .I1(wr_pntr_plus1[0]),
        .I2(wr_pntr_plus1[1]),
        .I3(wr_pntr_plus1[2]),
        .O(plusOp__1[3]));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gcc0.gc0.count[4]_i_1 
       (.I0(wr_pntr_plus1[4]),
        .I1(wr_pntr_plus1[2]),
        .I2(wr_pntr_plus1[1]),
        .I3(wr_pntr_plus1[0]),
        .I4(wr_pntr_plus1[3]),
        .O(plusOp__1[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \gcc0.gc0.count[5]_i_1 
       (.I0(wr_pntr_plus1[5]),
        .I1(wr_pntr_plus1[3]),
        .I2(wr_pntr_plus1[0]),
        .I3(wr_pntr_plus1[1]),
        .I4(wr_pntr_plus1[2]),
        .I5(wr_pntr_plus1[4]),
        .O(plusOp__1[5]));
LUT3 #(
    .INIT(8'h6A)) 
     \gcc0.gc0.count[6]_i_1 
       (.I0(wr_pntr_plus1[6]),
        .I1(\n_0_gcc0.gc0.count[6]_i_2 ),
        .I2(wr_pntr_plus1[5]),
        .O(plusOp__1[6]));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT5 #(
    .INIT(32'h80000000)) 
     \gcc0.gc0.count[6]_i_2 
       (.I0(wr_pntr_plus1[4]),
        .I1(wr_pntr_plus1[2]),
        .I2(wr_pntr_plus1[1]),
        .I3(wr_pntr_plus1[0]),
        .I4(wr_pntr_plus1[3]),
        .O(\n_0_gcc0.gc0.count[6]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(wr_pntr_plus1[0]),
        .Q(O3[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(wr_pntr_plus1[1]),
        .Q(O3[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(wr_pntr_plus1[2]),
        .Q(O3[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(wr_pntr_plus1[3]),
        .Q(O3[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(wr_pntr_plus1[4]),
        .Q(O3[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(wr_pntr_plus1[5]),
        .Q(O3[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(wr_pntr_plus1[6]),
        .Q(O3[6]),
        .R(SR));
(* counter = "16" *) 
   FDSE #(
    .INIT(1'b1)) 
     \gcc0.gc0.count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__1[0]),
        .Q(wr_pntr_plus1[0]),
        .S(SR));
(* counter = "16" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__1[1]),
        .Q(wr_pntr_plus1[1]),
        .R(SR));
(* counter = "16" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__1[2]),
        .Q(wr_pntr_plus1[2]),
        .R(SR));
(* counter = "16" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__1[3]),
        .Q(wr_pntr_plus1[3]),
        .R(SR));
(* counter = "16" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__1[4]),
        .Q(wr_pntr_plus1[4]),
        .R(SR));
(* counter = "16" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__1[5]),
        .Q(wr_pntr_plus1[5]),
        .R(SR));
(* counter = "16" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__1[6]),
        .Q(wr_pntr_plus1[6]),
        .R(SR));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     ram_empty_i_i_3__0
       (.I0(O3[4]),
        .I1(O6[3]),
        .I2(O3[3]),
        .I3(O6[2]),
        .I4(O6[0]),
        .I5(O3[0]),
        .O(O5));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     ram_empty_i_i_4
       (.I0(O3[5]),
        .I1(O6[4]),
        .I2(O3[2]),
        .I3(O6[1]),
        .I4(O6[5]),
        .I5(O3[6]),
        .O(O2));
LUT6 #(
    .INIT(64'h4100000000000000)) 
     ram_full_i_i_2__0
       (.I0(I1),
        .I1(Q[1]),
        .I2(wr_pntr_plus1[1]),
        .I3(E),
        .I4(n_0_ram_full_i_i_3),
        .I5(n_0_ram_full_i_i_4),
        .O(O1));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     ram_full_i_i_3
       (.I0(wr_pntr_plus1[5]),
        .I1(Q[5]),
        .I2(wr_pntr_plus1[2]),
        .I3(Q[2]),
        .I4(Q[6]),
        .I5(wr_pntr_plus1[6]),
        .O(n_0_ram_full_i_i_3));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     ram_full_i_i_4
       (.I0(wr_pntr_plus1[4]),
        .I1(Q[4]),
        .I2(wr_pntr_plus1[3]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(wr_pntr_plus1[0]),
        .O(n_0_ram_full_i_i_4));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_dma_0wr_bin_cntr_8
   (Q,
    O1,
    SR,
    E,
    m_axi_s2mm_aclk);
  output [6:0]Q;
  output [6:0]O1;
  input [0:0]SR;
  input [0:0]E;
  input m_axi_s2mm_aclk;

  wire [0:0]E;
  wire [6:0]O1;
  wire [6:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire \n_0_gcc0.gc0.count[6]_i_2__0 ;
  wire [6:0]plusOp;

LUT1 #(
    .INIT(2'h1)) 
     \gcc0.gc0.count[0]_i_1__0 
       (.I0(Q[0]),
        .O(plusOp[0]));
LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc0.count[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
(* SOFT_HLUTNM = "soft_lutpair125" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gcc0.gc0.count[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(plusOp[2]));
(* SOFT_HLUTNM = "soft_lutpair125" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gcc0.gc0.count[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(plusOp[3]));
(* SOFT_HLUTNM = "soft_lutpair124" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gcc0.gc0.count[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(plusOp[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \gcc0.gc0.count[5]_i_1__0 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(plusOp[5]));
LUT3 #(
    .INIT(8'h6A)) 
     \gcc0.gc0.count[6]_i_1__0 
       (.I0(Q[6]),
        .I1(\n_0_gcc0.gc0.count[6]_i_2__0 ),
        .I2(Q[5]),
        .O(plusOp[6]));
(* SOFT_HLUTNM = "soft_lutpair124" *) 
   LUT5 #(
    .INIT(32'h80000000)) 
     \gcc0.gc0.count[6]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\n_0_gcc0.gc0.count[6]_i_2__0 ));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[0]),
        .Q(O1[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[1]),
        .Q(O1[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[2]),
        .Q(O1[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[3]),
        .Q(O1[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[4]),
        .Q(O1[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[5]),
        .Q(O1[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[6]),
        .Q(O1[6]),
        .R(SR));
(* counter = "22" *) 
   FDSE #(
    .INIT(1'b1)) 
     \gcc0.gc0.count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp[0]),
        .Q(Q[0]),
        .S(SR));
(* counter = "22" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp[1]),
        .Q(Q[1]),
        .R(SR));
(* counter = "22" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp[2]),
        .Q(Q[2]),
        .R(SR));
(* counter = "22" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp[3]),
        .Q(Q[3]),
        .R(SR));
(* counter = "22" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp[4]),
        .Q(Q[4]),
        .R(SR));
(* counter = "22" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp[5]),
        .Q(Q[5]),
        .R(SR));
(* counter = "22" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp[6]),
        .Q(Q[6]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_dma_0wr_bin_cntr__parameterized0
   (O2,
    O15,
    O14,
    SR,
    E,
    m_axi_s2mm_aclk);
  output O2;
  output [2:0]O15;
  input [2:0]O14;
  input [0:0]SR;
  input [0:0]E;
  input m_axi_s2mm_aclk;

  wire [0:0]E;
  wire [2:0]O14;
  wire [2:0]O15;
  wire O2;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire \n_0_gcc0.gc0.count[0]_i_1__1 ;
  wire \n_0_gcc0.gc0.count[1]_i_1__1 ;
  wire \n_0_gcc0.gc0.count[2]_i_1__1 ;
  wire [2:0]wr_pntr_plus1;

LUT1 #(
    .INIT(2'h1)) 
     \gcc0.gc0.count[0]_i_1__1 
       (.I0(wr_pntr_plus1[0]),
        .O(\n_0_gcc0.gc0.count[0]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair136" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc0.count[1]_i_1__1 
       (.I0(wr_pntr_plus1[1]),
        .I1(wr_pntr_plus1[0]),
        .O(\n_0_gcc0.gc0.count[1]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair136" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gcc0.gc0.count[2]_i_1__1 
       (.I0(wr_pntr_plus1[2]),
        .I1(wr_pntr_plus1[0]),
        .I2(wr_pntr_plus1[1]),
        .O(\n_0_gcc0.gc0.count[2]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(wr_pntr_plus1[0]),
        .Q(O15[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(wr_pntr_plus1[1]),
        .Q(O15[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(wr_pntr_plus1[2]),
        .Q(O15[2]),
        .R(SR));
FDSE #(
    .INIT(1'b1)) 
     \gcc0.gc0.count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_gcc0.gc0.count[0]_i_1__1 ),
        .Q(wr_pntr_plus1[0]),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_gcc0.gc0.count[1]_i_1__1 ),
        .Q(wr_pntr_plus1[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\n_0_gcc0.gc0.count[2]_i_1__1 ),
        .Q(wr_pntr_plus1[2]),
        .R(SR));
LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
     ram_full_i_i_2
       (.I0(wr_pntr_plus1[0]),
        .I1(O14[0]),
        .I2(O14[2]),
        .I3(wr_pntr_plus1[2]),
        .I4(O14[1]),
        .I5(wr_pntr_plus1[1]),
        .O(O2));
endmodule

module axi_dma_0wr_logic
   (O1,
    ram_empty_i_reg0,
    Q,
    O7,
    O3,
    O41,
    O42,
    O43,
    O44,
    O45,
    O46,
    O47,
    O48,
    O49,
    O50,
    O51,
    O4,
    SR,
    m_axi_sg_aclk,
    E,
    out,
    m_axi_sg_rvalid,
    I73,
    p_17_out,
    I1,
    O2,
    I2,
    D,
    sof_ftch_desc,
    ch2_ftch_active,
    I3,
    m_axi_sg_rdata,
    m_axi_sg_aresetn,
    I104,
    O9,
    O8,
    I4,
    I114);
  output O1;
  output ram_empty_i_reg0;
  output [3:0]Q;
  output O7;
  output [6:0]O3;
  output O41;
  output O42;
  output O43;
  output O44;
  output O45;
  output O46;
  output O47;
  output O48;
  output O49;
  output O50;
  output O51;
  output O4;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input [0:0]E;
  input [3:0]out;
  input m_axi_sg_rvalid;
  input I73;
  input p_17_out;
  input I1;
  input [0:0]O2;
  input I2;
  input [0:0]D;
  input sof_ftch_desc;
  input ch2_ftch_active;
  input I3;
  input [1:0]m_axi_sg_rdata;
  input m_axi_sg_aresetn;
  input I104;
  input [4:0]O9;
  input [6:0]O8;
  input I4;
  input I114;

  wire [0:0]D;
  wire [0:0]E;
  wire I1;
  wire I104;
  wire I114;
  wire I2;
  wire I3;
  wire I4;
  wire I73;
  wire O1;
  wire [0:0]O2;
  wire [6:0]O3;
  wire O4;
  wire O41;
  wire O42;
  wire O43;
  wire O44;
  wire O45;
  wire O46;
  wire O47;
  wire O48;
  wire O49;
  wire O50;
  wire O51;
  wire O7;
  wire [6:0]O8;
  wire [4:0]O9;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ch2_ftch_active;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [1:0]m_axi_sg_rdata;
  wire m_axi_sg_rvalid;
  wire n_13_wpntr;
  wire n_14_wpntr;
  wire n_15_wpntr;
  wire \n_4_gwss.wsts ;
  wire n_5_wpntr;
  wire [3:0]out;
  wire p_17_out;
  wire p_3_out;
  wire ram_empty_i_reg0;
  wire sof_ftch_desc;
  wire [2:2]wr_pntr_plus1;

axi_dma_0wr_status_flags_ss \gwss.wsts 
       (.D(D),
        .E(E),
        .I1(n_14_wpntr),
        .I104(I104),
        .I114(I114),
        .I2(n_15_wpntr),
        .I3(I1),
        .I4(n_5_wpntr),
        .I5(O2),
        .I6(I2),
        .I7(n_13_wpntr),
        .I73(I73),
        .I8(I3),
        .I9(O3[6]),
        .O1(O1),
        .O2(p_3_out),
        .O3(\n_4_gwss.wsts ),
        .O4(O4),
        .O41(O41),
        .O42(O42),
        .O43(O43),
        .O44(O44),
        .O45(O45),
        .O46(O46),
        .O47(O47),
        .O48(O48),
        .O49(O49),
        .O50(O50),
        .O51(O51),
        .O7(O7),
        .O8(O8[2]),
        .Q(wr_pntr_plus1),
        .SR(SR),
        .ch2_ftch_active(ch2_ftch_active),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .out(out),
        .p_17_out(p_17_out),
        .ram_empty_i_reg0(ram_empty_i_reg0),
        .sof_ftch_desc(sof_ftch_desc));
axi_dma_0wr_bin_cntr wpntr
       (.E(p_3_out),
        .I1(\n_4_gwss.wsts ),
        .I4(I4),
        .O1(n_5_wpntr),
        .O2(O2),
        .O3(O3),
        .O4(n_13_wpntr),
        .O5(n_14_wpntr),
        .O6(n_15_wpntr),
        .O8(O8),
        .O9(O9),
        .Q({Q[3:1],wr_pntr_plus1,Q[0]}),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_dma_0wr_logic__parameterized0
   (p_1_in,
    Q,
    O1,
    SR,
    ram_full_comb,
    m_axi_s2mm_aclk,
    E);
  output p_1_in;
  output [6:0]Q;
  output [6:0]O1;
  input [0:0]SR;
  input ram_full_comb;
  input m_axi_s2mm_aclk;
  input [0:0]E;

  wire [0:0]E;
  wire [6:0]O1;
  wire [6:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_1_in;
  wire ram_full_comb;

axi_dma_0wr_status_flags_ss_9 \gwss.wsts 
       (.SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_1_in(p_1_in),
        .ram_full_comb(ram_full_comb));
axi_dma_0wr_bin_cntr_8 wpntr
       (.E(E),
        .O1(O1),
        .Q(Q),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_dma_0wr_logic__parameterized0_22
   (sig_data_fifo_wr_cnt,
    O1,
    O4,
    O2,
    O3,
    O5,
    SR,
    ram_full_comb,
    m_axi_mm2s_aclk,
    I1,
    Q,
    E,
    I2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I3,
    I4,
    I5,
    O6);
  output [0:0]sig_data_fifo_wr_cnt;
  output O1;
  output O4;
  output O2;
  output [6:0]O3;
  output O5;
  input [0:0]SR;
  input ram_full_comb;
  input m_axi_mm2s_aclk;
  input I1;
  input [6:0]Q;
  input [0:0]E;
  input I2;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I3;
  input I4;
  input I5;
  input [5:0]O6;

  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [6:0]O3;
  wire O4;
  wire O5;
  wire [5:0]O6;
  wire [6:0]Q;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire ram_full_comb;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_data_fifo_wr_cnt;

axi_dma_0wr_status_flags_ss_24 \gwss.wsts 
       (.I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O4(O4),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .ram_full_comb(ram_full_comb),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data_fifo_wr_cnt(sig_data_fifo_wr_cnt));
axi_dma_0wr_bin_cntr_23 wpntr
       (.E(E),
        .I1(I1),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O5(O5),
        .O6(O6),
        .Q(Q),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_dma_0wr_logic__parameterized1
   (O1,
    E,
    O2,
    O15,
    SR,
    ram_full_comb,
    m_axi_s2mm_aclk,
    I6,
    O14);
  output O1;
  output [0:0]E;
  output O2;
  output [2:0]O15;
  input [0:0]SR;
  input ram_full_comb;
  input m_axi_s2mm_aclk;
  input I6;
  input [2:0]O14;

  wire [0:0]E;
  wire I6;
  wire O1;
  wire [2:0]O14;
  wire [2:0]O15;
  wire O2;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire ram_full_comb;

axi_dma_0wr_status_flags_ss__parameterized0 \gwss.wsts 
       (.E(E),
        .I6(I6),
        .O1(O1),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_full_comb(ram_full_comb));
axi_dma_0wr_bin_cntr__parameterized0 wpntr
       (.E(E),
        .O14(O14),
        .O15(O15),
        .O2(O2),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk));
endmodule

module axi_dma_0wr_status_flags_ss
   (O1,
    ram_empty_i_reg0,
    O2,
    O7,
    O3,
    O41,
    O42,
    O43,
    O44,
    O45,
    O46,
    O47,
    O48,
    O49,
    O50,
    O51,
    O4,
    SR,
    m_axi_sg_aclk,
    E,
    out,
    m_axi_sg_rvalid,
    I73,
    I1,
    p_17_out,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    D,
    sof_ftch_desc,
    ch2_ftch_active,
    I8,
    m_axi_sg_rdata,
    m_axi_sg_aresetn,
    I104,
    O8,
    Q,
    I9,
    I114);
  output O1;
  output ram_empty_i_reg0;
  output [0:0]O2;
  output O7;
  output O3;
  output O41;
  output O42;
  output O43;
  output O44;
  output O45;
  output O46;
  output O47;
  output O48;
  output O49;
  output O50;
  output O51;
  output O4;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input [0:0]E;
  input [3:0]out;
  input m_axi_sg_rvalid;
  input I73;
  input I1;
  input p_17_out;
  input I2;
  input I3;
  input I4;
  input [0:0]I5;
  input I6;
  input I7;
  input [0:0]D;
  input sof_ftch_desc;
  input ch2_ftch_active;
  input I8;
  input [1:0]m_axi_sg_rdata;
  input m_axi_sg_aresetn;
  input I104;
  input [0:0]O8;
  input [0:0]Q;
  input [0:0]I9;
  input I114;

  wire \<const1> ;
  wire [0:0]D;
  wire [0:0]E;
  wire I1;
  wire I104;
  wire I114;
  wire I2;
  wire I3;
  wire I4;
  wire [0:0]I5;
  wire I6;
  wire I7;
  wire I73;
  wire I8;
  wire [0:0]I9;
  wire O1;
  wire [0:0]O2;
  wire O3;
  wire O4;
  wire O41;
  wire O42;
  wire O43;
  wire O44;
  wire O45;
  wire O46;
  wire O47;
  wire O48;
  wire O49;
  wire O50;
  wire O51;
  wire O7;
  wire [0:0]O8;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ch2_ftch_active;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [1:0]m_axi_sg_rdata;
  wire m_axi_sg_rvalid;
  wire \n_0_TLAST_GEN.sof_ftch_desc_i_2 ;
  wire \n_0_TLAST_GEN.sof_ftch_desc_i_3 ;
  wire [3:0]out;
  wire p_17_out;
  wire ram_empty_i_reg0;
  wire ram_full_comb;
  wire sof_ftch_desc;

LUT6 #(
    .INIT(64'h0000000000008000)) 
     \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1 
       (.I0(out[3]),
        .I1(m_axi_sg_rvalid),
        .I2(m_axi_sg_rdata[1]),
        .I3(m_axi_sg_aresetn),
        .I4(\n_0_TLAST_GEN.sof_ftch_desc_i_2 ),
        .I5(I104),
        .O(O7));
LUT5 #(
    .INIT(32'h00000080)) 
     RAM_reg_0_63_0_2_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(D),
        .I3(O1),
        .I4(I9),
        .O(O41));
LUT5 #(
    .INIT(32'h00000080)) 
     RAM_reg_0_63_12_14_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(D),
        .I3(O1),
        .I4(I9),
        .O(O48));
LUT5 #(
    .INIT(32'h00000080)) 
     RAM_reg_0_63_15_17_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(D),
        .I3(O1),
        .I4(I9),
        .O(O47));
LUT5 #(
    .INIT(32'h00000080)) 
     RAM_reg_0_63_18_20_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(D),
        .I3(O1),
        .I4(I9),
        .O(O46));
LUT5 #(
    .INIT(32'h00000080)) 
     RAM_reg_0_63_21_23_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(D),
        .I3(O1),
        .I4(I9),
        .O(O45));
LUT5 #(
    .INIT(32'h00000080)) 
     RAM_reg_0_63_24_26_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(D),
        .I3(O1),
        .I4(I9),
        .O(O44));
LUT5 #(
    .INIT(32'h00000080)) 
     RAM_reg_0_63_27_29_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(D),
        .I3(O1),
        .I4(I9),
        .O(O43));
LUT5 #(
    .INIT(32'h00000080)) 
     RAM_reg_0_63_30_32_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(D),
        .I3(O1),
        .I4(I9),
        .O(O42));
LUT5 #(
    .INIT(32'h00000080)) 
     RAM_reg_0_63_3_5_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(D),
        .I3(O1),
        .I4(I9),
        .O(O51));
LUT5 #(
    .INIT(32'h00000080)) 
     RAM_reg_0_63_6_8_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(D),
        .I3(O1),
        .I4(I9),
        .O(O50));
LUT5 #(
    .INIT(32'h00000080)) 
     RAM_reg_0_63_9_11_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(D),
        .I3(O1),
        .I4(I9),
        .O(O49));
LUT5 #(
    .INIT(32'h0000BAAA)) 
     \TLAST_GEN.sof_ftch_desc_i_1 
       (.I0(sof_ftch_desc),
        .I1(\n_0_TLAST_GEN.sof_ftch_desc_i_2 ),
        .I2(out[2]),
        .I3(m_axi_sg_rdata[0]),
        .I4(I114),
        .O(O4));
LUT6 #(
    .INIT(64'h00000000FFFFAAFE)) 
     \TLAST_GEN.sof_ftch_desc_i_2 
       (.I0(E),
        .I1(out[1]),
        .I2(out[0]),
        .I3(m_axi_sg_rvalid),
        .I4(\n_0_TLAST_GEN.sof_ftch_desc_i_3 ),
        .I5(I73),
        .O(\n_0_TLAST_GEN.sof_ftch_desc_i_2 ));
LUT6 #(
    .INIT(64'h1101110100001101)) 
     \TLAST_GEN.sof_ftch_desc_i_3 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(ch2_ftch_active),
        .I3(I8),
        .I4(D),
        .I5(O1),
        .O(\n_0_TLAST_GEN.sof_ftch_desc_i_3 ));
VCC VCC
       (.P(\<const1> ));
LUT4 #(
    .INIT(16'h4000)) 
     \gcc0.gc0.count_d1[6]_i_1 
       (.I0(O1),
        .I1(D),
        .I2(sof_ftch_desc),
        .I3(m_axi_sg_rvalid),
        .O(O2));
LUT6 #(
    .INIT(64'hFF70707070707070)) 
     ram_empty_i_i_1__2
       (.I0(O2),
        .I1(I1),
        .I2(p_17_out),
        .I3(I2),
        .I4(I3),
        .I5(I4),
        .O(ram_empty_i_reg0));
LUT5 #(
    .INIT(32'h73707070)) 
     ram_full_i_i_1__2
       (.I0(I1),
        .I1(I5),
        .I2(O1),
        .I3(I6),
        .I4(I7),
        .O(ram_full_comb));
LUT6 #(
    .INIT(64'h0080000000000080)) 
     ram_full_i_i_4__1
       (.I0(m_axi_sg_rvalid),
        .I1(sof_ftch_desc),
        .I2(D),
        .I3(O1),
        .I4(O8),
        .I5(Q),
        .O(O3));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     ram_full_i_reg
       (.C(m_axi_sg_aclk),
        .CE(\<const1> ),
        .D(ram_full_comb),
        .Q(O1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module axi_dma_0wr_status_flags_ss_24
   (sig_data_fifo_wr_cnt,
    O4,
    SR,
    ram_full_comb,
    m_axi_mm2s_aclk,
    I2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I3,
    I4,
    I5);
  output [0:0]sig_data_fifo_wr_cnt;
  output O4;
  input [0:0]SR;
  input ram_full_comb;
  input m_axi_mm2s_aclk;
  input I2;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I3;
  input I4;
  input I5;

  wire \<const1> ;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O4;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire ram_full_comb;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_data_fifo_wr_cnt;

VCC VCC
       (.P(\<const1> ));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     ram_full_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(ram_full_comb),
        .Q(sig_data_fifo_wr_cnt),
        .R(SR));
LUT6 #(
    .INIT(64'h0000002000000000)) 
     sig_ok_to_post_rd_addr_i_1
       (.I0(I2),
        .I1(sig_data_fifo_wr_cnt),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O(O4));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module axi_dma_0wr_status_flags_ss_9
   (p_1_in,
    SR,
    ram_full_comb,
    m_axi_s2mm_aclk);
  output p_1_in;
  input [0:0]SR;
  input ram_full_comb;
  input m_axi_s2mm_aclk;

  wire \<const1> ;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_1_in;
  wire ram_full_comb;

VCC VCC
       (.P(\<const1> ));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     ram_full_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(ram_full_comb),
        .Q(p_1_in),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module axi_dma_0wr_status_flags_ss__parameterized0
   (O1,
    E,
    SR,
    ram_full_comb,
    m_axi_s2mm_aclk,
    I6);
  output O1;
  output [0:0]E;
  input [0:0]SR;
  input ram_full_comb;
  input m_axi_s2mm_aclk;
  input I6;

  wire \<const1> ;
  wire [0:0]E;
  wire I6;
  wire O1;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire ram_full_comb;

LUT2 #(
    .INIT(4'h2)) 
     RAM_reg_0_7_0_5_i_1
       (.I0(I6),
        .I1(O1),
        .O(E));
VCC VCC
       (.P(\<const1> ));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     ram_full_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(ram_full_comb),
        .Q(O1),
        .R(SR));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
