
Circuit 1 cell nfet_05v0 and Circuit 2 cell nfet_06v0 are black boxes.
Warning: Equate pins:  cell nfet_05v0 is a placeholder, treated as a black box.
Warning: Equate pins:  cell nfet_06v0 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: nfet_05v0                       |Circuit 2: nfet_06v0                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nfet_05v0 and nfet_06v0 are equivalent.

Circuit 1 cell pfet_05v0 and Circuit 2 cell pfet_06v0 are black boxes.
Warning: Equate pins:  cell pfet_05v0 is a placeholder, treated as a black box.
Warning: Equate pins:  cell pfet_06v0 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: pfet_05v0                       |Circuit 2: pfet_06v0                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pfet_05v0 and pfet_06v0 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__latq_1 |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__latq_1 
-------------------------------------------|-------------------------------------------
nfet_05v0 (8)                              |nfet_06v0 (8)                              
pfet_05v0 (8)                              |pfet_06v0 (8)                              
Number of devices: 16                      |Number of devices: 16                      
Number of nets: 15                         |Number of nets: 15                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__latq_1 |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__latq_1 
-------------------------------------------|-------------------------------------------
E                                          |E                                          
D                                          |D                                          
Q                                          |Q                                          
VPW                                        |VPW                                        
VNW                                        |VNW                                        
VSS                                        |VSS                                        
VDD                                        |VDD                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu9t5v0__latq_1 and gf180mcu_fd_sc_mcu9t5v0__latq_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__inv_1$ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__inv_1  
-------------------------------------------|-------------------------------------------
pfet_05v0 (1)                              |pfet_06v0 (1)                              
nfet_05v0 (1)                              |nfet_06v0 (1)                              
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__inv_1$ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__inv_1  
-------------------------------------------|-------------------------------------------
VSS                                        |VSS                                        
VPW                                        |VPW                                        
VDD                                        |VDD                                        
VNW                                        |VNW                                        
ZN                                         |ZN                                         
I                                          |I                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu9t5v0__inv_1$1 and gf180mcu_fd_sc_mcu9t5v0__inv_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__nand2_ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__nand2_ 
-------------------------------------------|-------------------------------------------
pfet_05v0 (2)                              |pfet_06v0 (2)                              
nfet_05v0 (2)                              |nfet_06v0 (2)                              
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__nand2_ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__nand2_ 
-------------------------------------------|-------------------------------------------
VSS                                        |VSS                                        
A2                                         |A2                                         
VPW                                        |VPW                                        
A1                                         |A1                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
ZN                                         |ZN                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu9t5v0__nand2_1$1 and gf180mcu_fd_sc_mcu9t5v0__nand2_1 are equivalent.

Circuit 1 cell pfet_03v3 and Circuit 2 cell pfet_03v3 are black boxes.
Warning: Equate pins:  cell pfet_03v3 is a placeholder, treated as a black box.
Warning: Equate pins:  cell pfet_03v3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: pfet_03v3                       |Circuit 2: pfet_03v3                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pfet_03v3 and pfet_03v3 are equivalent.

Circuit 1 cell nfet_03v3 and Circuit 2 cell nfet_03v3 are black boxes.
Warning: Equate pins:  cell nfet_03v3 is a placeholder, treated as a black box.
Warning: Equate pins:  cell nfet_03v3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: nfet_03v3                       |Circuit 2: nfet_03v3                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nfet_03v3 and nfet_03v3 are equivalent.

Subcircuit summary:
Circuit 1: DFF_2phase_1                    |Circuit 2: DFF_2phase_1                    
-------------------------------------------|-------------------------------------------
gf180mcu_fd_sc_mcu9t5v0__latq_1 (2)        |gf180mcu_fd_sc_mcu9t5v0__latq_1 (2)        
gf180mcu_fd_sc_mcu9t5v0__inv_1$1 (1)       |gf180mcu_fd_sc_mcu9t5v0__inv_1 (1)         
gf180mcu_fd_sc_mcu9t5v0__nand2_1$1 (1)     |gf180mcu_fd_sc_mcu9t5v0__nand2_1 (1)       
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: DFF_2phase_1                    |Circuit 2: DFF_2phase_1                    
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
VSS                                        |VSS                                        
D                                          |D                                          
PHI_1                                      |PHI_1                                      
PHI_2                                      |PHI_2                                      
gated_control                              |gated_control                              
EN                                         |EN                                         
Q                                          |Q                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes DFF_2phase_1 and DFF_2phase_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__inv_1  |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__inv_1  
-------------------------------------------|-------------------------------------------
pfet_05v0 (1)                              |pfet_06v0 (1)                              
nfet_05v0 (1)                              |nfet_06v0 (1)                              
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__inv_1  |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__inv_1  
-------------------------------------------|-------------------------------------------
VSS                                        |VSS                                        
VPW                                        |VPW                                        
VDD                                        |VDD                                        
VNW                                        |VNW                                        
ZN                                         |ZN                                         
I                                          |I                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu9t5v0__inv_1 and gf180mcu_fd_sc_mcu9t5v0__inv_1 are equivalent.

Subcircuit summary:
Circuit 1: ShiftReg_row_10_2$1             |Circuit 2: ShiftReg_row_10_2               
-------------------------------------------|-------------------------------------------
DFF_2phase_1 (10)                          |DFF_2phase_1 (10)                          
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 26                         |Number of nets: 26                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: ShiftReg_row_10_2$1             |Circuit 2: ShiftReg_row_10_2               
-------------------------------------------|-------------------------------------------
Q[1]                                       |Q[1]                                       
Q[2]                                       |Q[2]                                       
Q[3]                                       |Q[3]                                       
Q[4]                                       |Q[4]                                       
Q[5]                                       |Q[5]                                       
Q[6]                                       |Q[6]                                       
Q[7]                                       |Q[7]                                       
Q[8]                                       |Q[8]                                       
Q[9]                                       |Q[9]                                       
PHI_1                                      |PHI_1                                      
PHI_2                                      |PHI_2                                      
EN                                         |EN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
D_in                                       |D_in                                       
gc[1]                                      |gc[1]                                      
gc[2]                                      |gc[2]                                      
gc[3]                                      |gc[3]                                      
gc[4]                                      |gc[4]                                      
gc[5]                                      |gc[5]                                      
gc[6]                                      |gc[6]                                      
gc[7]                                      |gc[7]                                      
gc[8]                                      |gc[8]                                      
gc[9]                                      |gc[9]                                      
Q[10]                                      |Q[10]                                      
gc[10]                                     |gc[10]                                     
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes ShiftReg_row_10_2$1 and ShiftReg_row_10_2 are equivalent.
Flattening unmatched subcell pfet in circuit swmatrix_Tgate (0)(1 instance)
Flattening unmatched subcell nfet in circuit swmatrix_Tgate (0)(1 instance)

Class swmatrix_Tgate (0):  Merged 21 parallel devices.
Subcircuit summary:
Circuit 1: swmatrix_Tgate                  |Circuit 2: swmatrix_Tgate                  
-------------------------------------------|-------------------------------------------
pfet_03v3 (17->1)                          |pfet_03v3 (1)                              
gf180mcu_fd_sc_mcu9t5v0__inv_1 (1)         |gf180mcu_fd_sc_mcu9t5v0__inv_1 (1)         
nfet_03v3 (6->1)                           |nfet_03v3 (1)                              
Number of devices: 3                       |Number of devices: 3                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: swmatrix_Tgate                  |Circuit 2: swmatrix_Tgate                  
-------------------------------------------|-------------------------------------------
VSS                                        |VSS                                        
VDD                                        |VDD                                        
gated_control                              |gated_control                              
T1                                         |T1                                         
T2                                         |T2                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes swmatrix_Tgate and swmatrix_Tgate are equivalent.

Subcircuit summary:
Circuit 1: swmatrix_row_10                 |Circuit 2: swmatrix_row_10                 
-------------------------------------------|-------------------------------------------
ShiftReg_row_10_2$1 (1)                    |ShiftReg_row_10_2 (1)                      
swmatrix_Tgate (10)                        |swmatrix_Tgate (10)                        
Number of devices: 11                      |Number of devices: 11                      
Number of nets: 37                         |Number of nets: 37                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: swmatrix_row_10                 |Circuit 2: swmatrix_row_10                 
-------------------------------------------|-------------------------------------------
pin                                        |pin                                        
D_in                                       |D_in                                       
d_out                                      |D_out                                      
phi_1                                      |PHI_1                                      
phi_2                                      |PHI_2                                      
enable                                     |enable                                     
BUS[1]                                     |BUS[1]                                     
BUS[2]                                     |BUS[2]                                     
BUS[4]                                     |BUS[4]                                     
BUS[6]                                     |BUS[6]                                     
BUS[5]                                     |BUS[5]                                     
BUS[3]                                     |BUS[3]                                     
BUS[8]                                     |BUS[8]                                     
BUS[10]                                    |BUS[10]                                    
BUS[9]                                     |BUS[9]                                     
BUS[7]                                     |BUS[7]                                     
vdd                                        |VDD                                        
vss                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes swmatrix_row_10 and swmatrix_row_10 are equivalent.

Final result: Circuits match uniquely.
.
