{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642644249963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642644249963 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 20 03:04:09 2022 " "Processing started: Thu Jan 20 03:04:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642644249963 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644249963 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644249963 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642644250203 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642644250203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/top.v 1 1 " "Found 1 design units, including 1 entities, in source file files/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "files/top.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644253892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644253892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/signext.v 1 1 " "Found 1 design units, including 1 entities, in source file files/signext.v" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "files/signext.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/signext.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644253892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644253892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/riscv.v 1 1 " "Found 1 design units, including 1 entities, in source file files/riscv.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv " "Found entity 1: riscv" {  } { { "files/riscv.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/riscv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644253915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644253915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file files/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "files/regfile.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/regfile.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644253920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644253920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/rdreg.v 1 1 " "Found 1 design units, including 1 entities, in source file files/rdreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdreg " "Found entity 1: rdreg" {  } { { "files/rdreg.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/rdreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644253920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644253920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/pc_plus4.v 1 1 " "Found 1 design units, including 1 entities, in source file files/pc_plus4.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_plus4 " "Found entity 1: pc_plus4" {  } { { "files/pc_plus4.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/pc_plus4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644253921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644253921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file files/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "files/pc.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644253921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644253921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file files/mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "files/mux4.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/mux4.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644253922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644253922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file files/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "files/mux2.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/mux2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644253922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644253922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/maindec.v 1 1 " "Found 1 design units, including 1 entities, in source file files/maindec.v" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "files/maindec.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/maindec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644253949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644253949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/instreg.v 1 1 " "Found 1 design units, including 1 entities, in source file files/instreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 instreg " "Found entity 1: instreg" {  } { { "files/instreg.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/instreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644253949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644253949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/imem.v 1 1 " "Found 1 design units, including 1 entities, in source file files/imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "files/imem.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/imem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644253950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644253950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file files/dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "files/dmem.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/dmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644253950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644253950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file files/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "files/datapath.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/datapath.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644253966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644253966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/creg.v 1 1 " "Found 1 design units, including 1 entities, in source file files/creg.v" { { "Info" "ISGN_ENTITY_NAME" "1 creg " "Found entity 1: creg" {  } { { "files/creg.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/creg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644253966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644253966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file files/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "files/controller.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644253979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644253979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/areg.v 1 1 " "Found 1 design units, including 1 entities, in source file files/areg.v" { { "Info" "ISGN_ENTITY_NAME" "1 areg " "Found entity 1: areg" {  } { { "files/areg.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/areg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644253980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644253980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/alureg.v 1 1 " "Found 1 design units, including 1 entities, in source file files/alureg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alureg " "Found entity 1: alureg" {  } { { "files/alureg.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/alureg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644253980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644253980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/aludec.v 1 1 " "Found 1 design units, including 1 entities, in source file files/aludec.v" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "files/aludec.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/aludec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644253988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644253988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file files/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "files/alu.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/alu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642644253988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644253988 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M alu.v(14) " "Verilog HDL Implicit Net warning at alu.v(14): created implicit net for \"M\"" {  } { { "files/alu.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/alu.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642644253990 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic datapath.v(8) " "Verilog HDL error at datapath.v(8): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "files/datapath.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/datapath.v" 8 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1642644253991 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic datapath.v(9) " "Verilog HDL error at datapath.v(9): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "files/datapath.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/datapath.v" 9 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1642644253991 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic datapath.v(10) " "Verilog HDL error at datapath.v(10): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "files/datapath.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/datapath.v" 10 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1642644253991 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic datapath.v(11) " "Verilog HDL error at datapath.v(11): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "files/datapath.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/datapath.v" 11 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1642644253991 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic datapath.v(12) " "Verilog HDL error at datapath.v(12): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "files/datapath.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/datapath.v" 12 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1642644253991 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic datapath.v(13) " "Verilog HDL error at datapath.v(13): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "files/datapath.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/datapath.v" 13 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1642644253991 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic datapath.v(14) " "Verilog HDL error at datapath.v(14): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "files/datapath.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/datapath.v" 14 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1642644253991 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic datapath.v(15) " "Verilog HDL error at datapath.v(15): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "files/datapath.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/datapath.v" 15 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1642644253991 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic datapath.v(16) " "Verilog HDL error at datapath.v(16): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "files/datapath.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/datapath.v" 16 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1642644253991 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic datapath.v(17) " "Verilog HDL error at datapath.v(17): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "files/datapath.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/datapath.v" 17 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1642644253991 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic pc.v(1) " "Verilog HDL error at pc.v(1): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "files/pc.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/pc.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1642644253991 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic pc_plus4.v(1) " "Verilog HDL error at pc_plus4.v(1): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "files/pc_plus4.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/pc_plus4.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1642644253991 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic regfile.v(7) " "Verilog HDL error at regfile.v(7): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "files/regfile.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/regfile.v" 7 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1642644253991 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic regfile.v(8) " "Verilog HDL error at regfile.v(8): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "files/regfile.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/regfile.v" 8 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1642644253991 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic regfile.v(9) " "Verilog HDL error at regfile.v(9): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "files/regfile.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/regfile.v" 9 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1642644253991 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic regfile.v(10) " "Verilog HDL error at regfile.v(10): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "files/regfile.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/regfile.v" 10 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1642644253991 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic regfile.v(11) " "Verilog HDL error at regfile.v(11): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "files/regfile.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/regfile.v" 11 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1642644253991 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic regfile.v(14) " "Verilog HDL error at regfile.v(14): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "files/regfile.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/regfile.v" 14 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1642644253991 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic signext.v(7) " "Verilog HDL error at signext.v(7): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "files/signext.v" "" { Text "D:/Documents/UPC/MIRI/PA/Projecte/pa_project/multicycle/processor/Quartus_Processor/files/signext.v" 7 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1642644253991 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642644254045 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan 20 03:04:14 2022 " "Processing ended: Thu Jan 20 03:04:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642644254045 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642644254045 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642644254045 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644254045 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642644254665 ""}
