<!DOCTYPE HTML SYSTEM><html><head><meta http-equiv="Content-Type" content="text/html; charset=US-ASCII" /><title>Freescale MQX Webserver: MCF51CN128 Information</title>
<style type="text/css">.header{  background-color: #ffffff;  vertical-align: top;   text-align: right;   padding-right: 5px;    }.headertext{  text-align: right; }.padme5 {  display: block;  text-align: right;  font-weight: bold;  margin: 0px;  padding: 5px 0px 0px 0px; }.hdr {  font-weight: bold; } body {  padding: 0px;  margin: 0px;  background-color: #FFF;  font-family: Helvetica Neue, Helvetica, Arial, sans-serif;  font-size: 75%;  font-weight: normal;  color: #51626F; } a{  color: #017bba;  text-decoration: none; } a:hover{  color: #017bba;  text-decoration: underline; } h1 {  line-height: 28px;  font-size: 1.2em;  font-weight: bold;  margin: 0px;  padding: 0px;  text-indent: 0px; } #mncnt {  padding: 0px 0px 0px 12px; }.cframe{  margin: 0px 0px 0px 160px; } /* Begin Left Nav CSS  */ #lfnvcl {  float: left;  width: 161px;  margin: 0px;  padding: 0px; } #lnv, #lnv ul { /* all left nav lists */  padding: 0px 0px 1px 1px;  margin: 0px;  list-style: none;  float : left;  width : 157px;  display: block;  /* Commented by rvi01z for CCT57479 on 13 May 2008 start  background-color: #FFF;  Commented rvi01z for CCT57479 on 13 May 2008 End */  font-size: .9em;  /* Commented by rvi01z for CCT57479 on 13 May 2008 start  border: 1px solid #C4CFD1;  Commented rvi01z for CCT57479 on 13 May 2008 End */ } #lnv a {  color: #51626F;  text-decoration: none; } #lnv a:hover {  color: #51626F;  text-decoration: underline; } #lnv li { /* all list items */  position : relative;  float : left;  line-height : 16px;  margin: 0px;  padding: 0px;  width: 157px;  background-color: #FFF;  z-index: 50; }   #lnv li a {  width: 139px;  w\idth : 139px;  display : block;  font-weight : normal;  text-decoration : none;  background-color: #E0E6E6;  margin : 0px;  padding: 3px 12px 3px 5px;  border-top: 1px solid #FFF; }   #lnv li a:hover {  background-color : #C4CFD1; } div.hrw {   background: #aaaaaa repeat-x scroll center;  margin: 0;  padding: 0;  height: 1px; } div.hrw hr {   display: none;  margin: 0;  padding: 0; }
</style></head><body> <br><h1> <font color=#E66A08 size=+2>Freescale Semiconductor</font></h1><div id="lfnvcl"><ul id="lnv"> <li> <a href="mqx.html">Security Status</a></li> <li> <a href="mcf51cn128.html">MCF51CN128 Information</a></li> <li> <a href="towersystem.html">Tower System Information</a></li></ul></div><div id="mncnt" class="cframe"><div class="padMe5"></div><div class="lcn" style="width: 594px; height: 269px"><div class="hrw"><hr></div> <h1>MCF51CN128 Information</h1><div class="hrw"><hr></div> <br><b><i>Connect Serial to Ethernet in Seconds! Introducing the ultra-low-cost MCF51CN ColdFire&reg MCU with on-chip Ethernet.</b></i> <br> <br> Think small - small cost, small power, small size and big performance with the new MCF51CN ColdFire&reg V1 MCU featuring on-chip Ethernet and world-class tools to help you connect anything, anywhere. <br> <br>Small Cost <br><ul> <li>The compact, cost-effective 32-bit MCU helps you reduce board space and lower costs.</li></ul>Small Power <br><ul>
<li>Low-power Ethernet MCU for industrial applications.</li></ul>Small Design Time <br><ul> <li>With Freescale MQX, CodeWarrior and world-class alliance network, the MCF51CN offers one connectivity solution to help you develop quickly and easily.</li></ul><b>Overview </b> <br> <br>MCF51CN Ethernet MCUs are low-cost, low-power, high-performance 32-bit devices designed for developers who want to add Ethernet connectivity to their commercial and industrial applications. Backed by Freescale’s extensive development ecosystem, the highly integrated MCF51CN devices combine a 10/100 BASE-T/TX fast Ethernet controller (FEC) and media independent interface (MII) to give developers an easy way to connect an external physical layer (PHY) transceiver and a multi-function external bus interface. The external bus interface provides multiple communication interfaces for various Ethernet gateway applications. <br> <br><b>Feature Summary </b> <br><ul> <li>32-bit ColdFire V1 Central Processing Unit (CPU)<ul>
<li> Up to 50.33 MHz ColdFire CPU from 3.6 V to 3.0 V, up to 40 MHz CPU from 3.0 V to 2.1 V, and up to 20 MHz CPU from 2.1 V to 1.8 V across temperature range of –40 °C to 85 °C</li> <li> Provides 0.94 Dhrystone 2.1 MIPS per MHz performance when running from internal RAM (0.76 DMIPS/MHz from flash)</li> <li> ColdFire Instruction Set Revision C (ISA_C)</li> <li> Support for up to 45 peripheral interrupt requests and 7 software interrupts</li></ul></li> <br> <li> On-Chip Memory<ul> <li> 128 KB Flash, 24 KB RAM</li> <li> Flash read/program/erase over full operating voltage and temperature</li> <li>On-chip memory aliased to create a contiguous memory space with off-chip memory</li> <li>Security circuitry to prevent unauthorized access to Peripherals, RAM, and flash contents</li></ul></li> <br> <li> Ethernet<ul> <li> FEC—10/100 BASE-T/TX, bus-mastering fast ethernet controller with direct memory access (DMA); supports half or full duplex</li>
<li> MII—media independent interface to connect ethernet controller to external PHY; includes output clock for external PHY</li></ul></li> <br> <li> External Bus<ul> <li> Mini-FlexBus—Multi-function external bus interface; supports up to 1 MB memories, gate-array logic, simple slave device or glueless interfaces to standard chip-selected asynchronous memories</li> <li> Programmable options: access time per chip select, burst and burst-inhibited transfers per chip select, transfer direction, and address setup and hold times</li></ul></li> <br> <li> Power-Saving Modes<ul> <li> Two low-power stop modes, one of which allows limited use of some peripherals (ADC, KBI, RTC)</li> <li> Reduced-power wait mode shuts off CPU and allows full use of all peripherals; FEC can remain active and conduct DMA transfers to RAM and assert an interrupt to wake up the CPU upon completion</li> <li> Low-power run and wait modes allow peripherals to run while the voltage regulator is in standby</li>
<li> Peripheral clock enable register can disable clocks to unused modules, thereby reducing currents</li> <li> Low-power external oscillator that can be used in stop3 mode to provide accurate clock source to active peripherals</li> <li> Low-power real-time counter for use in run, wait, and stop modes with internal and external clock sources</li> <li> 6 ?s typical wake-up time from stop3 mode</li> <li> Pins and clocks to peripherals not available in smaller packages are automatically disabled for reduced current consumption; no user interaction is needed</li></ul></li> <br> <li> Clock Source Options<ul> <li> Oscillator (XOSC) — Loop-control pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 25 MHz</li>
<li> Multi-Purpose Clock Generator (MCG) — Flexible clock source module with either frequency-locked-loop (FLL) or phase-lock loop (PLL) clock options. FLL can be controlled by internal or external reference and includes precision trimming of internal reference, allowing 0.2% resolution and 2% deviation over temperature and voltage. PLL derives a higher accuracy clock source derived by an external reference</li></ul></li> <br> <li> System Protection<ul> <li> Watchdog computer operating properly (COP) reset with option to run from dedicated 1-kHz internal clock source or bus clock</li> <li> Low-voltage detection with reset or interrupt; selectable trip points</li> <li> Illegal opcode and illegal address detection with programmable reset or exception response</li> <li> Flash block protection</li></ul></li> <br> <li> Development Support<ul> <li> Single-wire background debug module (BDM) interface; supports same electrical interface used by the S08, 9S12, and 9S12x families debug modules</li>
<li> 4 PC plus 2 address (optional data) breakpoint registers with programmable 1- or 2-level trigger response</li> <li> 64-entry processor status and debug data trace buffer with programmable start/stop conditions</li></ul></li> <br> <li> Peripherals<ul> <li> ADC-Up to 12 channel, 12-bit resolution; 2.5 &micros conversion time; automatic compare function; 1.7 mV/°C temperature sensor; internal bandgap reference channel; operation in stop3; fully functional from 3.6 V to 1.8 V</li> <li> SCI - Three modules with optional 13-bit break</li> <li> SPI - Two interfaces with full-duplex or single-wire bi-directional; double-buffered transmit and receive; master or slave mode; MSB-first or LSB-first shifting</li> <li> IIC - Two IICs with up to 100 kbps with maxmimum bus loading; multi-master operation; programmable slave address; interrupt-driven byte-by-byte data transfer; supports broadcast mode and 11-bit addressing</li>
<li> TPM - Two 3-channel, 16-bit resolution modules; selectable input capture, output compare, or buffered edge- or center-aligned PWM on each channel</li> <li> RTC - 8-bit modulus counter with binary- or decimal-based prescaler; external clock source for precise time base, time-of-day, calendar- or task-scheduling functions; free-running on-chip low-power oscillator (1 kHz) for cyclic wake-up without external components; runs in all MCU modes</li> <li> MTIM - Two 8-bit resolution modulo timers with 8-bit prescaler</li></ul></li> <br> <li> Input/Output<ul> <li> Up to 70 general-purpose input/output (GPIO) pins, all with pin mux controls to select alternate functions</li> <li>16 keyboard interrupt (KBI) pins with selectable polarity</li> <li> Hysteresis and configurable pull-up device or input filtering on all input pins; configurable slew rate and drive strength on all output pins</li> <li> 16 Rapid GPIO pins connected to the CPU’s high-speed local bus with set, clear, and toggle functionality (PTD and PTF)
</li></ul></li></ul></div></div></body></html>