#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Jun 26 20:19:22 2025
# Process ID         : 6096
# Current directory  : C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.runs/synth_1
# Command line       : vivado.exe -log RV32I46F5SPSoCTOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RV32I46F5SPSoCTOP.tcl
# Log file           : C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.runs/synth_1/RV32I46F5SPSoCTOP.vds
# Journal file       : C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.runs/synth_1\vivado.jou
# Running On         : DESKTOP-OVHT03F
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : AMD Ryzen 5 3400G with Radeon Vega Graphics    
# CPU Frequency      : 3700 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 14943 MB
# Swap memory        : 5637 MB
# Total Virtual      : 20580 MB
# Available Virtual  : 7890 MB
#-----------------------------------------------------------
source RV32I46F5SPSoCTOP.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/utils_1/imports/synth_1/RV32I46F5SPSoCTOP.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/utils_1/imports/synth_1/RV32I46F5SPSoCTOP.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top RV32I46F5SPSoCTOP -part xc7a200tsbg484-3 -directive PerformanceOptimized -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12936
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1038.082 ; gain = 469.211
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'mcycle' is used before its declaration [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/CSR_File.v:22]
WARNING: [Synth 8-6901] identifier 'minstret' is used before its declaration [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/CSR_File.v:23]
CRITICAL WARNING: [Synth 8-9339] data object 'MEM_WB_flush' is already declared [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/RV32I46F_5SP_Debug.v:224]
INFO: [Synth 8-6826] previous declaration of 'MEM_WB_flush' is from here [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/RV32I46F_5SP_Debug.v:205]
CRITICAL WARNING: [Synth 8-11152] second declaration of 'MEM_WB_flush' is ignored [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/RV32I46F_5SP_Debug.v:224]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'debug_mcycle' is not allowed [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/RV32I46F_5SP_Debug.v:250]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'debug_minstret' is not allowed [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/RV32I46F_5SP_Debug.v:251]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'debug_wb_instruction' is not allowed [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/RV32I46F_5SP_Debug.v:252]
INFO: [Synth 8-11241] undeclared symbol 'debug_if_pc', assumed default net type 'wire' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/RV32I46F_5SP_Debug.v:265]
INFO: [Synth 8-11241] undeclared symbol 'debug_id_pc', assumed default net type 'wire' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/RV32I46F_5SP_Debug.v:266]
INFO: [Synth 8-11241] undeclared symbol 'debug_ex_pc', assumed default net type 'wire' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/RV32I46F_5SP_Debug.v:267]
INFO: [Synth 8-11241] undeclared symbol 'debug_mem_pc', assumed default net type 'wire' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/RV32I46F_5SP_Debug.v:268]
INFO: [Synth 8-11241] undeclared symbol 'debug_wb_pc', assumed default net type 'wire' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/RV32I46F_5SP_Debug.v:269]
INFO: [Synth 8-11241] undeclared symbol 'debug_if_instruction', assumed default net type 'wire' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/RV32I46F_5SP_Debug.v:272]
INFO: [Synth 8-11241] undeclared symbol 'debug_id_instruction', assumed default net type 'wire' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/RV32I46F_5SP_Debug.v:273]
INFO: [Synth 8-11241] undeclared symbol 'debug_ex_instruction', assumed default net type 'wire' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/RV32I46F_5SP_Debug.v:274]
INFO: [Synth 8-11241] undeclared symbol 'debug_mem_instruction', assumed default net type 'wire' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/RV32I46F_5SP_Debug.v:275]
INFO: [Synth 8-11241] undeclared symbol 'debug_pipeline_stall', assumed default net type 'wire' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/RV32I46F_5SP_Debug.v:280]
INFO: [Synth 8-11241] undeclared symbol 'debug_branch_taken', assumed default net type 'wire' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/RV32I46F_5SP_Debug.v:281]
INFO: [Synth 8-11241] undeclared symbol 'debug_jump_taken', assumed default net type 'wire' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/RV32I46F_5SP_Debug.v:282]
INFO: [Synth 8-11241] undeclared symbol 'debug_trap_occurred', assumed default net type 'wire' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/RV32I46F_5SP_Debug.v:283]
INFO: [Synth 8-11241] undeclared symbol 'debug_alu_src_a', assumed default net type 'wire' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/RV32I46F_5SP_Debug.v:287]
INFO: [Synth 8-11241] undeclared symbol 'debug_alu_src_b', assumed default net type 'wire' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/RV32I46F_5SP_Debug.v:288]
INFO: [Synth 8-11241] undeclared symbol 'debug_mem_addr', assumed default net type 'wire' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/RV32I46F_5SP_Debug.v:291]
INFO: [Synth 8-11241] undeclared symbol 'debug_mem_write_data', assumed default net type 'wire' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/RV32I46F_5SP_Debug.v:292]
INFO: [Synth 8-11241] undeclared symbol 'debug_mem_read_data', assumed default net type 'wire' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/RV32I46F_5SP_Debug.v:293]
INFO: [Synth 8-11241] undeclared symbol 'debug_mem_write_enable', assumed default net type 'wire' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/RV32I46F_5SP_Debug.v:294]
INFO: [Synth 8-11241] undeclared symbol 'debug_mem_read_enable', assumed default net type 'wire' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/RV32I46F_5SP_Debug.v:295]
INFO: [Synth 8-6157] synthesizing module 'RV32I46F5SPSoCTOP' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/46F5SP_SoC_TOP.v:6]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6157] synthesizing module 'ButtonController' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Button_Controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ButtonController' (0#1) [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Button_Controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'UARTTX' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/UART_TX.v:1]
INFO: [Synth 8-6155] done synthesizing module 'UARTTX' (0#1) [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/UART_TX.v:1]
INFO: [Synth 8-6157] synthesizing module 'DebugUARTController' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/UART_Debug_Controller.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/UART_Debug_Controller.v:40]
INFO: [Synth 8-6155] done synthesizing module 'DebugUARTController' (0#1) [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/UART_Debug_Controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'BenchmarkController' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Benchmark_Controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BenchmarkController' (0#1) [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Benchmark_Controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'RV32I46F5SPDebug' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/RV32I46F_5SP_Debug.v:30]
	Parameter XLEN bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Program_Counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Program_Counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'PCController' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/PC_Controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PCController' (0#1) [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/PC_Controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'PCPlus4' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/PC_Plus_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PCPlus4' (0#1) [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/PC_Plus_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Instruction_Memory.v:9]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sim_1/imports/benchmark-dhrystone/dhrystone.mem' is read successfully [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Instruction_Memory.v:20]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Instruction_Memory.v:9]
INFO: [Synth 8-6157] synthesizing module 'InstructionDecoder' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Instruction_Decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'InstructionDecoder' (0#1) [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Instruction_Decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'ImmediateGenerator' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Immediate_Generator.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateGenerator' (0#1) [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Immediate_Generator.v:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Control_Unit.v:7]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Control_Unit.v:7]
INFO: [Synth 8-6157] synthesizing module 'RegisterFileDebug' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Register_File_Debug.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFileDebug' (0#1) [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Register_File_Debug.v:1]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Data_Memory.v:1]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sim_1/imports/basic_rv32s-31344d35dd9090e10fd692f257ae98d7bf7702a7/data_init.mem' is read successfully [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Data_Memory.v:31]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Data_Memory.v:1]
WARNING: [Synth 8-7071] port 'rom_address' of module 'DataMemory' is unconnected for instance 'data_memory' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/RV32I46F_5SP_Debug.v:386]
WARNING: [Synth 8-7071] port 'written_data' of module 'DataMemory' is unconnected for instance 'data_memory' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/RV32I46F_5SP_Debug.v:386]
WARNING: [Synth 8-7071] port 'written_address' of module 'DataMemory' is unconnected for instance 'data_memory' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/RV32I46F_5SP_Debug.v:386]
WARNING: [Synth 8-7023] instance 'data_memory' of module 'DataMemory' has 11 connections declared, but only 8 given [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/RV32I46F_5SP_Debug.v:386]
INFO: [Synth 8-6157] synthesizing module 'ALUController' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/ALU_Controller.v:8]
INFO: [Synth 8-226] default block is never used [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/ALU_Controller.v:60]
INFO: [Synth 8-226] default block is never used [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/ALU_Controller.v:96]
INFO: [Synth 8-6155] done synthesizing module 'ALUController' (0#1) [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/ALU_Controller.v:8]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'BranchLogic' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Branch_Logic.v:3]
INFO: [Synth 8-6155] done synthesizing module 'BranchLogic' (0#1) [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Branch_Logic.v:3]
INFO: [Synth 8-6157] synthesizing module 'ByteEnableLogic' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Byte_Enable_Logic.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ByteEnableLogic' (0#1) [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Byte_Enable_Logic.v:4]
INFO: [Synth 8-6157] synthesizing module 'CSRFile' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/CSR_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'CSRFile' (0#1) [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/CSR_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'ExceptionDetector' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Exception_Detector.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ExceptionDetector' (0#1) [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Exception_Detector.v:6]
INFO: [Synth 8-6157] synthesizing module 'TrapController' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Trap_Controller.v:3]
	Parameter XLEN bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'TrapController' (0#1) [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Trap_Controller.v:3]
WARNING: [Synth 8-7071] port 'ic_clean' of module 'TrapController' is unconnected for instance 'trap_controller' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/RV32I46F_5SP_Debug.v:481]
WARNING: [Synth 8-7023] instance 'trap_controller' of module 'TrapController' has 20 connections declared, but only 19 given [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/RV32I46F_5SP_Debug.v:481]
INFO: [Synth 8-6157] synthesizing module 'IF_ID_Register' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/IF_ID_Register.v:1]
	Parameter XLEN bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IF_ID_Register' (0#1) [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/IF_ID_Register.v:1]
INFO: [Synth 8-6157] synthesizing module 'ID_EX_Register' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/ID_EX_Register.v:1]
	Parameter XLEN bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ID_EX_Register' (0#1) [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/ID_EX_Register.v:1]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM_Register' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/EX_MEM_Register.v:1]
	Parameter XLEN bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM_Register' (0#1) [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/EX_MEM_Register.v:1]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB_Register' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/MEM_WB_Register.v:1]
	Parameter XLEN bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB_Register' (0#1) [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/MEM_WB_Register.v:1]
INFO: [Synth 8-6157] synthesizing module 'HazardUnit' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Hazard_Unit.v:4]
INFO: [Synth 8-6155] done synthesizing module 'HazardUnit' (0#1) [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Hazard_Unit.v:4]
INFO: [Synth 8-6157] synthesizing module 'ForwardUnit' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Forward_Unit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ForwardUnit' (0#1) [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Forward_Unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'BranchPredictor' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Branch_Predictor.v:3]
	Parameter XLEN bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BranchPredictor' (0#1) [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Branch_Predictor.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RV32I46F5SPDebug' (0#1) [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/RV32I46F_5SP_Debug.v:30]
INFO: [Synth 8-6155] done synthesizing module 'RV32I46F5SPSoCTOP' (0#1) [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/46F5SP_SoC_TOP.v:6]
WARNING: [Synth 8-7137] Register send_buf_reg in module DebugUARTController has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/UART_Debug_Controller.v:96]
WARNING: [Synth 8-7137] Register tx_data_reg in module DebugUARTController has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/UART_Debug_Controller.v:169]
WARNING: [Synth 8-6014] Unused sequential element stuck_counter_reg was removed.  [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Benchmark_Controller.v:35]
WARNING: [Synth 8-6014] Unused sequential element prev_pc_reg was removed.  [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Benchmark_Controller.v:36]
WARNING: [Synth 8-7137] Register start_cycles_reg in module BenchmarkController has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Benchmark_Controller.v:44]
WARNING: [Synth 8-7137] Register start_instructions_reg in module BenchmarkController has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Benchmark_Controller.v:45]
WARNING: [Synth 8-7137] Register final_cycles_reg in module BenchmarkController has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Benchmark_Controller.v:63]
WARNING: [Synth 8-7137] Register final_instructions_reg in module BenchmarkController has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Benchmark_Controller.v:64]
WARNING: [Synth 8-6014] Unused sequential element new_word_reg was removed.  [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Data_Memory.v:48]
WARNING: [Synth 8-6014] Unused sequential element branch_prediction_reg was removed.  [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/Branch_Predictor.v:35]
WARNING: [Synth 8-3848] Net auto_tx_start in module/entity RV32I46F5SPSoCTOP does not have driver. [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/46F5SP_SoC_TOP.v:83]
WARNING: [Synth 8-3848] Net auto_tx_data in module/entity RV32I46F5SPSoCTOP does not have driver. [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/46F5SP_SoC_TOP.v:84]
WARNING: [Synth 8-7129] Port clk in module HazardUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_enable in module HazardUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module HazardUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port trap_status[2] in module HazardUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port trap_status[1] in module HazardUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port trap_status[0] in module HazardUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port misaligned_instruction_flush in module HazardUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port misaligned_memory_flush in module HazardUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_raw_imm[11] in module HazardUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_raw_imm[10] in module HazardUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_raw_imm[9] in module HazardUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_raw_imm[8] in module HazardUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_raw_imm[7] in module HazardUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_raw_imm[6] in module HazardUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_raw_imm[5] in module HazardUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_raw_imm[4] in module HazardUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_raw_imm[3] in module HazardUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_raw_imm[2] in module HazardUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_raw_imm[1] in module HazardUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_raw_imm[0] in module HazardUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_csr_write_enable in module HazardUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_pc[31] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_pc[30] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_pc[29] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_pc[28] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_pc[27] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_pc[26] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_pc[25] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_pc[24] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_pc[23] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_pc[22] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_pc[21] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_pc[20] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_pc[19] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_pc[18] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_pc[17] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_pc[16] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_pc[15] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_pc[14] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_pc[13] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_pc[12] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_pc[11] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_pc[10] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_pc[9] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_pc[8] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_pc[7] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_pc[6] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_pc[5] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_pc[4] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_pc[3] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_pc[2] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_pc[1] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_pc[0] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port WB_pc[31] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port WB_pc[30] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port WB_pc[29] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port WB_pc[28] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port WB_pc[27] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port WB_pc[26] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port WB_pc[25] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port WB_pc[24] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port WB_pc[23] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port WB_pc[22] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port WB_pc[21] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port WB_pc[20] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port WB_pc[19] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port WB_pc[18] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port WB_pc[17] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port WB_pc[16] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port WB_pc[15] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port WB_pc[14] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port WB_pc[13] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port WB_pc[12] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port WB_pc[11] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port WB_pc[10] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port WB_pc[9] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port WB_pc[8] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port WB_pc[7] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port WB_pc[6] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port WB_pc[5] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port WB_pc[4] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port WB_pc[3] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port WB_pc[2] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port WB_pc[1] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port WB_pc[0] in module TrapController is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_write_enable in module ExceptionDetector is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[1] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[0] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port rom_address[1] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port rom_address[0] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[31] in module BenchmarkController is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[30] in module BenchmarkController is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[29] in module BenchmarkController is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[28] in module BenchmarkController is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[27] in module BenchmarkController is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[26] in module BenchmarkController is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[25] in module BenchmarkController is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[24] in module BenchmarkController is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[23] in module BenchmarkController is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[22] in module BenchmarkController is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1174.359 ; gain = 605.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1174.359 ; gain = 605.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1174.359 ; gain = 605.488
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.163 . Memory (MB): peak = 1174.359 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/constrs_1/new/RV32I46F_5SP_Debug_XDC.xdc]
Finished Parsing XDC File [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/constrs_1/new/RV32I46F_5SP_Debug_XDC.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/constrs_1/new/RV32I46F_5SP_Debug_XDC.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RV32I46F5SPSoCTOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RV32I46F5SPSoCTOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1268.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1268.062 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1268.062 ; gain = 699.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1268.062 ; gain = 699.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1268.062 ; gain = 699.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/utils_1/imports/synth_1/RV32I46F5SPSoCTOP.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1268.062 ; gain = 699.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1268.062 ; gain = 699.191
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'DebugUARTController'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'BenchmarkController'
INFO: [Synth 8-802] inferred FSM for state register 'trap_handle_state_reg' in module 'TrapController'
INFO: [Synth 8-802] inferred FSM for state register 'step_state_reg' in module 'RV32I46F5SPSoCTOP'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                              001 |                               00
                 ST_SEND |                              010 |                               01
                 ST_WAIT |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'DebugUARTController'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                 RUNNING |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'BenchmarkController'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                      00000000001 |                             0000
               READ_MEPC |                      00000000010 |                             0100
             RETURN_MRET |                      00000000100 |                             0110
             MEM_STANDBY |                      00000001000 |                             0111
              WB_STANDBY |                      00000010000 |                             1000
            RTRE_STANDBY |                      00000100000 |                             1001
        ECALL_MEPC_WRITE |                      00001000000 |                             1010
              WRITE_MEPC |                      00010000000 |                             0001
            WRITE_MCAUSE |                      00100000000 |                             0010
              READ_MTVEC |                      01000000000 |                             0011
              GOTO_MTVEC |                      10000000000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'trap_handle_state_reg' using encoding 'one-hot' in module 'TrapController'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'step_state_reg' using encoding 'one-hot' in module 'RV32I46F5SPSoCTOP'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1268.062 ; gain = 699.191
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   64 Bit       Adders := 2     
	   2 Input   64 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 6     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 5     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 54    
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              320 Bit    Registers := 1     
	               64 Bit    Registers := 6     
	               32 Bit    Registers := 31    
	               20 Bit    Registers := 8     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 14    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 34    
+---RAMs : 
	             256K Bit	(8192 X 32 bit)          RAMs := 1     
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  320 Bit        Muxes := 2     
	   3 Input  320 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 51    
	   4 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 3     
	  11 Input   32 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 3     
	   2 Input   19 Bit        Muxes := 10    
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	  17 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   3 Input   10 Bit        Muxes := 2     
	  11 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 58    
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 7     
	   2 Input    4 Bit        Muxes := 5     
	   7 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 18    
	   5 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 10    
	   3 Input    2 Bit        Muxes := 2     
	   8 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 41    
	   3 Input    1 Bit        Muxes := 31    
	   7 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:59 ; elapsed = 00:06:03 . Memory (MB): peak = 1590.312 ; gain = 1021.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|InstructionMemory | data       | 8192x32       | LUT            | 
|InstructionMemory | data       | 8192x32       | LUT            | 
+------------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+---------------------------------------+---------------+-----------+----------------------+-------------------+
|Module Name                            | RTL Object    | Inference | Size (Depth x Width) | Primitives        | 
+---------------------------------------+---------------+-----------+----------------------+-------------------+
|rv32i46f_5sp_debug/register_file_debug | registers_reg | Implied   | 32 x 32              | RAM32M x 12       | 
|rv32i46f_5sp_debug/data_memory         | memory_reg    | Implied   | 8 K x 32             | RAM256X1S x 1024  | 
+---------------------------------------+---------------+-----------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:09 ; elapsed = 00:06:12 . Memory (MB): peak = 1590.312 ; gain = 1021.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:39 ; elapsed = 00:07:42 . Memory (MB): peak = 1730.746 ; gain = 1161.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+---------------------------------------+---------------+-----------+----------------------+-------------------+
|Module Name                            | RTL Object    | Inference | Size (Depth x Width) | Primitives        | 
+---------------------------------------+---------------+-----------+----------------------+-------------------+
|rv32i46f_5sp_debug/register_file_debug | registers_reg | Implied   | 32 x 32              | RAM32M x 12       | 
|rv32i46f_5sp_debug/data_memory         | memory_reg    | Implied   | 8 K x 32             | RAM256X1S x 1024  | 
+---------------------------------------+---------------+-----------+----------------------+-------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:58 ; elapsed = 00:08:02 . Memory (MB): peak = 1758.914 ; gain = 1190.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:07 ; elapsed = 00:08:10 . Memory (MB): peak = 1775.578 ; gain = 1206.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:07 ; elapsed = 00:08:11 . Memory (MB): peak = 1775.578 ; gain = 1206.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:08 ; elapsed = 00:08:11 . Memory (MB): peak = 1775.578 ; gain = 1206.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:08 ; elapsed = 00:08:11 . Memory (MB): peak = 1775.578 ; gain = 1206.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:08 ; elapsed = 00:08:11 . Memory (MB): peak = 1775.578 ; gain = 1206.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:08 ; elapsed = 00:08:12 . Memory (MB): peak = 1775.578 ; gain = 1206.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |   152|
|3     |LUT1      |    15|
|4     |LUT2      |  1135|
|5     |LUT3      |   430|
|6     |LUT4      |   449|
|7     |LUT5      |  1036|
|8     |LUT6      |  4927|
|9     |MUXF7     |  1314|
|10    |MUXF8     |   248|
|11    |RAM256X1S |  1024|
|12    |RAM32M    |    10|
|13    |RAM32X1D  |     4|
|14    |FDCE      |  1744|
|15    |FDPE      |    36|
|16    |FDRE      |   521|
|17    |FDSE      |    27|
|18    |IBUF      |     7|
|19    |OBUF      |     9|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:08 ; elapsed = 00:08:12 . Memory (MB): peak = 1775.578 ; gain = 1206.707
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 121 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:51 ; elapsed = 00:08:07 . Memory (MB): peak = 1775.578 ; gain = 1113.004
Synthesis Optimization Complete : Time (s): cpu = 00:08:08 ; elapsed = 00:08:12 . Memory (MB): peak = 1775.578 ; gain = 1206.707
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.335 . Memory (MB): peak = 1780.828 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2752 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1793.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1038 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 1024 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete | Checksum: 949e4206
INFO: [Common 17-83] Releasing license: Synthesis
113 Infos, 124 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:22 ; elapsed = 00:08:29 . Memory (MB): peak = 1793.086 ; gain = 1464.133
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1793.086 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.runs/synth_1/RV32I46F5SPSoCTOP.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file RV32I46F5SPSoCTOP_utilization_synth.rpt -pb RV32I46F5SPSoCTOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 26 20:27:58 2025...
