`begin_keywords "1800-2017"
`line 1 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/fpu_div_sqrt_mvp-00387cbab4ffe5a2/hdl/iteration_div_sqrt_mvp.sv" 1
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

`line 32 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/fpu_div_sqrt_mvp-00387cbab4ffe5a2/hdl/iteration_div_sqrt_mvp.sv" 0
module iteration_div_sqrt_mvp
#(
   parameter   WIDTH=25
)
  ( 

`line 38 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/fpu_div_sqrt_mvp-00387cbab4ffe5a2/hdl/iteration_div_sqrt_mvp.sv" 0
   input logic [WIDTH-1:0]      A_DI,
   input logic [WIDTH-1:0]      B_DI,
   input logic                  Div_enable_SI,
   input logic                  Div_start_dly_SI,
   input logic                  Sqrt_enable_SI,
   input logic [1:0]            D_DI,

`line 45 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/fpu_div_sqrt_mvp-00387cbab4ffe5a2/hdl/iteration_div_sqrt_mvp.sv" 0
   output logic [1:0]           D_DO,
   output logic [WIDTH-1:0]     Sum_DO,
   output logic                 Carry_out_DO
    );

`line 50 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/fpu_div_sqrt_mvp-00387cbab4ffe5a2/hdl/iteration_div_sqrt_mvp.sv" 0
   logic                        D_carry_D;
   logic                        Sqrt_cin_D;
   logic                        Cin_D;

`line 54 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/fpu_div_sqrt_mvp-00387cbab4ffe5a2/hdl/iteration_div_sqrt_mvp.sv" 0
   assign D_DO[0]=~D_DI[0];
   assign D_DO[1]=~(D_DI[1] ^ D_DI[0]);
   assign D_carry_D=D_DI[1] | D_DI[0];
   assign Sqrt_cin_D=Sqrt_enable_SI&&D_carry_D;
   assign Cin_D=Div_enable_SI?1'b0:Sqrt_cin_D;
   assign {Carry_out_DO,Sum_DO}=A_DI+B_DI+Cin_D;

`line 61 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/fpu_div_sqrt_mvp-00387cbab4ffe5a2/hdl/iteration_div_sqrt_mvp.sv" 0
endmodule

`line 63 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/fpu_div_sqrt_mvp-00387cbab4ffe5a2/hdl/iteration_div_sqrt_mvp.sv" 2
