<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>E:\ise14_7\ISE14.7\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 2 -n 3 -fastpaths -xml PCIe_ISP_top.twx PCIe_ISP_top.ncd -o
PCIe_ISP_top.twr PCIe_ISP_top.pcf

</twCmdLine><twDesign>PCIe_ISP_top.ncd</twDesign><twDesignPath>PCIe_ISP_top.ncd</twDesignPath><twPCF>PCIe_ISP_top.pcf</twPCF><twPcfPath>PCIe_ISP_top.pcf</twPcfPath><twDevInfo arch="kintex7" pkg="ffg900"><twDevName>xc7k325t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.538</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINPERIOD" name="Tgtxper_GTNORTHREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y5.GTNORTHREFCLK1" clockNet="pcie_pio_app/sys_clk"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tgtxper_GTREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y0.GTREFCLK1" clockNet="pcie_pio_app/sys_clk"/><twPinLimit anchorID="10" type="MINPERIOD" name="Tgtxper_GTREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y2.GTREFCLK1" clockNet="pcie_pio_app/sys_clk"/></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 1;</twConstName><twItemCnt>7990</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5949</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.374</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_4 (SLICE_X139Y220.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.626</twSlack><twSrc BELType="FF">pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2</twSrc><twDest BELType="FF">pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_4</twDest><twTotPathDel>6.307</twTotPathDel><twClkSkew dest = "0.613" src = "0.615">0.002</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2</twSrc><twDest BELType='FF'>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X109Y206.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_pio_app/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X109Y206.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y143.D4</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">2.588</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y143.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd1</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/phy_rdy_n_int1</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y220.SR</twSite><twDelType>net</twDelType><twFanCnt>185</twFanCnt><twDelInfo twEdge="twRising">3.149</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/phy_rdy_n</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y220.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q&lt;7&gt;</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_4</twBEL></twPathDel><twLogDel>0.570</twLogDel><twRouteDel>5.737</twRouteDel><twTotDel>6.307</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie_pio_app/PIPE_OOBCLK_IN</twDestClk><twPctLog>9.0</twPctLog><twPctRoute>91.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_5 (SLICE_X139Y220.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.626</twSlack><twSrc BELType="FF">pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2</twSrc><twDest BELType="FF">pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_5</twDest><twTotPathDel>6.307</twTotPathDel><twClkSkew dest = "0.613" src = "0.615">0.002</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2</twSrc><twDest BELType='FF'>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X109Y206.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_pio_app/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X109Y206.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y143.D4</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">2.588</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y143.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd1</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/phy_rdy_n_int1</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y220.SR</twSite><twDelType>net</twDelType><twFanCnt>185</twFanCnt><twDelInfo twEdge="twRising">3.149</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/phy_rdy_n</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y220.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q&lt;7&gt;</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_5</twBEL></twPathDel><twLogDel>0.570</twLogDel><twRouteDel>5.737</twRouteDel><twTotDel>6.307</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie_pio_app/PIPE_OOBCLK_IN</twDestClk><twPctLog>9.0</twPctLog><twPctRoute>91.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_6 (SLICE_X139Y220.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.626</twSlack><twSrc BELType="FF">pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2</twSrc><twDest BELType="FF">pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_6</twDest><twTotPathDel>6.307</twTotPathDel><twClkSkew dest = "0.613" src = "0.615">0.002</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2</twSrc><twDest BELType='FF'>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X109Y206.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_pio_app/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X109Y206.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y143.D4</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">2.588</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y143.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd1</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/phy_rdy_n_int1</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y220.SR</twSite><twDelType>net</twDelType><twFanCnt>185</twFanCnt><twDelInfo twEdge="twRising">3.149</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/phy_rdy_n</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y220.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q&lt;7&gt;</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_6</twBEL></twPathDel><twLogDel>0.570</twLogDel><twRouteDel>5.737</twRouteDel><twTotDel>6.307</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie_pio_app/PIPE_OOBCLK_IN</twDestClk><twPctLog>9.0</twPctLog><twPctRoute>91.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 1;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.PIPERX0CHARISK0), 1 path
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.002</twSlack><twSrc BELType="FF">pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_rx_char_is_k_q_0</twSrc><twDest BELType="CPU">pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twTotPathDel>0.214</twTotPathDel><twClkSkew dest = "0.788" src = "0.576">-0.212</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_rx_char_is_k_q_0</twSrc><twDest BELType='CPU'>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X134Y207.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_pio_app/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X134Y207.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.151</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_rx_char_is_k_q&lt;1&gt;</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_rx_char_is_k_q_0</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.PIPERX0CHARISK0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.542</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_rx_char_is_k_q&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y0.PIPECLK</twSite><twDelType>Tpcickc_MGT0</twDelType><twDelInfo twEdge="twFalling">-0.479</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twLogDel>-0.328</twLogDel><twRouteDel>0.542</twRouteDel><twTotDel>0.214</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie_pio_app/PIPE_OOBCLK_IN</twDestClk><twPctLog>-153.3</twPctLog><twPctRoute>253.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3 (SLICE_X133Y149.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.006</twSlack><twSrc BELType="FF">pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd1</twSrc><twDest BELType="FF">pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3</twDest><twTotPathDel>0.272</twTotPathDel><twClkSkew dest = "0.797" src = "0.531">-0.266</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd1</twSrc><twDest BELType='FF'>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X132Y150.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_pio_app/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X132Y150.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd1</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y149.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.186</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X133Y149.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.032</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3-In</twBEL><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3</twBEL></twPathDel><twLogDel>0.086</twLogDel><twRouteDel>0.186</twRouteDel><twTotDel>0.272</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie_pio_app/PIPE_OOBCLK_IN</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (SLICE_X133Y148.C3), 1 path
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.007</twSlack><twSrc BELType="FF">pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd1</twSrc><twDest BELType="FF">pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twTotPathDel>0.273</twTotPathDel><twClkSkew dest = "0.797" src = "0.531">-0.266</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd1</twSrc><twDest BELType='FF'>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X132Y150.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_pio_app/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X132Y150.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd1</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y148.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.188</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X133Y148.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.033</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/state_eios_det[4]_GT_RXVALID_Select_31_o3</twBEL><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twBEL></twPathDel><twLogDel>0.085</twLogDel><twRouteDel>0.188</twRouteDel><twTotDel>0.273</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie_pio_app/PIPE_OOBCLK_IN</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="24"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 1;</twPinLimitBanner><twPinLimit anchorID="25" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y5.DRPCLK" clockNet="pcie_pio_app/PIPE_DCLK_IN"/><twPinLimit anchorID="26" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK" logResource="pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK" locationPin="GTXE2_COMMON_X0Y1.DRPCLK" clockNet="pcie_pio_app/PIPE_DCLK_IN"/><twPinLimit anchorID="27" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y0.DRPCLK" clockNet="pcie_pio_app/PIPE_DCLK_IN"/></twPinLimitRpt></twConst><twConst anchorID="28" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 2.5 HIGH 50%;</twConstName><twItemCnt>933</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>658</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.804</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAMB36_X4Y30.DIADI8), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.196</twSlack><twSrc BELType="CPU">pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twDest><twTotPathDel>3.722</twTotPathDel><twClkSkew dest = "0.648" src = "0.665">0.017</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_pio_app/PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMTXWDATA62</twSite><twDelType>Tpcicko_TXRAM</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y30.DIADI8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.666</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/mim_tx_wdata&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y30.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twBEL></twPathDel><twLogDel>1.056</twLogDel><twRouteDel>2.666</twRouteDel><twTotDel>3.722</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_pio_app/PIPE_USERCLK1_IN</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAMB36_X4Y35.DIADI6), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.345</twSlack><twSrc BELType="CPU">pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twDest><twTotPathDel>3.561</twTotPathDel><twClkSkew dest = "0.636" src = "0.665">0.029</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_pio_app/PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMRXWDATA24</twSite><twDelType>Tpcicko_RXRAM</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y35.DIADI6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.505</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/mim_rx_wdata&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y35.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twBEL></twPathDel><twLogDel>1.056</twLogDel><twRouteDel>2.505</twRouteDel><twTotDel>3.561</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_pio_app/PIPE_USERCLK1_IN</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAMB36_X4Y35.DIADI8), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.522</twSlack><twSrc BELType="CPU">pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twDest><twTotPathDel>3.384</twTotPathDel><twClkSkew dest = "0.636" src = "0.665">0.029</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_pio_app/PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMRXWDATA26</twSite><twDelType>Tpcicko_RXRAM</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y35.DIADI8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.328</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/mim_rx_wdata&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y35.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twBEL></twPathDel><twLogDel>1.056</twLogDel><twRouteDel>2.328</twRouteDel><twTotDel>3.384</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_pio_app/PIPE_USERCLK1_IN</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 2.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAMB36_X4Y34.DIADI10), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="CPU">pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twDest><twTotPathDel>0.061</twTotPathDel><twClkSkew dest = "0.677" src = "0.617">-0.060</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie_pio_app/PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMRXWDATA10</twSite><twDelType>Tpcicko_RXRAM</twDelType><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y34.DIADI10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.451</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/mim_rx_wdata&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y34.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twBEL></twPathDel><twLogDel>-0.390</twLogDel><twRouteDel>0.451</twRouteDel><twTotDel>0.061</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_pio_app/PIPE_USERCLK1_IN</twDestClk><twPctLog>-639.3</twPctLog><twPctRoute>739.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAMB36_X4Y34.DIADI12), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="CPU">pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twDest><twTotPathDel>0.061</twTotPathDel><twClkSkew dest = "0.677" src = "0.617">-0.060</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie_pio_app/PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMRXWDATA12</twSite><twDelType>Tpcicko_RXRAM</twDelType><twDelInfo twEdge="twFalling">0.138</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y34.DIADI12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.450</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/mim_rx_wdata&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y34.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twBEL></twPathDel><twLogDel>-0.389</twLogDel><twRouteDel>0.450</twRouteDel><twTotDel>0.061</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_pio_app/PIPE_USERCLK1_IN</twDestClk><twPctLog>-637.7</twPctLog><twPctRoute>737.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAMB36_X4Y34.DIPADIP0), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="CPU">pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twDest><twTotPathDel>0.047</twTotPathDel><twClkSkew dest = "0.380" src = "0.334">-0.046</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='CPU'>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie_pio_app/PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMRXWDATA16</twSite><twDelType>Tpcicko_RXRAM</twDelType><twDelInfo twEdge="twFalling">0.035</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y34.DIPADIP0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.308</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/mim_rx_wdata&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y34.CLKARDCLKL</twSite><twDelType>Trckd_DIPA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl</twBEL></twPathDel><twLogDel>-0.261</twLogDel><twRouteDel>0.308</twRouteDel><twTotDel>0.047</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_pio_app/PIPE_USERCLK1_IN</twDestClk><twPctLog>-555.3</twPctLog><twPctRoute>655.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="41"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 2.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="42" type="MINPERIOD" name="Tpciper_USERCLK(Fuserclk)" slack="2.000" period="4.000" constraintValue="4.000" deviceLimit="2.000" freqLimit="500.000" physResource="pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" logResource="pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" locationPin="PCIE_X0Y0.USERCLK" clockNet="pcie_pio_app/PIPE_USERCLK1_IN"/><twPinLimit anchorID="43" type="MINPERIOD" name="Trper_CLKA" slack="2.161" period="4.000" constraintValue="4.000" deviceLimit="1.839" freqLimit="543.774" physResource="pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKL" logResource="pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKL" locationPin="RAMB36_X4Y30.CLKARDCLKL" clockNet="pcie_pio_app/PIPE_USERCLK1_IN"/><twPinLimit anchorID="44" type="MINPERIOD" name="Trper_CLKA" slack="2.161" period="4.000" constraintValue="4.000" deviceLimit="1.839" freqLimit="543.774" physResource="pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKU" logResource="pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKU" locationPin="RAMB36_X4Y30.CLKARDCLKU" clockNet="pcie_pio_app/PIPE_USERCLK1_IN"/></twPinLimitRpt></twConst><twConst anchorID="45" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;</twConstName><twItemCnt>7239</twItemCnt><twErrCntSetup>3</twErrCntSetup><twErrCntEndPt>3</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2037</twEndPtCnt><twPathErrCnt>3</twPathErrCnt><twMinPer>4.178</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point pcie_pio_app/app/PIO/PIO_EP_inst/EP_TX_inst/s_axis_tx_tdata_57 (SLICE_X104Y162.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.089</twSlack><twSrc BELType="FF">programmer_i/SR_reg_1</twSrc><twDest BELType="FF">pcie_pio_app/app/PIO/PIO_EP_inst/EP_TX_inst/s_axis_tx_tdata_57</twDest><twTotPathDel>1.557</twTotPathDel><twClkSkew dest = "2.876" src = "3.182">0.306</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.199" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.226</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>programmer_i/SR_reg_1</twSrc><twDest BELType='FF'>pcie_pio_app/app/PIO/PIO_EP_inst/EP_TX_inst/s_axis_tx_tdata_57</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y160.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="50.000">BPI_clk</twSrcClk><twPathDel><twSite>SLICE_X37Y160.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>programmer_i/SR_reg&lt;3&gt;</twComp><twBEL>programmer_i/SR_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y162.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>programmer_i/SR_reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y162.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.022</twDelInfo><twComp>pcie_pio_app/s_axis_tx_tdata&lt;58&gt;</twComp><twBEL>pcie_pio_app/app/PIO/PIO_EP_inst/EP_TX_inst/Mmux_gen_cpl_64.state_s_axis_tx_tdata[63]_wide_mux_17_OUT531</twBEL><twBEL>pcie_pio_app/app/PIO/PIO_EP_inst/EP_TX_inst/s_axis_tx_tdata_57</twBEL></twPathDel><twLogDel>0.206</twLogDel><twRouteDel>1.351</twRouteDel><twTotDel>1.557</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="52.000">pcie_pio_app/PIPE_USERCLK2_IN</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point pcie_pio_app/app/PIO/PIO_EP_inst/EP_TX_inst/s_axis_tx_tdata_56 (SLICE_X104Y162.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.077</twSlack><twSrc BELType="FF">programmer_i/SR_reg_0</twSrc><twDest BELType="FF">pcie_pio_app/app/PIO/PIO_EP_inst/EP_TX_inst/s_axis_tx_tdata_56</twDest><twTotPathDel>1.545</twTotPathDel><twClkSkew dest = "2.876" src = "3.182">0.306</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.199" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.226</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>programmer_i/SR_reg_0</twSrc><twDest BELType='FF'>pcie_pio_app/app/PIO/PIO_EP_inst/EP_TX_inst/s_axis_tx_tdata_56</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y160.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="50.000">BPI_clk</twSrcClk><twPathDel><twSite>SLICE_X37Y160.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>programmer_i/SR_reg&lt;3&gt;</twComp><twBEL>programmer_i/SR_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y162.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>programmer_i/SR_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y162.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>pcie_pio_app/s_axis_tx_tdata&lt;58&gt;</twComp><twBEL>pcie_pio_app/app/PIO/PIO_EP_inst/EP_TX_inst/Mmux_gen_cpl_64.state_s_axis_tx_tdata[63]_wide_mux_17_OUT521</twBEL><twBEL>pcie_pio_app/app/PIO/PIO_EP_inst/EP_TX_inst/s_axis_tx_tdata_56</twBEL></twPathDel><twLogDel>0.207</twLogDel><twRouteDel>1.338</twRouteDel><twTotDel>1.545</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="52.000">pcie_pio_app/PIPE_USERCLK2_IN</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point pcie_pio_app/app/PIO/PIO_EP_inst/EP_TX_inst/s_axis_tx_tdata_58 (SLICE_X104Y162.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.038</twSlack><twSrc BELType="FF">programmer_i/SR_reg_2</twSrc><twDest BELType="FF">pcie_pio_app/app/PIO/PIO_EP_inst/EP_TX_inst/s_axis_tx_tdata_58</twDest><twTotPathDel>1.506</twTotPathDel><twClkSkew dest = "2.876" src = "3.182">0.306</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.199" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.226</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>programmer_i/SR_reg_2</twSrc><twDest BELType='FF'>pcie_pio_app/app/PIO/PIO_EP_inst/EP_TX_inst/s_axis_tx_tdata_58</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y160.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="50.000">BPI_clk</twSrcClk><twPathDel><twSite>SLICE_X37Y160.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>programmer_i/SR_reg&lt;3&gt;</twComp><twBEL>programmer_i/SR_reg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y162.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>programmer_i/SR_reg&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y162.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>pcie_pio_app/s_axis_tx_tdata&lt;58&gt;</twComp><twBEL>pcie_pio_app/app/PIO/PIO_EP_inst/EP_TX_inst/Mmux_gen_cpl_64.state_s_axis_tx_tdata[63]_wide_mux_17_OUT541</twBEL><twBEL>pcie_pio_app/app/PIO/PIO_EP_inst/EP_TX_inst/s_axis_tx_tdata_58</twBEL></twPathDel><twLogDel>0.205</twLogDel><twRouteDel>1.301</twRouteDel><twTotDel>1.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="52.000">pcie_pio_app/PIPE_USERCLK2_IN</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_pio_app/app/PIO/PIO_EP_inst/data_transfer_i/config_FIFO_i/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAMB36_X2Y33.DIBDI2), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.060</twSlack><twSrc BELType="FF">pcie_pio_app/app/PIO/PIO_EP_inst/EP_MEM_inst/post_wr_data_2</twSrc><twDest BELType="RAM">pcie_pio_app/app/PIO/PIO_EP_inst/data_transfer_i/config_FIFO_i/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twDest><twTotPathDel>0.271</twTotPathDel><twClkSkew dest = "0.698" src = "0.487">-0.211</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcie_pio_app/app/PIO/PIO_EP_inst/EP_MEM_inst/post_wr_data_2</twSrc><twDest BELType='RAM'>pcie_pio_app/app/PIO/PIO_EP_inst/data_transfer_i/config_FIFO_i/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X97Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie_pio_app/PIPE_USERCLK2_IN</twSrcClk><twPathDel><twSite>SLICE_X97Y165.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>pcie_pio_app/app/PIO/PIO_EP_inst/EP_MEM_inst/post_wr_data&lt;6&gt;</twComp><twBEL>pcie_pio_app/app/PIO/PIO_EP_inst/EP_MEM_inst/post_wr_data_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y33.DIBDI2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.467</twDelInfo><twComp>pcie_pio_app/app/PIO/PIO_EP_inst/EP_MEM_inst/post_wr_data&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y33.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>pcie_pio_app/app/PIO/PIO_EP_inst/data_transfer_i/config_FIFO_i/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twComp><twBEL>pcie_pio_app/app/PIO/PIO_EP_inst/data_transfer_i/config_FIFO_i/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twBEL></twPathDel><twLogDel>-0.196</twLogDel><twRouteDel>0.467</twRouteDel><twTotDel>0.271</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_pio_app/PIPE_USERCLK2_IN</twDestClk><twPctLog>-72.3</twPctLog><twPctRoute>172.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_pio_app/app/PIO/PIO_EP_inst/data_transfer_i/config_FIFO_i/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAMB36_X2Y33.DIBDI6), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.060</twSlack><twSrc BELType="FF">pcie_pio_app/app/PIO/PIO_EP_inst/EP_MEM_inst/post_wr_data_6</twSrc><twDest BELType="RAM">pcie_pio_app/app/PIO/PIO_EP_inst/data_transfer_i/config_FIFO_i/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twDest><twTotPathDel>0.271</twTotPathDel><twClkSkew dest = "0.698" src = "0.487">-0.211</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcie_pio_app/app/PIO/PIO_EP_inst/EP_MEM_inst/post_wr_data_6</twSrc><twDest BELType='RAM'>pcie_pio_app/app/PIO/PIO_EP_inst/data_transfer_i/config_FIFO_i/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X97Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie_pio_app/PIPE_USERCLK2_IN</twSrcClk><twPathDel><twSite>SLICE_X97Y165.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>pcie_pio_app/app/PIO/PIO_EP_inst/EP_MEM_inst/post_wr_data&lt;6&gt;</twComp><twBEL>pcie_pio_app/app/PIO/PIO_EP_inst/EP_MEM_inst/post_wr_data_6</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y33.DIBDI6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.467</twDelInfo><twComp>pcie_pio_app/app/PIO/PIO_EP_inst/EP_MEM_inst/post_wr_data&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y33.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>pcie_pio_app/app/PIO/PIO_EP_inst/data_transfer_i/config_FIFO_i/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twComp><twBEL>pcie_pio_app/app/PIO/PIO_EP_inst/data_transfer_i/config_FIFO_i/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twBEL></twPathDel><twLogDel>-0.196</twLogDel><twRouteDel>0.467</twRouteDel><twTotDel>0.271</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_pio_app/PIPE_USERCLK2_IN</twDestClk><twPctLog>-72.3</twPctLog><twPctRoute>172.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.TRNTD63), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.066</twSlack><twSrc BELType="FF">pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/reg_tdata_31</twSrc><twDest BELType="CPU">pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twTotPathDel>0.129</twTotPathDel><twClkSkew dest = "0.365" src = "0.302">-0.063</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/reg_tdata_31</twSrc><twDest BELType='CPU'>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X120Y163.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie_pio_app/PIPE_USERCLK2_IN</twSrcClk><twPathDel><twSite>SLICE_X120Y163.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/reg_tdata&lt;31&gt;</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/reg_tdata_31</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.TRNTD63</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.528</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/reg_tdata&lt;31&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y0.USERCLK2</twSite><twDelType>Tpcickd_TRN</twDelType><twDelInfo twEdge="twFalling">-0.517</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twLogDel>-0.399</twLogDel><twRouteDel>0.528</twRouteDel><twTotDel>0.129</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_pio_app/PIPE_USERCLK2_IN</twDestClk><twPctLog>-309.3</twPctLog><twPctRoute>409.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="58"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="59" type="MINPERIOD" name="Tpciper_USERCLK2(Fuserclk2)" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2" logResource="pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2" locationPin="PCIE_X0Y0.USERCLK2" clockNet="pcie_pio_app/PIPE_USERCLK2_IN"/><twPinLimit anchorID="60" type="MINPERIOD" name="Trper_CLKB" slack="2.161" period="4.000" constraintValue="4.000" deviceLimit="1.839" freqLimit="543.774" physResource="pcie_pio_app/app/PIO/PIO_EP_inst/data_transfer_i/config_FIFO_i/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLKL" logResource="pcie_pio_app/app/PIO/PIO_EP_inst/data_transfer_i/config_FIFO_i/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLKL" locationPin="RAMB36_X2Y33.CLKBWRCLKL" clockNet="pcie_pio_app/PIPE_USERCLK2_IN"/><twPinLimit anchorID="61" type="MINPERIOD" name="Trper_CLKA" slack="2.161" period="4.000" constraintValue="4.000" deviceLimit="1.839" freqLimit="543.774" physResource="pcie_pio_app/app/PIO/PIO_EP_inst/data_transfer_i/config_FIFO_i/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLKU" logResource="pcie_pio_app/app/PIO/PIO_EP_inst/data_transfer_i/config_FIFO_i/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLKU" locationPin="RAMB36_X2Y33.CLKBWRCLKU" clockNet="pcie_pio_app/PIPE_USERCLK2_IN"/></twPinLimitRpt></twConst><twConst anchorID="62" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_CLK_BPI = PERIOD TIMEGRP &quot;CLK_BPI&quot; TS_SYSCLK * 0.1 HIGH 50% PRIORITY 1;</twConstName><twItemCnt>26183</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1763</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>64.925</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_pio_app/app/PIO/PIO_EP_inst/data_transfer_i/CONF_FIFO_CLR_sync1 (SLICE_X101Y156.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.403</twSlack><twSrc BELType="FF">pcie_pio_app/user_reset_q</twSrc><twDest BELType="FF">pcie_pio_app/app/PIO/PIO_EP_inst/data_transfer_i/CONF_FIFO_CLR_sync1</twDest><twTotPathDel>2.112</twTotPathDel><twClkSkew dest = "2.875" src = "3.134">0.259</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.199" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.226</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie_pio_app/user_reset_q</twSrc><twDest BELType='FF'>pcie_pio_app/app/PIO/PIO_EP_inst/data_transfer_i/CONF_FIFO_CLR_sync1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X100Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="96.000">pcie_pio_app/PIPE_USERCLK2_IN</twSrcClk><twPathDel><twSite>SLICE_X100Y156.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>pcie_pio_app/user_reset_q</twComp><twBEL>pcie_pio_app/user_reset_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y156.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.880</twDelInfo><twComp>pcie_pio_app/user_reset_q</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y156.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>pcie_pio_app/app/PIO/PIO_EP_inst/data_transfer_i/CONF_FIFO_CLR_sync1</twComp><twBEL>pcie_pio_app/app/PIO/PIO_EP_inst/rst_n_INV_332_o1</twBEL><twBEL>pcie_pio_app/app/PIO/PIO_EP_inst/data_transfer_i/CONF_FIFO_CLR_sync1</twBEL></twPathDel><twLogDel>0.232</twLogDel><twRouteDel>1.880</twRouteDel><twTotDel>2.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">BPI_clk</twDestClk><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_pio_app/app/PIO/PIO_EP_inst/data_transfer_i/CONF_FIFO_CLR_sync1 (SLICE_X101Y156.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.680</twSlack><twSrc BELType="FF">pcie_pio_app/user_lnk_up_q</twSrc><twDest BELType="FF">pcie_pio_app/app/PIO/PIO_EP_inst/data_transfer_i/CONF_FIFO_CLR_sync1</twDest><twTotPathDel>1.835</twTotPathDel><twClkSkew dest = "2.875" src = "3.134">0.259</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.199" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.226</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie_pio_app/user_lnk_up_q</twSrc><twDest BELType='FF'>pcie_pio_app/app/PIO/PIO_EP_inst/data_transfer_i/CONF_FIFO_CLR_sync1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X100Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="96.000">pcie_pio_app/PIPE_USERCLK2_IN</twSrcClk><twPathDel><twSite>SLICE_X100Y156.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie_pio_app/user_reset_q</twComp><twBEL>pcie_pio_app/user_lnk_up_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y156.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.542</twDelInfo><twComp>pcie_pio_app/user_lnk_up_q</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y156.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>pcie_pio_app/app/PIO/PIO_EP_inst/data_transfer_i/CONF_FIFO_CLR_sync1</twComp><twBEL>pcie_pio_app/app/PIO/PIO_EP_inst/rst_n_INV_332_o1</twBEL><twBEL>pcie_pio_app/app/PIO/PIO_EP_inst/data_transfer_i/CONF_FIFO_CLR_sync1</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>1.542</twRouteDel><twTotDel>1.835</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">BPI_clk</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="39" iCriticalPaths="0" sType="EndPoint">Paths for end point programmer_i/poll_cnt_20 (SLICE_X22Y208.A1), 39 paths
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>44.866</twSlack><twSrc BELType="FF">programmer_i/SR_reg_5</twSrc><twDest BELType="FF">programmer_i/poll_cnt_20</twDest><twTotPathDel>4.955</twTotPathDel><twClkSkew dest = "1.147" src = "1.220">0.073</twClkSkew><twDelConst>50.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.199" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.106</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>programmer_i/SR_reg_5</twSrc><twDest BELType='FF'>programmer_i/poll_cnt_20</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X51Y158.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="50.000">BPI_clk</twSrcClk><twPathDel><twSite>SLICE_X51Y158.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>programmer_i/SR_reg&lt;7&gt;</twComp><twBEL>programmer_i/SR_reg_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y158.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>programmer_i/SR_reg&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y158.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N180</twComp><twBEL>programmer_i/SR_reg[7]_PWR_3_o_equal_26_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y172.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>N180</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y172.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>programmer_i/CurrentState_FSM_FFd43</twComp><twBEL>programmer_i/SR_reg[7]_PWR_3_o_equal_26_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y185.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.413</twDelInfo><twComp>programmer_i/SR_reg[7]_PWR_3_o_equal_26_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y185.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>programmer_i/poll_cnt&lt;23&gt;</twComp><twBEL>programmer_i/CurrentState_rst_poll_cnt</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y208.A1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>programmer_i/rst_poll_cnt</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y208.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>programmer_i/poll_cnt&lt;22&gt;</twComp><twBEL>programmer_i/poll_cnt_20_rstpot</twBEL><twBEL>programmer_i/poll_cnt_20</twBEL></twPathDel><twLogDel>0.336</twLogDel><twRouteDel>4.619</twRouteDel><twTotDel>4.955</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">BPI_clk</twDestClk><twPctLog>6.8</twPctLog><twPctRoute>93.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.038</twSlack><twSrc BELType="FF">programmer_i/SR_reg_5</twSrc><twDest BELType="FF">programmer_i/poll_cnt_20</twDest><twTotPathDel>4.783</twTotPathDel><twClkSkew dest = "1.147" src = "1.220">0.073</twClkSkew><twDelConst>50.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.199" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.106</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>programmer_i/SR_reg_5</twSrc><twDest BELType='FF'>programmer_i/poll_cnt_20</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X51Y158.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="50.000">BPI_clk</twSrcClk><twPathDel><twSite>SLICE_X51Y158.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>programmer_i/SR_reg&lt;7&gt;</twComp><twBEL>programmer_i/SR_reg_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y158.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>programmer_i/SR_reg&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y158.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N180</twComp><twBEL>programmer_i/SR_reg[7]_PWR_3_o_equal_26_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y172.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>N180</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y172.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>programmer_i/CurrentState_FSM_FFd43</twComp><twBEL>programmer_i/SR_reg[7]_PWR_3_o_equal_26_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y172.A2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>programmer_i/SR_reg[7]_PWR_3_o_equal_26_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>programmer_i/DQ_O&lt;5&gt;</twComp><twBEL>programmer_i/CurrentState_rst_poll_cnt11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y185.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>programmer_i/CurrentState_rst_poll_cnt1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y185.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>programmer_i/poll_cnt&lt;23&gt;</twComp><twBEL>programmer_i/CurrentState_rst_poll_cnt</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y208.A1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>programmer_i/rst_poll_cnt</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y208.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>programmer_i/poll_cnt&lt;22&gt;</twComp><twBEL>programmer_i/poll_cnt_20_rstpot</twBEL><twBEL>programmer_i/poll_cnt_20</twBEL></twPathDel><twLogDel>0.379</twLogDel><twRouteDel>4.404</twRouteDel><twTotDel>4.783</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">BPI_clk</twDestClk><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.058</twSlack><twSrc BELType="FF">programmer_i/SR_reg_4</twSrc><twDest BELType="FF">programmer_i/poll_cnt_20</twDest><twTotPathDel>4.763</twTotPathDel><twClkSkew dest = "1.147" src = "1.220">0.073</twClkSkew><twDelConst>50.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.199" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.106</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>programmer_i/SR_reg_4</twSrc><twDest BELType='FF'>programmer_i/poll_cnt_20</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X51Y158.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="50.000">BPI_clk</twSrcClk><twPathDel><twSite>SLICE_X51Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>programmer_i/SR_reg&lt;7&gt;</twComp><twBEL>programmer_i/SR_reg_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y158.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>programmer_i/SR_reg&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y158.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N180</twComp><twBEL>programmer_i/SR_reg[7]_PWR_3_o_equal_26_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y172.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>N180</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y172.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>programmer_i/CurrentState_FSM_FFd43</twComp><twBEL>programmer_i/SR_reg[7]_PWR_3_o_equal_26_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y185.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.413</twDelInfo><twComp>programmer_i/SR_reg[7]_PWR_3_o_equal_26_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y185.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>programmer_i/poll_cnt&lt;23&gt;</twComp><twBEL>programmer_i/CurrentState_rst_poll_cnt</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y208.A1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>programmer_i/rst_poll_cnt</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y208.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>programmer_i/poll_cnt&lt;22&gt;</twComp><twBEL>programmer_i/poll_cnt_20_rstpot</twBEL><twBEL>programmer_i/poll_cnt_20</twBEL></twPathDel><twLogDel>0.336</twLogDel><twRouteDel>4.427</twRouteDel><twTotDel>4.763</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">BPI_clk</twDestClk><twPctLog>7.1</twPctLog><twPctRoute>92.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_BPI = PERIOD TIMEGRP &quot;CLK_BPI&quot; TS_SYSCLK * 0.1 HIGH 50% PRIORITY 1;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point programmer_i/ila_t16_d96_i/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2 (SLICE_X57Y143.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">programmer_i/ila_t16_d96_i/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twSrc><twDest BELType="FF">programmer_i/ila_t16_d96_i/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2</twDest><twTotPathDel>0.262</twTotPathDel><twClkSkew dest = "0.746" src = "0.484">-0.262</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>programmer_i/ila_t16_d96_i/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twSrc><twDest BELType='FF'>programmer_i/ila_t16_d96_i/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">BPI_clk</twSrcClk><twPathDel><twSite>SLICE_X56Y151.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>programmer_i/ila_t16_d96_i/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1&lt;7&gt;</twComp><twBEL>programmer_i/ila_t16_d96_i/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y143.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.182</twDelInfo><twComp>programmer_i/ila_t16_d96_i/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y143.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.038</twDelInfo><twComp>programmer_i/ila_t16_d96_i/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly2&lt;7&gt;</twComp><twBEL>programmer_i/ila_t16_d96_i/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2</twBEL></twPathDel><twLogDel>0.080</twLogDel><twRouteDel>0.182</twRouteDel><twTotDel>0.262</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">BPI_clk</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point programmer_i/ila_t16_d96_i/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X42Y148.CI), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.002</twSlack><twSrc BELType="FF">programmer_i/ila_t16_d96_i/U0/I_DQ.G_DW[80].U_DQ</twSrc><twDest BELType="FF">programmer_i/ila_t16_d96_i/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.782" src = "0.519">-0.263</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>programmer_i/ila_t16_d96_i/U0/I_DQ.G_DW[80].U_DQ</twSrc><twDest BELType='FF'>programmer_i/ila_t16_d96_i/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y154.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">BPI_clk</twSrcClk><twPathDel><twSite>SLICE_X38Y154.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.143</twDelInfo><twComp>programmer_i/ila_t16_d96_i/U0/iDATA&lt;81&gt;</twComp><twBEL>programmer_i/ila_t16_d96_i/U0/I_DQ.G_DW[80].U_DQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y148.CI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.216</twDelInfo><twComp>programmer_i/ila_t16_d96_i/U0/iDATA&lt;80&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y148.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.094</twDelInfo><twComp>programmer_i/ila_t16_d96_i/U0/I_YES_D.U_ILA/iDATA&lt;83&gt;</twComp><twBEL>programmer_i/ila_t16_d96_i/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.049</twLogDel><twRouteDel>0.216</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">BPI_clk</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point programmer_i/ila_t16_d96_i/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X42Y147.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.003</twSlack><twSrc BELType="FF">programmer_i/ila_t16_d96_i/U0/I_DQ.G_DW[78].U_DQ</twSrc><twDest BELType="FF">programmer_i/ila_t16_d96_i/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.266</twTotPathDel><twClkSkew dest = "0.782" src = "0.519">-0.263</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>programmer_i/ila_t16_d96_i/U0/I_DQ.G_DW[78].U_DQ</twSrc><twDest BELType='FF'>programmer_i/ila_t16_d96_i/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y154.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">BPI_clk</twSrcClk><twPathDel><twSite>SLICE_X38Y154.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.143</twDelInfo><twComp>programmer_i/ila_t16_d96_i/U0/iDATA&lt;81&gt;</twComp><twBEL>programmer_i/ila_t16_d96_i/U0/I_DQ.G_DW[78].U_DQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y147.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>programmer_i/ila_t16_d96_i/U0/iDATA&lt;78&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y147.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.092</twDelInfo><twComp>programmer_i/ila_t16_d96_i/U0/I_YES_D.U_ILA/iDATA&lt;75&gt;</twComp><twBEL>programmer_i/ila_t16_d96_i/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.051</twLogDel><twRouteDel>0.215</twRouteDel><twTotDel>0.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">BPI_clk</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="79"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_BPI = PERIOD TIMEGRP &quot;CLK_BPI&quot; TS_SYSCLK * 0.1 HIGH 50% PRIORITY 1;</twPinLimitBanner><twPinLimit anchorID="80" type="MINPERIOD" name="Trper_CLKB" slack="98.161" period="100.000" constraintValue="100.000" deviceLimit="1.839" freqLimit="543.774" physResource="pcie_pio_app/app/PIO/PIO_EP_inst/data_transfer_i/config_FIFO_i/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLKL" logResource="pcie_pio_app/app/PIO/PIO_EP_inst/data_transfer_i/config_FIFO_i/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLKL" locationPin="RAMB36_X2Y33.CLKARDCLKL" clockNet="BPI_clk"/><twPinLimit anchorID="81" type="MINPERIOD" name="Trper_CLKA" slack="98.161" period="100.000" constraintValue="100.000" deviceLimit="1.839" freqLimit="543.774" physResource="pcie_pio_app/app/PIO/PIO_EP_inst/data_transfer_i/config_FIFO_i/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLKU" logResource="pcie_pio_app/app/PIO/PIO_EP_inst/data_transfer_i/config_FIFO_i/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLKU" locationPin="RAMB36_X2Y33.CLKARDCLKU" clockNet="BPI_clk"/><twPinLimit anchorID="82" type="MINPERIOD" name="Trper_CLKB" slack="98.161" period="100.000" constraintValue="100.000" deviceLimit="1.839" freqLimit="543.774" physResource="programmer_i/ila_t16_d96_i/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="programmer_i/ila_t16_d96_i/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X1Y30.CLKBWRCLKL" clockNet="BPI_clk"/></twPinLimitRpt></twConst><twConst anchorID="83" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;</twConstName><twItemCnt>1872</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1072</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.612</twMaxDel></twConstHead><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 (SLICE_X99Y234.A4), 7 paths
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathFromToDelay"><twSlack>5.388</twSlack><twSrc BELType="FF">pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_in_reg2_0</twSrc><twDest BELType="FF">pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twDest><twTotPathDel>2.489</twTotPathDel><twClkSkew dest = "0.555" src = "0.613">0.058</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_in_reg2_0</twSrc><twDest BELType='FF'>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X106Y208.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_pio_app/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X106Y208.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_in_reg2&lt;0&gt;</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_in_reg2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y234.A2</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_in_reg2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y234.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd19-In23</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y234.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y234.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y234.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y234.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In3</twBEL><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twBEL></twPathDel><twLogDel>0.517</twLogDel><twRouteDel>1.972</twRouteDel><twTotDel>2.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie_pio_app/PIPE_OOBCLK_IN</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathFromToDelay"><twSlack>6.403</twSlack><twSrc BELType="FF">pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twSrc><twDest BELType="FF">pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twDest><twTotPathDel>1.488</twTotPathDel><twClkSkew dest = "0.555" src = "0.599">0.044</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twSrc><twDest BELType='FF'>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X101Y233.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_pio_app/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X101Y233.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y234.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y234.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd19-In23</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y234.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y234.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y234.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y234.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In3</twBEL><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twBEL></twPathDel><twLogDel>0.419</twLogDel><twRouteDel>1.069</twRouteDel><twTotDel>1.488</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie_pio_app/PIPE_OOBCLK_IN</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathFromToDelay"><twSlack>6.937</twSlack><twSrc BELType="FF">pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/txdata_wait_cnt_0</twSrc><twDest BELType="FF">pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twDest><twTotPathDel>0.975</twTotPathDel><twClkSkew dest = "0.101" src = "0.124">0.023</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/txdata_wait_cnt_0</twSrc><twDest BELType='FF'>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X96Y234.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_pio_app/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X96Y234.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/txdata_wait_cnt&lt;3&gt;</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/txdata_wait_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y234.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/txdata_wait_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y234.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y234.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y234.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In3</twBEL><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.700</twRouteDel><twTotDel>0.975</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie_pio_app/PIPE_OOBCLK_IN</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 (SLICE_X108Y181.A4), 7 paths
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathFromToDelay"><twSlack>5.450</twSlack><twSrc BELType="FF">pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_in_reg2_0</twSrc><twDest BELType="FF">pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twDest><twTotPathDel>2.356</twTotPathDel><twClkSkew dest = "1.105" src = "1.234">0.129</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_in_reg2_0</twSrc><twDest BELType='FF'>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X106Y208.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_pio_app/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X106Y208.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_in_reg2&lt;0&gt;</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_in_reg2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y182.A1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.229</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_in_reg2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y182.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_done_reg2</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y181.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y181.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y181.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In3</twBEL><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twBEL></twPathDel><twLogDel>0.481</twLogDel><twRouteDel>1.875</twRouteDel><twTotDel>2.356</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie_pio_app/PIPE_OOBCLK_IN</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathFromToDelay"><twSlack>6.516</twSlack><twSrc BELType="FF">pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twSrc><twDest BELType="FF">pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twDest><twTotPathDel>1.395</twTotPathDel><twClkSkew dest = "0.098" src = "0.122">0.024</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twSrc><twDest BELType='FF'>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X109Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_pio_app/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X109Y182.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y182.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_done_reg2</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y181.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y181.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y181.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In3</twBEL><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twBEL></twPathDel><twLogDel>0.387</twLogDel><twRouteDel>1.008</twRouteDel><twTotDel>1.395</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie_pio_app/PIPE_OOBCLK_IN</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathFromToDelay"><twSlack>6.904</twSlack><twSrc BELType="FF">pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/txdata_wait_cnt_1</twSrc><twDest BELType="FF">pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twDest><twTotPathDel>1.010</twTotPathDel><twClkSkew dest = "0.092" src = "0.113">0.021</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/txdata_wait_cnt_1</twSrc><twDest BELType='FF'>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X109Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_pio_app/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X109Y181.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/txdata_wait_cnt&lt;3&gt;</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/txdata_wait_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y181.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/txdata_wait_cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y181.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y181.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd9-In3</twBEL><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twBEL></twPathDel><twLogDel>0.306</twLogDel><twRouteDel>0.704</twRouteDel><twTotDel>1.010</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie_pio_app/PIPE_OOBCLK_IN</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd11 (SLICE_X108Y186.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathFromToDelay"><twSlack>5.491</twSlack><twSrc BELType="FF">pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rst_idle_reg2</twSrc><twDest BELType="FF">pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twDest><twTotPathDel>2.326</twTotPathDel><twClkSkew dest = "1.110" src = "1.228">0.118</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rst_idle_reg2</twSrc><twDest BELType='FF'>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X103Y207.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_pio_app/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X103Y207.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rst_idle_reg2</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rst_idle_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y211.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rst_idle_reg2</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y211.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rst_idle_reg211</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.399</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rst_idle_reg2_0</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y186.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>1.779</twRouteDel><twTotDel>2.326</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie_pio_app/PIPE_OOBCLK_IN</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg2_6 (SLICE_X98Y202.CX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="98"><twSlack>0.033</twSlack><twSrc BELType="FF">pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_6</twSrc><twDest BELType="FF">pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg2_6</twDest><twClkSkew dest = "0.742" src = "0.552">0.190</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_6</twSrc><twDest BELType='FF'>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg2_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X98Y199.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_pio_app/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X98Y199.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1&lt;7&gt;</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y202.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X98Y202.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.040</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg2&lt;7&gt;</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg2_6</twBEL></twPathDel><twLogDel>0.078</twLogDel><twRouteDel>0.145</twRouteDel><twTotDel>0.223</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie_pio_app/PIPE_OOBCLK_IN</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg2_7 (SLICE_X98Y202.DX), 1 path
</twPathRptBanner><twRacePath anchorID="99"><twSlack>0.033</twSlack><twSrc BELType="FF">pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_7</twSrc><twDest BELType="FF">pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg2_7</twDest><twClkSkew dest = "0.742" src = "0.552">0.190</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_7</twSrc><twDest BELType='FF'>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg2_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X98Y199.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_pio_app/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X98Y199.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1&lt;7&gt;</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y202.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X98Y202.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.040</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg2&lt;7&gt;</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg2_7</twBEL></twPathDel><twLogDel>0.078</twLogDel><twRouteDel>0.145</twRouteDel><twTotDel>0.223</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie_pio_app/PIPE_OOBCLK_IN</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg2_4 (SLICE_X98Y202.AX), 1 path
</twPathRptBanner><twRacePath anchorID="100"><twSlack>0.036</twSlack><twSrc BELType="FF">pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_4</twSrc><twDest BELType="FF">pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg2_4</twDest><twClkSkew dest = "0.742" src = "0.552">0.190</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_4</twSrc><twDest BELType='FF'>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg2_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X98Y199.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_pio_app/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X98Y199.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1&lt;7&gt;</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y202.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X98Y202.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.037</twDelInfo><twComp>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg2&lt;7&gt;</twComp><twBEL>pcie_pio_app/pcie_7x_v1_6_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg2_4</twBEL></twPathDel><twLogDel>0.081</twLogDel><twRouteDel>0.145</twRouteDel><twTotDel>0.226</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie_pio_app/PIPE_OOBCLK_IN</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="101" twConstType="CLOCK_SKEW_LIMITS" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">Pin to Pin Skew Constraint;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twClkSkewLimit anchorID="102" slack="0.105" skew="0.560" arrv1name="pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" arrv1="1.644" arrv2name="pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" arrv2="1.374" uncert="0.185"/><twClkSkewLimit anchorID="103" slack="0.107" skew="0.560" arrv1name="pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2" arrv1="1.642" arrv2name="pcie_pio_app/pcie_7x_v1_6_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" arrv2="1.374" uncert="0.185"/></twConst><twConstRollupTable uID="1" anchorID="104"><twConstRollup name="TS_SYSCLK" fullName="TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="1.538" actualRollup="10.445" errors="0" errorRollup="3" items="0" itemsRollup="44217"/><twConstRollup name="TS_CLK_125" fullName="TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 1;" type="child" depth="1" requirement="8.000" prefType="period" actual="6.374" actualRollup="N/A" errors="0" errorRollup="0" items="7990" itemsRollup="0"/><twConstRollup name="TS_CLK_USERCLK" fullName="TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 2.5 HIGH 50%;" type="child" depth="1" requirement="4.000" prefType="period" actual="3.804" actualRollup="1.306" errors="0" errorRollup="0" items="933" itemsRollup="1872"/><twConstRollup name="TS_PIPE_RATE" fullName="TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;" type="child" depth="2" requirement="8.000" prefType="maxdelay" actual="2.612" actualRollup="N/A" errors="0" errorRollup="0" items="1872" itemsRollup="0"/><twConstRollup name="TS_CLK_USERCLK2" fullName="TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;" type="child" depth="1" requirement="4.000" prefType="period" actual="4.178" actualRollup="N/A" errors="3" errorRollup="0" items="7239" itemsRollup="0"/><twConstRollup name="TS_CLK_BPI" fullName="TS_CLK_BPI = PERIOD TIMEGRP &quot;CLK_BPI&quot; TS_SYSCLK * 0.1 HIGH 50% PRIORITY 1;" type="child" depth="1" requirement="100.000" prefType="period" actual="64.925" actualRollup="N/A" errors="0" errorRollup="0" items="26183" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="105">1</twUnmetConstCnt><twDataSheet anchorID="106" twNameLen="15"><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="107"><twErrCnt>3</twErrCnt><twScore>204</twScore><twSetupScore>204</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>44217</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>11709</twConnCnt></twConstCov><twStats anchorID="108"><twMinPer>64.925</twMinPer><twFootnote number="1" /><twMaxFreq>15.402</twMaxFreq><twMaxFromToDel>2.612</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed May 15 19:34:36 2019 </twTimestamp></twFoot><twClientInfo anchorID="109"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 907 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
