<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><link rel="stylesheet" type="text/css" href="insn.css" /><meta name="generator" content="iform.xsl" /><title>VPUSH -- AArch32</title></head><body><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h2 class="instruction-section">VPUSH</h2><p id="desc">Push SIMD&amp;FP registers to Stack stores multiple consecutive registers from the Advanced SIMD and floating-point register file to the stack.
          <p></p><p></p></p><p id="desc">
        This is an alias of
        <a href="vstm.html">VSTM, VSTMDB, VSTMIA</a>.
        This means:
        <ul><li>
            The encodings in this description are named to match the encodings of 
            <a href="vstm.html">VSTM, VSTMDB, VSTMIA</a>.
          </li><li>
            The description of 
            <a href="vstm.html">VSTM, VSTMDB, VSTMIA</a>
            gives the operational pseudocode for this instruction.
          </li></ul></p>
    <p class="desc">
      It has encodings from the following instruction sets:
       A32 (
      <a href="#a1">A1</a>
       and 
      <a href="#a2">A2</a>
      )
       and 
       T32 (
      <a href="#t1">T1</a>
       and 
      <a href="#t2">T2</a>
      )
      .
    </p>
    <h3 class="classheading"><a name="a1" id="a1"></a>A1</h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td colspan="4" class="lr">!= 1111</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr">1</td><td class="lr">0</td><td class="lr">D</td><td class="lr">1</td><td class="lr">0</td><td class="l">1</td><td>1</td><td>0</td><td class="r">1</td><td colspan="4" class="lr">Vd</td><td class="l">1</td><td class="r">0</td><td class="l">1</td><td class="r">1</td><td colspan="7" class="lr">imm8&lt;7:1&gt;</td><td class="lr">0</td></tr><tr class="secondrow"><td colspan="4" class="droppedname">cond</td><td colspan="3"></td><td class="droppedname">P</td><td class="droppedname">U</td><td></td><td class="droppedname">W</td><td></td><td colspan="4" class="droppedname">Rn</td><td colspan="4"></td><td colspan="2"></td><td colspan="2"></td><td colspan="7"></td><td class="droppedname">imm8&lt;0&gt;</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Decrement Before</h4><p class="asm-code"><a name="VPUSH_VSTMDB_A1" id="VPUSH_VSTMDB_A1"></a>VPUSH{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}{.<a href="#size" title="An optional data size specifier">&lt;size&gt;</a>} <a href="#dreglist" title="List of consecutively numbered 64-bit SIMD&amp;FP registers to be transferred (field &quot;D:Vd&quot;)">&lt;dreglist&gt;</a></p><p class="equivto">
      is equivalent to
    </p>
          <p class="asm-code"><a href="vstm.html#VSTMDB_A1">VSTMDB</a>{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}{.<a href="#size" title="An optional data size specifier">&lt;size&gt;</a>} SP!, <a href="#dreglist" title="List of consecutively numbered 64-bit SIMD&amp;FP registers to be transferred (field &quot;D:Vd&quot;)">&lt;dreglist&gt;</a></p>
          <p class="equivto">
          and is always the preferred disassembly.
        </p>
        </div>
    <h3 class="classheading"><a name="a2" id="a2"></a>A2</h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td colspan="4" class="lr">!= 1111</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr">1</td><td class="lr">0</td><td class="lr">D</td><td class="lr">1</td><td class="lr">0</td><td class="l">1</td><td>1</td><td>0</td><td class="r">1</td><td colspan="4" class="lr">Vd</td><td class="l">1</td><td class="r">0</td><td class="l">1</td><td class="r">0</td><td colspan="8" class="lr">imm8</td></tr><tr class="secondrow"><td colspan="4" class="droppedname">cond</td><td colspan="3"></td><td class="droppedname">P</td><td class="droppedname">U</td><td></td><td class="droppedname">W</td><td></td><td colspan="4" class="droppedname">Rn</td><td colspan="4"></td><td colspan="2"></td><td colspan="2"></td><td colspan="8"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Decrement Before</h4><p class="asm-code"><a name="VPUSH_VSTMDB_A2" id="VPUSH_VSTMDB_A2"></a>VPUSH{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}{.<a href="#size" title="An optional data size specifier">&lt;size&gt;</a>} <a href="#sreglist" title="List of consecutively numbered 32-bit SIMD&amp;FP registers to be transferred (field &quot;Vd:D&quot;)">&lt;sreglist&gt;</a></p><p class="equivto">
      is equivalent to
    </p>
          <p class="asm-code"><a href="vstm.html#VSTMDB_A2">VSTMDB</a>{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}{.<a href="#size" title="An optional data size specifier">&lt;size&gt;</a>} SP!, <a href="#sreglist" title="List of consecutively numbered 32-bit SIMD&amp;FP registers to be transferred (field &quot;Vd:D&quot;)">&lt;sreglist&gt;</a></p>
          <p class="equivto">
          and is always the preferred disassembly.
        </p>
        </div>
    <h3 class="classheading"><a name="t1" id="t1"></a>T1</h3><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">1</td><td class="lr">0</td><td class="lr">D</td><td class="lr">1</td><td class="lr">0</td><td class="l">1</td><td>1</td><td>0</td><td class="r">1</td><td colspan="4" class="lr">Vd</td><td class="l">1</td><td class="r">0</td><td class="l">1</td><td class="r">1</td><td colspan="7" class="lr">imm8&lt;7:1&gt;</td><td class="lr">0</td></tr><tr class="secondrow"><td colspan="7"></td><td class="droppedname">P</td><td class="droppedname">U</td><td></td><td class="droppedname">W</td><td></td><td colspan="4" class="droppedname">Rn</td><td colspan="4"></td><td colspan="2"></td><td colspan="2"></td><td colspan="7"></td><td class="droppedname">imm8&lt;0&gt;</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Decrement Before</h4><p class="asm-code"><a name="VPUSH_VSTMDB_T1" id="VPUSH_VSTMDB_T1"></a>VPUSH{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}{.<a href="#size" title="An optional data size specifier">&lt;size&gt;</a>} <a href="#dreglist" title="List of consecutively numbered 64-bit SIMD&amp;FP registers to be transferred (field &quot;D:Vd&quot;)">&lt;dreglist&gt;</a></p><p class="equivto">
      is equivalent to
    </p>
          <p class="asm-code"><a href="vstm.html#VSTMDB_T1">VSTMDB</a>{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}{.<a href="#size" title="An optional data size specifier">&lt;size&gt;</a>} SP!, <a href="#dreglist" title="List of consecutively numbered 64-bit SIMD&amp;FP registers to be transferred (field &quot;D:Vd&quot;)">&lt;dreglist&gt;</a></p>
          <p class="equivto">
          and is always the preferred disassembly.
        </p>
        </div>
    <h3 class="classheading"><a name="t2" id="t2"></a>T2</h3><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">1</td><td class="lr">0</td><td class="lr">D</td><td class="lr">1</td><td class="lr">0</td><td class="l">1</td><td>1</td><td>0</td><td class="r">1</td><td colspan="4" class="lr">Vd</td><td class="l">1</td><td class="r">0</td><td class="l">1</td><td class="r">0</td><td colspan="8" class="lr">imm8</td></tr><tr class="secondrow"><td colspan="7"></td><td class="droppedname">P</td><td class="droppedname">U</td><td></td><td class="droppedname">W</td><td></td><td colspan="4" class="droppedname">Rn</td><td colspan="4"></td><td colspan="2"></td><td colspan="2"></td><td colspan="8"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Decrement Before</h4><p class="asm-code"><a name="VPUSH_VSTMDB_T2" id="VPUSH_VSTMDB_T2"></a>VPUSH{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}{.<a href="#size" title="An optional data size specifier">&lt;size&gt;</a>} <a href="#sreglist" title="List of consecutively numbered 32-bit SIMD&amp;FP registers to be transferred (field &quot;Vd:D&quot;)">&lt;sreglist&gt;</a></p><p class="equivto">
      is equivalent to
    </p>
          <p class="asm-code"><a href="vstm.html#VSTMDB_T2">VSTMDB</a>{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}{.<a href="#size" title="An optional data size specifier">&lt;size&gt;</a>} SP!, <a href="#sreglist" title="List of consecutively numbered 32-bit SIMD&amp;FP registers to be transferred (field &quot;Vd:D&quot;)">&lt;sreglist&gt;</a></p>
          <p class="equivto">
          and is always the preferred disassembly.
        </p>
        </div>
  <p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;c&gt;</td><td><a name="c" id="c"></a>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;q&gt;</td><td><a name="q" id="q"></a>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;size&gt;</td><td><a name="size" id="size"></a>
        
          <p class="aml">An optional data size specifier. If present, it must be equal to the size in bits, 32 or 64, of the registers being transferred.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;sreglist&gt;</td><td><a name="sreglist" id="sreglist"></a>
        
          <p class="aml">Is the list of consecutively numbered 32-bit SIMD&amp;FP registers to be transferred. The first register in the list is encoded in "Vd:D", and "imm8" is set to the number of registers in the list. The list must contain at least one register.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;dreglist&gt;</td><td><a name="dreglist" id="dreglist"></a>
        
          <p class="aml">Is the list of consecutively numbered 64-bit SIMD&amp;FP registers to be transferred. The first register in the list is encoded in "D:Vd", and "imm8" is set to twice the number of registers in the list. The list must contain at least one register, and must not contain more than 16 registers.</p>
        
      </td></tr></table></div><p class="syntax-notes"></p><div class="alias_ps_section"><h3 class="pseudocode">Operation</h3><p>The description of 
        <a href="vstm.html">VSTM, VSTMDB, VSTMIA</a> 
        gives the operational pseudocode for this instruction.</p></div><hr /><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v00_88, pseudocode v85-xml-00bet9_rc1_1
      ; Build timestamp: 2018-12-12T12:33
    </p><p class="copyconf">
      Copyright Â© 2010-2018 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
