
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a15tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24268
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2146.234 ; gain = 0.000 ; free physical = 8846 ; free virtual = 14070
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/top.vhd:46]
	Parameter clk_period bound to: 41.660000 - type: double 
	Parameter clk_mul bound to: 30.940000 - type: double 
	Parameter pix_div bound to: 5.000000 - type: double 
	Parameter pix5x_div bound to: 1 - type: integer 
	Parameter sram_div bound to: 7 - type: integer 
	Parameter spi_div bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'clocking' declared at '/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/clocking.vhd:12' bound to instance 'MMCM_clockEngine' of component 'clocking' [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/top.vhd:200]
INFO: [Synth 8-638] synthesizing module 'clocking' [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/clocking.vhd:30]
	Parameter clk_period bound to: 41.660000 - type: double 
	Parameter clk_mul bound to: 30.940000 - type: double 
	Parameter pix_div bound to: 5.000000 - type: double 
	Parameter pix5x_div bound to: 1 - type: integer 
	Parameter sram_div bound to: 7 - type: integer 
	Parameter spi_div bound to: 7 - type: integer 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 30.940000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 41.660000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 5.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLOCK_HOLD bound to: 0 - type: bool 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'MMCME2_BASE_inst' to cell 'MMCM_BASE' [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/clocking.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'clocking' (1#1) [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/clocking.vhd:30]
	Parameter SPI_DATA_LENGTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'spi_controller' declared at '/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/FinalProject/FinalProject.srcs/sources_1/new/spi_controller.vhd:26' bound to instance 'spi_top' of component 'spi_controller' [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/top.vhd:219]
INFO: [Synth 8-638] synthesizing module 'spi_controller' [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/FinalProject/FinalProject.srcs/sources_1/new/spi_controller.vhd:40]
	Parameter SPI_DATA_LENGTH bound to: 64 - type: integer 
	Parameter DATA_LENGTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'spi_slave_rx' declared at '/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/FinalProject/FinalProject.srcs/sources_1/new/spi_slave_rx.vhd:19' bound to instance 'rx_module' of component 'spi_slave_rx' [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/FinalProject/FinalProject.srcs/sources_1/new/spi_controller.vhd:70]
INFO: [Synth 8-638] synthesizing module 'spi_slave_rx' [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/FinalProject/FinalProject.srcs/sources_1/new/spi_slave_rx.vhd:28]
	Parameter DATA_LENGTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spi_slave_rx' (2#1) [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/FinalProject/FinalProject.srcs/sources_1/new/spi_slave_rx.vhd:28]
	Parameter DATA_LENGTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'spi_slave_tx' declared at '/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/FinalProject/FinalProject.srcs/sources_1/new/spi_slave_tx.vhd:19' bound to instance 'tx_module' of component 'spi_slave_tx' [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/FinalProject/FinalProject.srcs/sources_1/new/spi_controller.vhd:78]
INFO: [Synth 8-638] synthesizing module 'spi_slave_tx' [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/FinalProject/FinalProject.srcs/sources_1/new/spi_slave_tx.vhd:28]
	Parameter DATA_LENGTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spi_slave_tx' (3#1) [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/FinalProject/FinalProject.srcs/sources_1/new/spi_slave_tx.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'spi_controller' (4#1) [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/FinalProject/FinalProject.srcs/sources_1/new/spi_controller.vhd:40]
WARNING: [Synth 8-5640] Port 'wr_busy_o' is missing in component declaration [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/top.vhd:79]
WARNING: [Synth 8-5640] Port 'rd_busy_o' is missing in component declaration [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/top.vhd:79]
INFO: [Synth 8-3491] module 'async_fifo' declared at '/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/FinalProject/FinalProject.srcs/sources_1/new/async_fifo.vhd:22' bound to instance 'fifo' of component 'async_fifo' [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/top.vhd:232]
ERROR: [Synth 8-3493] module 'async_fifo' declared at '/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/FinalProject/FinalProject.srcs/sources_1/new/async_fifo.vhd:22' does not have matching formal port for component port 'wr_busy' [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/top.vhd:232]
ERROR: [Synth 8-3493] module 'async_fifo' declared at '/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/FinalProject/FinalProject.srcs/sources_1/new/async_fifo.vhd:22' does not have matching formal port for component port 'rd_busy' [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/top.vhd:232]
ERROR: [Synth 8-285] failed synthesizing module 'top' [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/top.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2146.234 ; gain = 0.000 ; free physical = 8880 ; free virtual = 14106
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 2 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu May  5 13:53:10 2022...
