$date
	Sun Aug 27 14:04:16 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module RESDMAC_tb $end
$var wire 1 ! BGACK_IO_ $end
$var wire 1 " BR $end
$var wire 32 # DATA_IO [31:0] $end
$var wire 32 $ DATA_o [31:0] $end
$var wire 1 % INT $end
$var wire 8 & PD_PORT_IO [7:0] $end
$var wire 8 ' PD_PORT_o [7:0] $end
$var wire 1 ( R_W_IO $end
$var wire 1 ) R_W_o $end
$var wire 1 * _AS_IO $end
$var wire 1 + _AS_o $end
$var wire 2 , _DSACK_IO [1:0] $end
$var wire 1 - _DS_IO $end
$var wire 1 . _DS_o $end
$var wire 1 / _SIZ1 $end
$var wire 1 0 _LED_WR $end
$var wire 1 1 _LED_RD $end
$var wire 1 2 _LED_DMA $end
$var wire 1 3 _IOW $end
$var wire 1 4 _IOR $end
$var wire 1 5 _DMAEN $end
$var wire 1 6 _DACK $end
$var wire 1 7 _CSS $end
$var wire 1 8 PDATA_OE_ $end
$var wire 1 9 OWN $end
$var wire 1 : DATA_OE_ $end
$var parameter 32 ; CLK_FREQ $end
$var real 1 < PERIOD $end
$var reg 32 = ADDR [31:0] $end
$var reg 32 > DATA_i [31:0] $end
$var reg 1 ? INTA $end
$var reg 8 @ PD_PORT_i [7:0] $end
$var reg 1 A R_W_i $end
$var reg 1 B SCLK $end
$var reg 1 C _AS_i $end
$var reg 1 D _BERR $end
$var reg 1 E _BG $end
$var reg 1 F _CS $end
$var reg 1 G _DREQ $end
$var reg 1 H _DS_i $end
$var reg 1 I _RST $end
$var reg 1 J _STERM $end
$scope module uut $end
$var wire 5 K ADDR [6:2] $end
$var wire 1 " BR $end
$var wire 1 L BnDS_O_ $end
$var wire 32 M DATA_I [31:0] $end
$var wire 32 N DATA_IO [31:0] $end
$var wire 1 O DREQ_ $end
$var wire 1 P DSK0_IN_ $end
$var wire 1 Q DSK1_IN_ $end
$var wire 1 R INCNI $end
$var wire 1 S INCNO $end
$var wire 1 % INT $end
$var wire 1 ? INTA $end
$var wire 1 9 OWN $end
$var wire 16 T PDATA_I [15:0] $end
$var wire 1 8 PDATA_OE_ $end
$var wire 16 U PD_PORT [15:0] $end
$var wire 1 V R_W $end
$var wire 1 ( R_W_IO $end
$var wire 1 B SCLK $end
$var wire 1 W _AS $end
$var wire 1 * _AS_IO $end
$var wire 1 X _BERR $end
$var wire 1 E _BG $end
$var wire 1 Y _BGACK_I $end
$var wire 1 ! _BGACK_IO $end
$var wire 1 F _CS $end
$var wire 1 7 _CSS $end
$var wire 1 6 _DACK $end
$var wire 1 5 _DMAEN $end
$var wire 1 Z _DREQ $end
$var wire 1 [ _DS $end
$var wire 2 \ _DSACK_IO [1:0] $end
$var wire 1 - _DS_IO $end
$var wire 1 4 _IOR $end
$var wire 1 3 _IOW $end
$var wire 1 2 _LED_DMA $end
$var wire 1 I _RST $end
$var wire 1 / _SIZ1 $end
$var wire 1 ] _STERM $end
$var wire 1 ^ nR_W $end
$var wire 1 _ n_AS $end
$var wire 1 ` n_DS $end
$var wire 1 a nCLK $end
$var wire 1 0 _LED_WR $end
$var wire 1 1 _LED_RD $end
$var wire 1 b _INT $end
$var wire 1 c WE $end
$var wire 1 d WDREGREQ $end
$var wire 1 e STOPFLUSH $end
$var wire 1 f SIZE1_CPUSM $end
$var wire 1 g SCSI_CS $end
$var wire 1 h S2F $end
$var wire 1 i S2CPU $end
$var wire 1 j RIFIFO_o $end
$var wire 32 k REG_OD [31:0] $end
$var wire 1 l REG_DSK_ $end
$var wire 1 m RE $end
$var wire 1 n RDFIFO_o $end
$var wire 1 o QnCPUCLK $end
$var wire 1 p PRESET $end
$var wire 1 q PLLW $end
$var wire 1 r PLLLOCKED $end
$var wire 1 s PLHW $end
$var wire 1 t PDS $end
$var wire 16 u PDATA_O [15:0] $end
$var wire 1 v PAS $end
$var wire 32 w MID [31:0] $end
$var wire 1 x LS2CPU $end
$var wire 1 y LBYTE_ $end
$var wire 1 z INCNO_SCSI $end
$var wire 1 { INCNO_CPU $end
$var wire 1 | INCNI_SCSI $end
$var wire 1 } INCNI_CPU $end
$var wire 1 ~ INCFIFO $end
$var wire 1 !" INCBO $end
$var wire 1 "" H_0C $end
$var wire 1 #" FLUSHFIFO $end
$var wire 32 $" FIFO_OD [31:0] $end
$var wire 32 %" FIFO_ID [31:0] $end
$var wire 1 &" FIFOFULL $end
$var wire 1 '" FIFOEMPTY $end
$var wire 1 (" F2S $end
$var wire 1 )" F2CPUL $end
$var wire 1 *" F2CPUH $end
$var wire 1 +" DMAENA $end
$var wire 1 ," DMADIR $end
$var wire 1 -" DIEL $end
$var wire 1 ." DIEH $end
$var wire 1 /" DECFIFO $end
$var wire 1 : DATA_OE_ $end
$var wire 32 0" DATA_O [31:0] $end
$var wire 1 1" DACK_o $end
$var wire 1 2" CPUSM_BGACK $end
$var wire 1 3" CPU2S $end
$var wire 1 4" BRIDGEOUT $end
$var wire 1 5" BRIDGEIN $end
$var wire 1 6" BREQ $end
$var wire 1 7" BOEQ3 $end
$var wire 1 8" BOEQ0 $end
$var wire 1 9" BO1 $end
$var wire 1 :" BO0 $end
$var wire 1 ;" BCLK $end
$var wire 1 <" BBCLK $end
$var wire 1 =" ACR_WR $end
$var wire 1 >" A3 $end
$var wire 1 ?" A1 $end
$var reg 1 @" AS_O_ $end
$var reg 1 A" DS_O_ $end
$var reg 1 B" LHW $end
$var reg 1 C" LLW $end
$scope module int_fifo $end
$var wire 1 B CLK $end
$var wire 1 R INCNI $end
$var wire 1 S INCNO $end
$var wire 1 B" LHWORD $end
$var wire 1 C" LLWORD $end
$var wire 1 D" MID25 $end
$var wire 3 E" WRITE_PTR [2:0] $end
$var wire 1 F" UUWS $end
$var wire 1 G" UMWS $end
$var wire 1 r RST_FIFO_ $end
$var wire 3 H" READ_PTR [2:0] $end
$var wire 1 I" LMWS $end
$var wire 1 J" LLWS $end
$var wire 1 y LBYTE_ $end
$var wire 1 ~ INCFIFO $end
$var wire 1 !" INCBO $end
$var wire 1 "" H_0C $end
$var wire 32 K" FIFO_ID [31:0] $end
$var wire 1 &" FIFOFULL $end
$var wire 1 '" FIFOEMPTY $end
$var wire 1 /" DECFIFO $end
$var wire 2 L" BYTE_PTR [1:0] $end
$var wire 1 7" BOEQ3 $end
$var wire 1 8" BOEQ0 $end
$var wire 1 9" BO1 $end
$var wire 1 :" BO0 $end
$var wire 1 ;" BCLK $end
$var wire 1 <" BBCLK $end
$var wire 1 =" ACR_WR $end
$var reg 32 M" FIFO_OD [31:0] $end
$scope module u_byte_ptr $end
$var wire 1 N" BO1_CLK $end
$var wire 1 D" MID25 $end
$var wire 1 r RST_FIFO_ $end
$var wire 2 O" PTR [1:0] $end
$var wire 1 P" MUXZ $end
$var wire 1 !" INCBO $end
$var wire 1 "" H_0C $end
$var wire 1 <" CLK $end
$var wire 1 =" ACR_WR $end
$var reg 1 Q" BO0 $end
$var reg 1 R" BO1 $end
$upscope $end
$scope module u_full_empty_ctr $end
$var wire 1 S" BCLK $end
$var wire 1 r RST_FIFO_ $end
$var wire 1 ~ INCFIFO $end
$var wire 1 /" DECFIFO $end
$var wire 1 <" CLK $end
$var reg 7 T" DOWN [6:0] $end
$var reg 1 '" FIFOEMPTY $end
$var reg 1 &" FIFOFULL $end
$var reg 8 U" UP [7:0] $end
$upscope $end
$scope module u_next_in_cntr $end
$var wire 1 R ClKEN $end
$var wire 1 r RST_ $end
$var wire 1 <" CLK $end
$var reg 3 V" COUNT [2:0] $end
$upscope $end
$scope module u_next_out_cntr $end
$var wire 1 S ClKEN $end
$var wire 1 r RST_ $end
$var wire 1 <" CLK $end
$var reg 3 W" COUNT [2:0] $end
$upscope $end
$scope module u_write_strobes $end
$var wire 1 B" LHWORD $end
$var wire 1 C" LLWORD $end
$var wire 1 J" LLWS $end
$var wire 1 I" LMWS $end
$var wire 2 X" PTR [1:0] $end
$var wire 1 G" UMWS $end
$var wire 1 F" UUWS $end
$var wire 1 y LBYTE_ $end
$var wire 1 Y" BO1 $end
$var wire 1 Z" BO0 $end
$upscope $end
$upscope $end
$scope module u_CPU_SM $end
$var wire 1 W AS_ $end
$var wire 1 Y BGACK_I_ $end
$var wire 1 8" BOEQ0 $end
$var wire 1 7" BOEQ3 $end
$var wire 1 [" CYCLEDONE $end
$var wire 1 \" DSACK $end
$var wire 1 P DSACK0_ $end
$var wire 1 Q DSACK1_ $end
$var wire 1 '" FIFOEMPTY $end
$var wire 1 &" FIFOFULL $end
$var wire 1 ]" LASTWORD $end
$var wire 1 ^" RDFIFO_ $end
$var wire 1 _" RIFIFO_ $end
$var wire 1 `" STERM_ $end
$var wire 1 E aBGRANT_ $end
$var wire 1 a" aCYCLEDONE_ $end
$var wire 1 O aDREQ_ $end
$var wire 1 b" iDSACK $end
$var wire 1 ] iSTERM_ $end
$var wire 1 _ nAS_ $end
$var wire 1 c" nDSACK $end
$var wire 1 d" nSTERM_ $end
$var wire 1 e" nSTOPFLUSH_d $end
$var wire 1 f" nINCNI_d $end
$var wire 63 g" nE [62:0] $end
$var wire 1 a nCLK $end
$var wire 1 h" nBRIDGEIN_d $end
$var wire 1 i" nBREQ_d $end
$var wire 1 j" cpudff5_d $end
$var wire 1 k" cpudff4_d $end
$var wire 1 l" cpudff3_d $end
$var wire 1 m" cpudff2_d $end
$var wire 1 n" cpudff1_d $end
$var wire 1 r aRESET_ $end
$var wire 1 #" aFLUSHFIFO $end
$var wire 1 +" aDMAENA $end
$var wire 1 o" SIZE1_d $end
$var wire 1 p" PLLW_d $end
$var wire 1 q" PLHW_d $end
$var wire 1 r" PDS_d $end
$var wire 1 s" PAS_d $end
$var wire 5 t" NEXT_STATE [4:0] $end
$var wire 1 u" INCNO_d $end
$var wire 1 v" INCFIFO_d $end
$var wire 1 w" F2CPUL_d $end
$var wire 1 x" F2CPUH_d $end
$var wire 63 y" E [62:0] $end
$var wire 1 ," DMADIR $end
$var wire 1 z" DIEL_d $end
$var wire 1 {" DIEH_d $end
$var wire 1 |" DECFIFO_d $end
$var wire 1 }" BRIDGEOUT_d $end
$var wire 1 ~" BGACK_d $end
$var wire 1 ;" BCLK $end
$var wire 1 <" BBCLK $end
$var wire 1 ?" A1 $end
$var reg 1 2" BGACK $end
$var reg 1 !# BGRANT_ $end
$var reg 1 6" BREQ $end
$var reg 1 5" BRIDGEIN $end
$var reg 1 4" BRIDGEOUT $end
$var reg 1 "# CCRESET_ $end
$var reg 1 /" DECFIFO $end
$var reg 1 ." DIEH $end
$var reg 1 -" DIEL $end
$var reg 1 ## DMAENA $end
$var reg 1 $# DREQ_ $end
$var reg 2 %# DSACK_LATCHED_ [1:0] $end
$var reg 1 *" F2CPUH $end
$var reg 1 )" F2CPUL $end
$var reg 1 &# FLUSHFIFO $end
$var reg 1 ~ INCFIFO $end
$var reg 1 } INCNI $end
$var reg 1 { INCNO $end
$var reg 1 v PAS $end
$var reg 1 t PDS $end
$var reg 1 s PLHW $end
$var reg 1 q PLLW $end
$var reg 1 f SIZE1 $end
$var reg 5 '# STATE [4:0] $end
$var reg 1 e STOPFLUSH $end
$var reg 1 (# nCYCLEDONE $end
$scope module u_CPU_SM_inputs $end
$var wire 1 !# BGRANT_ $end
$var wire 1 7" BOEQ3 $end
$var wire 1 [" CYCLEDONE $end
$var wire 1 ## DMAENA $end
$var wire 1 $# DREQ_ $end
$var wire 1 P DSACK0_ $end
$var wire 1 Q DSACK1_ $end
$var wire 1 '" FIFOEMPTY $end
$var wire 1 &" FIFOFULL $end
$var wire 1 &# FLUSHFIFO $end
$var wire 1 ]" LASTWORD $end
$var wire 5 )# STATE [4:0] $end
$var wire 1 *# nA1 $end
$var wire 1 +# nBGRANT_ $end
$var wire 1 ,# nBOEQ3 $end
$var wire 1 -# nCYCLEDONE $end
$var wire 1 .# nDMADIR $end
$var wire 1 /# nDMAENA $end
$var wire 1 0# nDREQ_ $end
$var wire 1 1# nDSACK0_ $end
$var wire 1 2# nDSACK1_ $end
$var wire 1 3# nFIFOEMPTY $end
$var wire 1 4# nFIFOFULL $end
$var wire 1 5# nLASTWORD $end
$var wire 63 6# nE [62:0] $end
$var wire 63 7# E [62:0] $end
$var wire 1 ," DMADIR $end
$var wire 1 ?" A1 $end
$upscope $end
$scope module u_CPU_SM_outputs $end
$var wire 1 8# AA $end
$var wire 1 9# BB $end
$var wire 1 :# BGACK_W $end
$var wire 1 ;# BGACK_X $end
$var wire 1 ~" BGACK_d $end
$var wire 1 !# BGRANT_ $end
$var wire 1 <# BRIDGEOUT_X $end
$var wire 1 =# BRIDGEOUT_Y $end
$var wire 1 ># BRIDGEOUT_Z $end
$var wire 1 }" BRIDGEOUT_d $end
$var wire 1 ?# CC $end
$var wire 1 [" CYCLEDONE $end
$var wire 1 @# DD $end
$var wire 1 |" DECFIFO_d $end
$var wire 1 A# DIEH_X $end
$var wire 1 B# DIEH_Y $end
$var wire 1 C# DIEH_Z $end
$var wire 1 {" DIEH_d $end
$var wire 1 D# DIEL_X $end
$var wire 1 E# DIEL_Y $end
$var wire 1 F# DIEL_Z $end
$var wire 1 z" DIEL_d $end
$var wire 1 \" DSACK $end
$var wire 63 G# E [62:0] $end
$var wire 1 H# EE $end
$var wire 1 I# F2CPUH_X $end
$var wire 1 J# F2CPUH_Y $end
$var wire 1 K# F2CPUH_Z $end
$var wire 1 x" F2CPUH_d $end
$var wire 1 L# F2CPUL_X $end
$var wire 1 M# F2CPUL_Y $end
$var wire 1 N# F2CPUL_Z $end
$var wire 1 w" F2CPUL_d $end
$var wire 1 O# FF $end
$var wire 1 v" INCFIFO_d $end
$var wire 1 u" INCNO_d $end
$var wire 1 P# PAS_X $end
$var wire 1 Q# PAS_Y $end
$var wire 1 s" PAS_d $end
$var wire 1 R# PDS_X $end
$var wire 1 S# PDS_Y $end
$var wire 1 r" PDS_d $end
$var wire 1 q" PLHW_d $end
$var wire 1 T# PLLW_X $end
$var wire 1 U# PLLW_Y $end
$var wire 1 p" PLLW_d $end
$var wire 1 ^" RDFIFO_ $end
$var wire 1 _" RIFIFO_ $end
$var wire 1 V# S2ORS8 $end
$var wire 1 W# SIZE1_X $end
$var wire 1 X# SIZE1_Y $end
$var wire 1 Y# SIZE1_Z $end
$var wire 1 o" SIZE1_d $end
$var wire 5 Z# STATE [4:0] $end
$var wire 1 `" STERM_ $end
$var wire 1 i" nBREQ_d $end
$var wire 1 h" nBRIDGEIN_d $end
$var wire 1 c" nDSACK $end
$var wire 63 [# nE [62:0] $end
$var wire 1 f" nINCNI_d $end
$var wire 1 d" nSTERM_ $end
$var wire 1 e" nSTOPFLUSH_d $end
$upscope $end
$scope module u_cpudff1 $end
$var wire 1 \" DSACK $end
$var wire 63 \# E [62:0] $end
$var wire 1 `" STERM_ $end
$var wire 1 n" cpudff1_d $end
$var wire 1 c" nDSACK $end
$var wire 63 ]# nE [62:0] $end
$var wire 1 d" nSTERM_ $end
$var wire 1 ^# p1a $end
$var wire 1 _# p1b $end
$var wire 1 `# p1c $end
$upscope $end
$scope module u_cpudff2 $end
$var wire 1 \" DSACK $end
$var wire 63 a# E [62:0] $end
$var wire 1 `" STERM_ $end
$var wire 1 m" cpudff2_d $end
$var wire 1 c" nDSACK $end
$var wire 63 b# nE [62:0] $end
$var wire 1 d" nSTERM_ $end
$var wire 1 c# p2a $end
$var wire 1 d# p2b $end
$var wire 1 e# p2c $end
$upscope $end
$scope module u_cpudff3 $end
$var wire 1 \" DSACK $end
$var wire 63 f# E [62:0] $end
$var wire 1 `" STERM_ $end
$var wire 1 l" cpudff3_d $end
$var wire 1 c" nDSACK $end
$var wire 63 g# nE [62:0] $end
$var wire 1 d" nSTERM_ $end
$var wire 1 h# p3a $end
$var wire 1 i# p3b $end
$var wire 1 j# p3c $end
$upscope $end
$scope module u_cpudff4 $end
$var wire 1 \" DSACK $end
$var wire 63 k# E [62:0] $end
$var wire 1 `" STERM_ $end
$var wire 1 k" cpudff4_d $end
$var wire 1 c" nDSACK $end
$var wire 63 l# nE [62:0] $end
$var wire 1 d" nSTERM_ $end
$var wire 1 m# p4a $end
$var wire 1 n# p4b $end
$var wire 1 o# p4c $end
$upscope $end
$scope module u_cpudff5 $end
$var wire 1 \" DSACK $end
$var wire 63 p# E [62:0] $end
$var wire 1 `" STERM_ $end
$var wire 1 j" cpudff5_d $end
$var wire 1 c" nDSACK $end
$var wire 63 q# nE [62:0] $end
$var wire 1 d" nSTERM_ $end
$var wire 1 r# p5a $end
$var wire 1 s# p5b $end
$var wire 1 t# p5c $end
$upscope $end
$upscope $end
$scope module u_PLL $end
$var wire 1 <" BBCLK $end
$var wire 1 ;" BCLK $end
$var wire 1 B CPUCLK_I $end
$var wire 1 o QnCPUCLK $end
$var wire 1 r locked $end
$var wire 1 a nCLK $end
$var wire 1 u# rst $end
$var reg 1 v# Slocked $end
$var reg 1 w# c1 $end
$var reg 1 x# c2 $end
$var reg 1 y# c3 $end
$upscope $end
$scope module u_SCSI_SM $end
$var wire 1 <" BBCLK $end
$var wire 1 ;" BCLK $end
$var wire 1 7" BOEQ3 $end
$var wire 1 /" DECFIFO $end
$var wire 1 O DREQ_ $end
$var wire 1 z# DSACK_ $end
$var wire 1 '" FIFOEMPTY $end
$var wire 1 &" FIFOFULL $end
$var wire 1 ~ INCFIFO $end
$var wire 1 y LBYTE_ $end
$var wire 1 x LS2CPU $end
$var wire 1 r RESET_ $end
$var wire 1 V RW $end
$var wire 1 _ nAS_ $end
$var wire 1 a nCLK $end
$var wire 1 {# WE $end
$var wire 1 |# SET_DSACK $end
$var wire 1 }# SCSI_CS $end
$var wire 1 ~# S2F $end
$var wire 1 !$ S2CPU $end
$var wire 1 "$ RIFIFO $end
$var wire 1 #$ RE $end
$var wire 1 $$ RDFIFO $end
$var wire 1 %$ INCNO $end
$var wire 1 &$ INCNI $end
$var wire 1 '$ INCBO $end
$var wire 1 ($ F2S $end
$var wire 1 ," DMADIR $end
$var wire 1 )$ DACK $end
$var wire 1 d CPUREQ $end
$var wire 1 *$ CPU2S $end
$var reg 1 +$ CCPUREQ $end
$var reg 1 ,$ CDREQ_ $end
$var reg 1 -$ CDSACK_ $end
$var reg 1 3" CPU2S_o $end
$var reg 1 .$ CRESET_ $end
$var reg 1 1" DACK_o $end
$var reg 1 (" F2S_o $end
$var reg 1 !" INCBO_o $end
$var reg 1 | INCNI_o $end
$var reg 1 z INCNO_o $end
$var reg 1 /$ RDFIFO_d $end
$var reg 1 n RDFIFO_o $end
$var reg 1 m RE_o $end
$var reg 1 0$ RIFIFO_d $end
$var reg 1 j RIFIFO_o $end
$var reg 1 i S2CPU_o $end
$var reg 1 h S2F_o $end
$var reg 1 g SCSI_CS_o $end
$var reg 1 c WE_o $end
$var reg 1 1$ nLS2CPU $end
$scope module u_SCSI_SM_INTERNALS $end
$var wire 1 7" BOEQ3 $end
$var wire 1 +$ CCPUREQ $end
$var wire 1 ,$ CDREQ_ $end
$var wire 1 -$ CDSACK_ $end
$var wire 1 ;" CLK $end
$var wire 1 '" FIFOEMPTY $end
$var wire 1 &" FIFOFULL $end
$var wire 1 n RDFIFO_o $end
$var wire 1 j RIFIFO_o $end
$var wire 1 V RW $end
$var wire 1 .$ nRESET $end
$var wire 1 ," DMADIR $end
$var parameter 5 2$ s0 $end
$var parameter 5 3$ s1 $end
$var parameter 5 4$ s10 $end
$var parameter 5 5$ s12 $end
$var parameter 5 6$ s14 $end
$var parameter 5 7$ s16 $end
$var parameter 5 8$ s17 $end
$var parameter 5 9$ s18 $end
$var parameter 5 :$ s19 $end
$var parameter 5 ;$ s2 $end
$var parameter 5 <$ s20 $end
$var parameter 5 =$ s22 $end
$var parameter 5 >$ s24 $end
$var parameter 5 ?$ s25 $end
$var parameter 5 @$ s26 $end
$var parameter 5 A$ s28 $end
$var parameter 5 B$ s3 $end
$var parameter 5 C$ s30 $end
$var parameter 5 D$ s4 $end
$var parameter 5 E$ s6 $end
$var parameter 5 F$ s8 $end
$var parameter 5 G$ s9 $end
$var reg 1 *$ CPU2S $end
$var reg 1 )$ DACK $end
$var reg 1 ($ F2S $end
$var reg 1 '$ INCBO $end
$var reg 1 &$ INCNI $end
$var reg 1 %$ INCNO $end
$var reg 1 $$ RDFIFO $end
$var reg 1 #$ RE $end
$var reg 1 "$ RIFIFO $end
$var reg 1 !$ S2CPU $end
$var reg 1 ~# S2F $end
$var reg 1 }# SCSI_CS $end
$var reg 1 |# SET_DSACK $end
$var reg 1 {# WE $end
$var reg 5 H$ state_next [4:0] $end
$var reg 5 I$ state_reg [4:0] $end
$upscope $end
$upscope $end
$scope module u_datapath $end
$var wire 1 >" A3 $end
$var wire 1 <" BBCLK $end
$var wire 1 ;" BCLK $end
$var wire 1 :" BO0 $end
$var wire 1 9" BO1 $end
$var wire 1 5" BRIDGEIN $end
$var wire 1 4" BRIDGEOUT $end
$var wire 1 L BnDS_O_ $end
$var wire 1 B CLK $end
$var wire 1 3" CPU2S $end
$var wire 32 J$ DATA_I [31:0] $end
$var wire 1 : DATA_OE_ $end
$var wire 1 ." DIEH $end
$var wire 1 -" DIEL $end
$var wire 1 K$ DOEH_ $end
$var wire 1 L$ DOEL_ $end
$var wire 1 *" F2CPUH $end
$var wire 1 )" F2CPUL $end
$var wire 1 (" F2S $end
$var wire 32 M$ FIFO_OD [31:0] $end
$var wire 1 x LS2CPU $end
$var wire 1 v PAS $end
$var wire 16 N$ PD_IN [15:0] $end
$var wire 1 V RW $end
$var wire 1 i S2CPU $end
$var wire 1 h S2F $end
$var wire 1 O$ bBRIDGEIN $end
$var wire 1 P$ bDIEH $end
$var wire 1 Q$ bDIEL $end
$var wire 1 R$ nDMAC_ $end
$var wire 1 ` nDS_ $end
$var wire 1 2" nOWN_ $end
$var wire 32 S$ SCSI_OD [31:0] $end
$var wire 32 T$ REG_OD [31:0] $end
$var wire 16 U$ PD_OUT [15:0] $end
$var wire 32 V$ MOD_TX [31:0] $end
$var wire 32 W$ MOD_SCSI [31:0] $end
$var wire 32 X$ MID [31:0] $end
$var wire 32 Y$ FIFO_ID [31:0] $end
$var wire 1 ," DMADIR $end
$var wire 32 Z$ DATA_O [31:0] $end
$var wire 32 [$ CPU_OD [31:0] $end
$scope module u_datapath_input $end
$var wire 1 L BnDS_O_ $end
$var wire 1 ;" CLK $end
$var wire 32 \$ DATA [31:0] $end
$var wire 32 ]$ MID [31:0] $end
$var wire 1 O$ bBRIDGEIN $end
$var wire 1 P$ bDIEH $end
$var wire 1 Q$ bDIEL $end
$var wire 16 ^$ UPPDER_OUTPUT_DATA [15:0] $end
$var wire 16 _$ UPPDER_INTPUT_DATA [15:0] $end
$var wire 16 `$ LOWER_OUTPUT_DATA [15:0] $end
$var wire 16 a$ LOWER_INPUT_DATA [15:0] $end
$var wire 32 b$ CPU_OD [31:0] $end
$var reg 16 c$ UD_LATCH [15:0] $end
$upscope $end
$scope module u_datapath_output $end
$var wire 1 4" BRIDGEOUT $end
$var wire 1 <" CLK $end
$var wire 1 K$ DOEH_ $end
$var wire 1 L$ DOEL_ $end
$var wire 1 *" F2CPUH $end
$var wire 1 )" F2CPUL $end
$var wire 1 d$ LOD1_F2CPU $end
$var wire 1 e$ LOD2_F2CPU $end
$var wire 32 f$ MOD [31:0] $end
$var wire 32 g$ OD [31:0] $end
$var wire 1 v PAS $end
$var wire 1 i S2CPU $end
$var wire 16 h$ UPPER_OUTPUT_DATA [15:0] $end
$var wire 16 i$ UPPER_INPUT_DATA [15:0] $end
$var wire 16 j$ LOWER_OUTPUT_DATA [15:0] $end
$var wire 16 k$ LOWER_INPUT_DATA [15:0] $end
$var wire 32 l$ DATA [31:0] $end
$var reg 16 m$ LD_LATCH [15:0] $end
$var reg 16 n$ UD_LATCH [15:0] $end
$upscope $end
$scope module u_datapath_scsi $end
$var wire 1 >" A3 $end
$var wire 1 :" BO0 $end
$var wire 1 9" BO1 $end
$var wire 1 B CLK $end
$var wire 1 3" CPU2S $end
$var wire 32 o$ CPU_OD [31:0] $end
$var wire 1 (" F2S $end
$var wire 32 p$ FIFO_OD [31:0] $end
$var wire 1 x LS2CPU $end
$var wire 1 i S2CPU $end
$var wire 1 h S2F $end
$var wire 16 q$ SCSI_DATA_IN [15:0] $end
$var wire 1 r$ SCSI_IN $end
$var wire 1 s$ SCSI_OUT $end
$var wire 32 t$ SCSI_OD [31:0] $end
$var wire 8 u$ SCSI_DATA_TX [7:0] $end
$var wire 8 v$ SCSI_DATA_RX [7:0] $end
$var wire 16 w$ SCSI_DATA_OUT [15:0] $end
$var wire 32 x$ MOD_SCSI [31:0] $end
$var wire 1 y$ F2S_UUD $end
$var wire 1 z$ F2S_UMD $end
$var wire 1 {$ F2S_LMD $end
$var wire 1 |$ F2S_LLD $end
$var reg 8 }$ SCSI_DATA_LATCHED [7:0] $end
$scope module u_datapath_24dec $end
$var wire 1 :" A $end
$var wire 1 9" B $end
$var wire 1 (" G $end
$var wire 1 y$ Z0 $end
$var wire 1 z$ Z1 $end
$var wire 1 {$ Z2 $end
$var wire 1 |$ Z3 $end
$upscope $end
$scope module u_datapath_8b_MUX $end
$var wire 8 ~$ A [7:0] $end
$var wire 8 !% B [7:0] $end
$var wire 8 "% C [7:0] $end
$var wire 8 #% D [7:0] $end
$var wire 8 $% E [7:0] $end
$var wire 8 %% F [7:0] $end
$var wire 6 &% S [5:0] $end
$var reg 8 '% Z [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module u_registers $end
$var wire 8 (% ADDR [7:0] $end
$var wire 1 W AS_ $end
$var wire 1 a CLK $end
$var wire 1 )% CLR_FLUSHFIFO $end
$var wire 1 F DMAC_ $end
$var wire 1 '" FIFOEMPTY $end
$var wire 1 &" FIFOFULL $end
$var wire 1 ? INTA_I $end
$var wire 32 *% MID [31:0] $end
$var wire 32 +% REG_OD [31:0] $end
$var wire 1 r RST_ $end
$var wire 1 V RW $end
$var wire 1 e STOPFLUSH $end
$var wire 1 "" h_0C $end
$var wire 1 ,% WTC_RD_ $end
$var wire 32 -% WTC [31:0] $end
$var wire 1 d WDREGREQ $end
$var wire 1 .% ST_DMA $end
$var wire 1 /% SP_DMA $end
$var wire 1 l REG_DSK_ $end
$var wire 1 p PRESET $end
$var wire 1 0% ISTR_RD_ $end
$var wire 9 1% ISTR_O [8:0] $end
$var wire 32 2% ISTR [31:0] $end
$var wire 1 b INT_O_ $end
$var wire 1 3% INTENA $end
$var wire 1 4% FLUSH_ $end
$var wire 1 +" DMAENA $end
$var wire 1 ," DMADIR $end
$var wire 1 5% CONTR_WR $end
$var wire 1 6% CONTR_RD_ $end
$var wire 9 7% CNTR_O [8:0] $end
$var wire 32 8% CNTR [31:0] $end
$var wire 1 9% CLR_INT $end
$var wire 1 =" ACR_WR $end
$var reg 1 ?" A1 $end
$var reg 1 #" FLUSHFIFO $end
$scope module u_addr_decoder $end
$var wire 1 =" ACR_WR $end
$var wire 8 :% ADDR [7:0] $end
$var wire 1 ;% ADDR_VALID $end
$var wire 1 W AS_ $end
$var wire 1 9% CLR_INT $end
$var wire 1 6% CONTR_RD_ $end
$var wire 1 5% CONTR_WR $end
$var wire 1 F DMAC_ $end
$var wire 1 4% FLUSH_ $end
$var wire 1 0% ISTR_RD_ $end
$var wire 1 V RW $end
$var wire 1 /% SP_DMA $end
$var wire 1 .% ST_DMA $end
$var wire 1 d WDREGREQ $end
$var wire 1 ,% WTC_RD_ $end
$var wire 1 <% h_04 $end
$var wire 1 =% h_08 $end
$var wire 1 "" h_0C $end
$var wire 1 >% h_10 $end
$var wire 1 ?% h_14 $end
$var wire 1 @% h_18 $end
$var wire 1 A% h_1C $end
$var wire 1 B% h_3C $end
$var wire 1 ," DMADIR $end
$upscope $end
$scope module u_registers_cntr $end
$var wire 1 a CLK $end
$var wire 1 5% CONTR_WR $end
$var wire 9 C% MID [8:0] $end
$var wire 1 r RESET_ $end
$var wire 1 /% SP_DMA $end
$var wire 1 .% ST_DMA $end
$var reg 9 D% CNTR_O [8:0] $end
$var reg 1 ," DMADIR $end
$var reg 1 +" DMAENA $end
$var reg 1 3% INTENA $end
$var reg 1 p PRESET $end
$upscope $end
$scope module u_registers_istr $end
$var wire 1 a CLK $end
$var wire 1 9% CLR_INT $end
$var wire 1 E% CLR_INT_ $end
$var wire 1 '" FIFOEMPTY $end
$var wire 1 &" FIFOFULL $end
$var wire 1 F% INT $end
$var wire 1 ? INTA_I $end
$var wire 1 3% INTENA $end
$var wire 1 0% ISTR_RD_ $end
$var wire 1 r RESET_ $end
$var reg 1 G% E_INT $end
$var reg 1 H% FE $end
$var reg 1 I% FF $end
$var reg 1 J% INTS $end
$var reg 1 K% INT_F $end
$var reg 1 b INT_O_ $end
$var reg 1 L% INT_P $end
$var reg 9 M% ISTR_O [8:0] $end
$upscope $end
$scope module u_registers_term $end
$var wire 1 W AS_ $end
$var wire 1 a CLK $end
$var wire 1 N% CYCLE_ACTIVE $end
$var wire 1 F DMAC_ $end
$var wire 1 d WDREGREQ $end
$var wire 1 "" h_0C $end
$var reg 1 l REG_DSK_ $end
$var reg 3 O% TERM_COUNTER [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope task wait_n_clk $end
$var integer 32 P% i [31:0] $end
$upscope $end
$scope task wait_n_clko $end
$var integer 32 Q% i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1001 G$
b1000 F$
b110 E$
b100 D$
b11110 C$
b11 B$
b11100 A$
b11010 @$
b11001 ?$
b11000 >$
b10110 =$
b10100 <$
b10 ;$
b10011 :$
b10010 9$
b10001 8$
b10000 7$
b1110 6$
b1100 5$
b1010 4$
b1 3$
b0 2$
r40 <
b1011111010111100001000000 ;
$end
#0
$dumpvars
bx Q%
b1 P%
bx O%
0N%
b0xxxx00xx M%
xL%
xK%
xJ%
xI%
xH%
xG%
0F%
1E%
bx D%
bx C%
0B%
0A%
0@%
0?%
0>%
0=%
0<%
0;%
b1111100 :%
09%
b0 8%
bx 7%
16%
05%
14%
x3%
b0 2%
b0xxxx00xx 1%
10%
0/%
0.%
b0 -%
1,%
b0 +%
bx *%
x)%
b1111100 (%
b0 '%
b0xxxxx &%
bx %%
bx $%
bx #%
bx "%
bx !%
bx ~$
bx }$
x|$
x{$
xz$
xy$
bx00000000xxxxxxxx00000000 x$
b0 w$
bx v$
b0 u$
bx t$
xs$
xr$
bx q$
bx p$
bx o$
bx n$
bx m$
bx l$
bx k$
bx j$
bx i$
bx h$
bx g$
bx00000000xxxxxxxx00000000 f$
xe$
xd$
bx c$
bx b$
bx a$
bx `$
bx _$
bx ^$
bx ]$
bx \$
bx [$
bx Z$
bx Y$
bx X$
bx00000000xxxxxxxx00000000 W$
bx00000000xxxxxxxx00000000 V$
b0 U$
b0 T$
bx S$
0R$
xQ$
xP$
xO$
bx N$
bx M$
xL$
xK$
bx J$
bx I$
bx H$
x1$
x0$
x/$
x.$
x-$
x,$
x+$
x*$
x)$
x($
x'$
x&$
x%$
x$$
x#$
x"$
x!$
x~#
x}#
x|#
x{#
xz#
0y#
0x#
0w#
xv#
0u#
xt#
1s#
xr#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx q#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx p#
xo#
1n#
xm#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx l#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx k#
xj#
1i#
xh#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx g#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx f#
xe#
1d#
xc#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx b#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx a#
x`#
1_#
x^#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx ]#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx \#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx [#
bx Z#
xY#
1X#
xW#
xV#
xU#
xT#
xS#
xR#
xQ#
xP#
xO#
xN#
1M#
xL#
xK#
1J#
xI#
xH#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx G#
xF#
1E#
xD#
xC#
1B#
xA#
1@#
1?#
x>#
1=#
x<#
x;#
x:#
x9#
18#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 7#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
x.#
x-#
x,#
x+#
x*#
bx )#
x(#
bx '#
x&#
b11 %#
x$#
x##
x"#
x!#
x~"
x}"
x|"
x{"
xz"
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx y"
xx"
xw"
xv"
0u"
bx t"
xs"
xr"
xq"
xp"
xo"
xn"
xm"
xl"
xk"
xj"
xi"
xh"
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx g"
xf"
xe"
0d"
1c"
0b"
xa"
1`"
x_"
x^"
x]"
0\"
x["
xZ"
xY"
bx X"
bx W"
bx V"
bx U"
bx T"
1S"
xR"
xQ"
xP"
bx O"
xN"
bx M"
bx L"
bx K"
xJ"
xI"
bx H"
xG"
xF"
bx E"
xD"
xC"
xB"
xA"
x@"
x?"
1>"
0="
0<"
0;"
x:"
x9"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
bx 0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
bx %"
bx $"
x#"
0""
x!"
x~
x}
x|
x{
xz
xy
xx
bx w
xv
b0 u
xt
xs
xr
xq
xp
1o
xn
xm
xl
b0 k
xj
xi
xh
xg
xf
xe
0d
xc
1b
1a
x`
x_
x^
1]
bx \
x[
1Z
xY
1X
xW
xV
bx U
bx T
xS
xR
xQ
xP
1O
bx N
bx M
xL
b11111 K
1J
1I
1H
1G
1F
1E
1D
1C
0B
1A
b1010101 @
0?
bz >
b11111111111111111111111111111111 =
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
bx ,
x+
x*
x)
x(
bx '
bx &
0%
bx $
bx #
x"
x!
$end
#200
b0 7%
b0 D%
0|"
b111111111 C%
1D"
b1111111111111111 a$
b1111111111111111 _$
b11111111111111111111111111111111 $
b11111111111111111111111111111111 w
b11111111111111111111111111111111 X$
b11111111111111111111111111111111 ]$
b11111111111111111111111111111111 *%
b11111111111111111111111111111111 M
b11111111111111111111111111111111 J$
b11111111111111111111111111111111 \$
b11111111111111111111111111111111 #
b11111111111111111111111111111111 N
1O#
1H#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 y"
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 7#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 G#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 \#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 a#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 f#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 k#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 p#
0:
0{$
0z$
b0xx000 &%
0|$
1K$
1L$
1P"
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 g"
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 6#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 [#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 ]#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 b#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 g#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 l#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 q#
15#
11
1_"
1^"
0Z"
0:"
0Y"
1,#
09"
14#
0]"
03#
1*#
1.#
0|#
0{#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0j
0n
b0 U"
b0 T"
b0 E"
b0 V"
b0 H"
b0 W"
18"
0Q"
07"
b0 L"
b0 O"
b0 X"
0R"
0&"
1'"
0?"
0#"
0+"
0p
03%
0,"
1H%
0I%
0L%
0G%
0J%
0K%
0r
0v#
1u#
0S"
b1 Q%
0I
0o
1B
#250
0a
1w#
#300
b0 W$
b0 x$
b0 }$
b0 '
b0 &
b0 T
b0 N$
b0 q$
b0 U
13
b0 S$
b0 t$
b0 v$
14
1y
18
17
b0 V$
b0 f$
0r$
0S
0N"
0y$
16
0s$
b0 &%
0{
0/"
0c
0g
0h
0i
00$
0m
0/$
0z
0|
0!"
0("
01"
03"
1,$
0+$
1;"
1x#
#350
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 y"
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 7#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 G#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 \#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 a#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 f#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 k#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 p#
0:#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 g"
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 6#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 [#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 ]#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 b#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 g#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 l#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 q#
00#
1/#
0+#
0&#
1$#
0##
1!#
1<"
1y#
#400
1S"
1o
0B
#450
0a"
01#
02#
1P
1Q
b11 ,
b11 \
1z#
1x
1l
01$
0k"
0j"
1m#
1r#
1o"
0p"
0n"
0l"
b0 t"
0m"
1Y#
1U#
1`#
1j#
1o#
1t#
0W#
0v"
0r"
1e#
0s"
0{"
1c#
0z"
1^#
1h#
1Q#
1S#
0w"
1P#
19#
0x"
1A#
1i"
1N#
0}"
1h"
1T#
1L#
1D#
1K#
1I#
1>#
1<#
0q"
1R#
1f"
1C#
1F#
1e"
0~"
1[
1W
1V
b0 %%
0`
0_
0^
0;#
b0 0"
b0 Z$
b0 l$
b0 $%
b0 %"
b0 K"
b0 Y$
b0 `$
10
1Y
1!
1/
1.
1-
1+
1*
1)
1(
1-#
b10000 H$
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 g"
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 6#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 [#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 ]#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 b#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 g#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 l#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 q#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 y"
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 7#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 G#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 \#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 a#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 f#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 k#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 p#
0V#
1)%
0R
b0 j$
b0 h$
0Q$
b0 [$
b0 b$
b0 o$
b0 ^$
0"
12
15
0["
1-$
b0 I$
b0 '#
b0 )#
b0 Z#
0e
0f
0q
0s
0}
0~
0)"
0*"
0-"
0P$
0."
04"
0O$
05"
06"
0t
0d$
0e$
0v
09
02"
1(#
0|"
0u"
1?#
1c"
0\"
0b"
b11 %#
0.$
0"#
b1 1%
b1 M%
1a
0w#
#500
0;"
0x#
#550
0<"
0y#
#600
0S"
0o
1B
#610
0u#
b11 Q%
1I
#650
0a
1w#
#700
1r
1v#
1;"
1x#
#750
1<"
1y#
#800
0F"
0G"
0I"
0J"
0L
0B"
0C"
1A"
1@"
1S"
1o
0B
#850
b0 O%
1"#
1.$
1a
0w#
#900
0;"
0x#
#950
0<"
0y#
#1000
0S"
0o
1B
#1050
0a
1w#
#1100
b0 H$
1f
b10000 I$
1;"
1x#
#1150
0-#
1["
0(#
1<"
1y#
#1200
1S"
1o
0B
#1250
1a
0w#
#1300
0;"
0x#
#1350
0<"
0y#
#1400
0S"
0o
1B
#1450
0a
1w#
#1500
b10000 H$
b0 I$
1;"
1x#
#1550
1<"
1y#
#1600
1S"
1o
0B
#1650
1a
0w#
#1700
0;"
0x#
#1750
0<"
0y#
#1800
0S"
0o
1B
#1810
1R$
0F
0>"
b1000000 (%
b1000000 :%
b10000 K
b110111010000000001000000 =
b1 Q%
#1850
0a
1w#
#1900
b0 H$
b10000 I$
1;"
1x#
#1950
1<"
1y#
#2000
1S"
1o
0B
#2050
1a
0w#
#2100
0;"
0x#
#2150
0<"
0y#
#2200
0S"
0o
1B
#2210
1a"
01
1d
0N%
1;%
0W
1_
0+
0*
0C
#2250
0a
1w#
#2300
b1000 H$
b0 I$
1+$
1;"
1x#
#2350
1-#
0["
1(#
1<"
1y#
#2400
1S"
1o
0B
#2450
1a
0w#
#2500
0;"
0x#
#2550
0<"
0y#
#2600
0S"
0o
1B
#2610
b0 C%
0D"
b0 a$
b0 _$
b0 $
b0 w
b0 X$
b0 ]$
b0 *%
b0 M
b0 J$
b0 \$
b0 #
b0 N
1:
0K$
0L$
0[
1`
0.
0-
b101 Q%
0H
#2650
0a
1w#
#2700
b1010 H$
1!$
1#$
1}#
b1000 I$
1;"
1x#
#2750
1<"
1y#
#2800
1S"
1o
0B
#2850
1a
0w#
#2900
0;"
0x#
#2950
0<"
0y#
#3000
0S"
0o
1B
#3050
0a
1w#
#3100
b1010101010101010101010101010101 S$
b1010101010101010101010101010101 t$
b1010101 v$
b1010101 '
b1010101 &
b1111111101010101 T
b1111111101010101 N$
b1111111101010101 q$
b1111111101010101 U
08
04
07
1r$
b11110 H$
1}#
1!$
1#$
1g
1i
1m
b1010 I$
1;"
1x#
#3150
1<"
1y#
#3200
1S"
1o
0B
#3250
1a
0w#
#3300
0;"
0x#
#3350
0<"
0y#
#3400
0S"
0o
1B
#3450
0a
1w#
#3500
b11 H$
1}#
1!$
1#$
b11110 I$
1;"
1x#
#3550
1<"
1y#
#3600
1S"
1o
0B
#3650
1a
0w#
#3700
0;"
0x#
#3750
0<"
0y#
#3800
0S"
0o
1B
#3850
0a
1w#
#3900
b10011 H$
1}#
1!$
1#$
b11 I$
1;"
1x#
#3950
1<"
1y#
#4000
1S"
1o
0B
#4050
1a
0w#
#4100
0;"
0x#
#4150
0<"
0y#
#4200
0S"
0o
1B
#4250
0a
1w#
#4300
b1001 H$
1|#
0}#
1!$
1#$
b10011 I$
1;"
1x#
#4350
11#
12#
0P
0Q
b0 ,
b0 \
0z#
0x
11$
1<"
1y#
#4400
b100000000 C%
b101010100000000 a$
b101010100000000 _$
b101010100000000 j$
b101010100000000 h$
b1010101000000000101010100000000 $
b1010101000000000101010100000000 w
b1010101000000000101010100000000 X$
b1010101000000000101010100000000 ]$
b1010101000000000101010100000000 *%
b1010101000000000101010100000000 M
b1010101000000000101010100000000 J$
b1010101000000000101010100000000 \$
b1010101000000000101010100000000 #
b1010101000000000101010100000000 N
b1010101000000000101010100000000 0"
b1010101000000000101010100000000 Z$
b1010101000000000101010100000000 l$
b1010101000000000101010100000000 V$
b1010101000000000101010100000000 f$
b1010101000000000101010100000000 W$
b1010101000000000101010100000000 x$
b1010101 }$
1S"
1o
0B
#4450
0c"
1\"
1b"
b0 %#
1a
0w#
#4500
0;"
0x#
#4550
0<"
0y#
#4600
0a"
01#
02#
1P
1Q
1c"
0\"
0b"
b11 ,
b11 \
1z#
1x
b11 %#
01$
b111111111 C%
1D"
b1111111111111111 a$
b1111111111111111 _$
b11111111111111111111111111111111 $
b11111111111111111111111111111111 w
b11111111111111111111111111111111 X$
b11111111111111111111111111111111 ]$
b11111111111111111111111111111111 *%
b11111111111111111111111111111111 M
b11111111111111111111111111111111 J$
b11111111111111111111111111111111 \$
b11111111111111111111111111111111 #
b11111111111111111111111111111111 N
0:
1K$
1L$
11
0d
0;%
1[
1W
0`
0_
1.
1-
1+
1*
1H
1C
0S"
0o
1B
#4610
b10 Q%
#4650
0a
1w#
#4700
b0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x S$
b0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x t$
b0x0x0x0x v$
b0x0x0x0x '
b0x0x0x0x &
b0x0x0x0x T
b0x0x0x0x N$
b0x0x0x0x q$
b0x0x0x0x U
18
17
b11001 H$
0|#
1!$
0#$
0g
b1001 I$
0+$
1;"
1x#
#4750
0-#
1["
0(#
1<"
1y#
#4800
1S"
1o
0B
#4850
1a
0w#
#4900
0;"
0x#
#4950
0<"
0y#
#5000
0S"
0o
1B
#5050
0a
1w#
#5100
b0 S$
b0 t$
b0 v$
b0 '
b0 &
b0 T
b0 N$
b0 q$
b0 U
14
b0 H$
1!$
0m
b11001 I$
1;"
1x#
#5150
1<"
1y#
#5200
1S"
1o
0B
#5250
1a
0w#
#5300
0;"
0x#
#5350
0<"
0y#
#5400
0S"
0o
1B
#5410
0R$
1F
1>"
b1111100 (%
b1111100 :%
b11111 K
b11111111111111111111111111111111 =
#5450
0a
1w#
#5500
b10000 H$
0!$
b0 I$
1;"
1x#
#5550
1<"
1y#
#5600
1S"
1o
0B
#5650
1a
0w#
#5700
0;"
0x#
#5750
0<"
0y#
#5800
0S"
0o
1B
#5850
0a
1w#
#5900
b0 W$
b0 x$
b0 }$
b0 0"
b0 Z$
b0 l$
b0 j$
b0 h$
b0 V$
b0 f$
0r$
b0 H$
0i
b10000 I$
1;"
1x#
#5950
1<"
1y#
#6000
1S"
1o
0B
#6050
1a
0w#
#6100
0;"
0x#
#6150
0<"
0y#
#6200
0S"
0o
1B
#6210
