
*** Running vivado
    with args -log ConvEngineOutput_Top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source ConvEngineOutput_Top.tcl


****** Vivado v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source ConvEngineOutput_Top.tcl -notrace
Command: synth_design -top ConvEngineOutput_Top -part xc7vx485tffg1761-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1049.836 ; gain = 184.699 ; free physical = 665 ; free virtual = 10915
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ConvEngineOutput_Top' [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.srcs/sources_1/new/ConvEngineOutput_Top.vhd:96]
INFO: [Synth 8-3491] module 'ConvEngineOutput_Datapath_Alternate' declared at '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.srcs/sources_1/new/ConvEngineOutput_Datapath_Alternate.vhd:44' bound to instance 'DataPath' of component 'ConvEngineOutput_Datapath_Alternate' [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.srcs/sources_1/new/ConvEngineOutput_Top.vhd:221]
INFO: [Synth 8-638] synthesizing module 'ConvEngineOutput_Datapath_Alternate' [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.srcs/sources_1/new/ConvEngineOutput_Datapath_Alternate.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'ConvEngineOutput_Datapath_Alternate' (1#1) [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.srcs/sources_1/new/ConvEngineOutput_Datapath_Alternate.vhd:67]
INFO: [Synth 8-3491] module 'ConvEngineOutput_Control' declared at '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.srcs/sources_1/new/ConvEngineOutput_Control.vhd:46' bound to instance 'Control' of component 'ConvEngineOutput_Control' [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.srcs/sources_1/new/ConvEngineOutput_Top.vhd:241]
INFO: [Synth 8-638] synthesizing module 'ConvEngineOutput_Control' [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.srcs/sources_1/new/ConvEngineOutput_Control.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'ConvEngineOutput_Control' (2#1) [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.srcs/sources_1/new/ConvEngineOutput_Control.vhd:112]
INFO: [Synth 8-3491] module 'ConvEngineOutput_Control_Level1_DataBank' declared at '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.srcs/sources_1/new/ConvEngineOutput_Control_Level1_DataBank.vhd:44' bound to instance 'ToDataBank' of component 'ConvEngineOutput_Control_Level1_DataBank' [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.srcs/sources_1/new/ConvEngineOutput_Top.vhd:282]
INFO: [Synth 8-638] synthesizing module 'ConvEngineOutput_Control_Level1_DataBank' [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.srcs/sources_1/new/ConvEngineOutput_Control_Level1_DataBank.vhd:68]
INFO: [Synth 8-3491] module 'fifo_generator_Width320_Depth16_DistRAM' declared at '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/synth_1/.Xil/Vivado-27881-edcn103-pc/realtime/fifo_generator_Width320_Depth16_DistRAM_stub.v:7' bound to instance 'FIFO_Data' of component 'fifo_generator_Width320_Depth16_DistRAM' [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.srcs/sources_1/new/ConvEngineOutput_Control_Level1_DataBank.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_Width320_Depth16_DistRAM' [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/synth_1/.Xil/Vivado-27881-edcn103-pc/realtime/fifo_generator_Width320_Depth16_DistRAM_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_Width320_Depth16_DistRAM' (3#1) [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/synth_1/.Xil/Vivado-27881-edcn103-pc/realtime/fifo_generator_Width320_Depth16_DistRAM_stub.v:7]
INFO: [Synth 8-3491] module 'fifo_generator_Width16_Depth16_DistRAM' declared at '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/synth_1/.Xil/Vivado-27881-edcn103-pc/realtime/fifo_generator_Width16_Depth16_DistRAM_stub.v:7' bound to instance 'FIFO_Addr' of component 'fifo_generator_Width16_Depth16_DistRAM' [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.srcs/sources_1/new/ConvEngineOutput_Control_Level1_DataBank.vhd:280]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_Width16_Depth16_DistRAM' [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/synth_1/.Xil/Vivado-27881-edcn103-pc/realtime/fifo_generator_Width16_Depth16_DistRAM_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_Width16_Depth16_DistRAM' (4#1) [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/synth_1/.Xil/Vivado-27881-edcn103-pc/realtime/fifo_generator_Width16_Depth16_DistRAM_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'ConvEngineOutput_Control_Level1_DataBank' (5#1) [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.srcs/sources_1/new/ConvEngineOutput_Control_Level1_DataBank.vhd:68]
INFO: [Synth 8-3491] module 'ConvEngineOutput_Control_Level1_DDR' declared at '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.srcs/sources_1/new/ConvEngineOutput_Control_Level1_DDR.vhd:45' bound to instance 'ToDDR' of component 'ConvEngineOutput_Control_Level1_DDR' [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.srcs/sources_1/new/ConvEngineOutput_Top.vhd:299]
INFO: [Synth 8-638] synthesizing module 'ConvEngineOutput_Control_Level1_DDR' [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.srcs/sources_1/new/ConvEngineOutput_Control_Level1_DDR.vhd:76]
INFO: [Synth 8-3491] module 'fifo_generator_Width480_Depth16_DistRAM' declared at '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/synth_1/.Xil/Vivado-27881-edcn103-pc/realtime/fifo_generator_Width480_Depth16_DistRAM_stub.v:7' bound to instance 'MainFSM' of component 'fifo_generator_Width480_Depth16_DistRAM' [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.srcs/sources_1/new/ConvEngineOutput_Control_Level1_DDR.vhd:458]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_Width480_Depth16_DistRAM' [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/synth_1/.Xil/Vivado-27881-edcn103-pc/realtime/fifo_generator_Width480_Depth16_DistRAM_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_Width480_Depth16_DistRAM' (6#1) [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/synth_1/.Xil/Vivado-27881-edcn103-pc/realtime/fifo_generator_Width480_Depth16_DistRAM_stub.v:7]
INFO: [Synth 8-3491] module 'fifo_generator_Width160_Depth512' declared at '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/synth_1/.Xil/Vivado-27881-edcn103-pc/realtime/fifo_generator_Width160_Depth512_stub.v:7' bound to instance 'SideFIFO' of component 'fifo_generator_Width160_Depth512' [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.srcs/sources_1/new/ConvEngineOutput_Control_Level1_DDR.vhd:551]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_Width160_Depth512' [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/synth_1/.Xil/Vivado-27881-edcn103-pc/realtime/fifo_generator_Width160_Depth512_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_Width160_Depth512' (7#1) [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/synth_1/.Xil/Vivado-27881-edcn103-pc/realtime/fifo_generator_Width160_Depth512_stub.v:7]
INFO: [Synth 8-3491] module 'fifo_generator_Width28_Depth16_DistRAM' declared at '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/synth_1/.Xil/Vivado-27881-edcn103-pc/realtime/fifo_generator_Width28_Depth16_DistRAM_stub.v:7' bound to instance 'AddrFIFO' of component 'fifo_generator_Width28_Depth16_DistRAM' [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.srcs/sources_1/new/ConvEngineOutput_Control_Level1_DDR.vhd:583]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_Width28_Depth16_DistRAM' [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/synth_1/.Xil/Vivado-27881-edcn103-pc/realtime/fifo_generator_Width28_Depth16_DistRAM_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_Width28_Depth16_DistRAM' (8#1) [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/synth_1/.Xil/Vivado-27881-edcn103-pc/realtime/fifo_generator_Width28_Depth16_DistRAM_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'ConvEngineOutput_Control_Level1_DDR' (9#1) [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.srcs/sources_1/new/ConvEngineOutput_Control_Level1_DDR.vhd:76]
WARNING: [Synth 8-3848] Net PipeLine_En_ClrToSend in module/entity ConvEngineOutput_Top does not have driver. [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.srcs/sources_1/new/ConvEngineOutput_Top.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'ConvEngineOutput_Top' (10#1) [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.srcs/sources_1/new/ConvEngineOutput_Top.vhd:96]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1214.258 ; gain = 349.121 ; free physical = 507 ; free virtual = 10758
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin DataPath:PipeLine_En_ClrToSend to constant 0 [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.srcs/sources_1/new/ConvEngineOutput_Top.vhd:221]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1214.258 ; gain = 349.121 ; free physical = 507 ; free virtual = 10757
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/synth_1/.Xil/Vivado-27881-edcn103-pc/dcp/fifo_generator_Width160_Depth512_in_context.xdc] for cell 'ToDDR/SideFIFO'
Finished Parsing XDC File [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/synth_1/.Xil/Vivado-27881-edcn103-pc/dcp/fifo_generator_Width160_Depth512_in_context.xdc] for cell 'ToDDR/SideFIFO'
Parsing XDC File [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/synth_1/.Xil/Vivado-27881-edcn103-pc/dcp_2/fifo_generator_Width320_Depth16_DistRAM_in_context.xdc] for cell 'ToDataBank/FIFO_Data'
Finished Parsing XDC File [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/synth_1/.Xil/Vivado-27881-edcn103-pc/dcp_2/fifo_generator_Width320_Depth16_DistRAM_in_context.xdc] for cell 'ToDataBank/FIFO_Data'
Parsing XDC File [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/synth_1/.Xil/Vivado-27881-edcn103-pc/dcp_3/fifo_generator_Width16_Depth16_DistRAM_in_context.xdc] for cell 'ToDataBank/FIFO_Addr'
Finished Parsing XDC File [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/synth_1/.Xil/Vivado-27881-edcn103-pc/dcp_3/fifo_generator_Width16_Depth16_DistRAM_in_context.xdc] for cell 'ToDataBank/FIFO_Addr'
Parsing XDC File [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/synth_1/.Xil/Vivado-27881-edcn103-pc/dcp_4/fifo_generator_Width480_Depth16_DistRAM_in_context.xdc] for cell 'ToDDR/MainFSM'
Finished Parsing XDC File [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/synth_1/.Xil/Vivado-27881-edcn103-pc/dcp_4/fifo_generator_Width480_Depth16_DistRAM_in_context.xdc] for cell 'ToDDR/MainFSM'
Parsing XDC File [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/synth_1/.Xil/Vivado-27881-edcn103-pc/dcp_5/fifo_generator_Width28_Depth16_DistRAM_in_context.xdc] for cell 'ToDDR/AddrFIFO'
Finished Parsing XDC File [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/synth_1/.Xil/Vivado-27881-edcn103-pc/dcp_5/fifo_generator_Width28_Depth16_DistRAM_in_context.xdc] for cell 'ToDDR/AddrFIFO'
Parsing XDC File [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.srcs/constrs_1/new/StreamWriteControl.xdc]
Finished Parsing XDC File [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.srcs/constrs_1/new/StreamWriteControl.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1771.234 ; gain = 13.000 ; free physical = 138 ; free virtual = 10218
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28397 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1771.238 ; gain = 906.102 ; free physical = 142 ; free virtual = 10223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1771.238 ; gain = 906.102 ; free physical = 142 ; free virtual = 10223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1771.238 ; gain = 906.102 ; free physical = 142 ; free virtual = 10223
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "LastPositionInRow_unfloped" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NxtState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FirstPositionOfRowBeingWritten_unfloped" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'MainFIFOWrite_PrState_reg' in module 'ConvEngineOutput_Control_Level1_DDR'
INFO: [Synth 8-5546] ROM "SideFIFOWrite_NxtState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "MainFIFOWrite_NxtState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MainFIFOWrite_NxtState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MainFIFOWrite_NxtState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MainFIFOWrite_NxtState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MainFIFOWrite_NxtState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MainFIFOWrite_NxtState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   s_rst |                              000 |                              000
               s_write_0 |                              001 |                              001
                  s_load |                              010 |                              101
      s_write_fromfifo_1 |                              011 |                              011
               s_write_1 |                              100 |                              010
               s_write_2 |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'MainFIFOWrite_PrState_reg' using encoding 'sequential' in module 'ConvEngineOutput_Control_Level1_DDR'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1899.246 ; gain = 1034.109 ; free physical = 179 ; free virtual = 10279
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------+------------+----------+
|      |RTL Partition                            |Replication |Instances |
+------+-----------------------------------------+------------+----------+
|1     |ConvEngineOutput_Datapath_Alternate__GB0 |           1|     29195|
|2     |ConvEngineOutput_Datapath_Alternate__GB1 |           1|     29033|
|3     |ConvEngineOutput_Datapath_Alternate__GB2 |           1|     29019|
|4     |ConvEngineOutput_Datapath_Alternate__GB3 |           1|     28990|
|5     |ConvEngineOutput_Top__GC0                |           1|      3214|
+------+-----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 1032  
	               18 Bit    Registers := 48    
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 60    
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2111  
	   5 Input     18 Bit        Muxes := 8     
	   2 Input     18 Bit        Muxes := 24    
	   2 Input      6 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 18    
	   3 Input      2 Bit        Muxes := 9     
	   9 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   6 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ConvEngineOutput_Datapath_Alternate 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1032  
	               18 Bit    Registers := 8     
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2111  
	   5 Input     18 Bit        Muxes := 8     
	   2 Input     18 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module ConvEngineOutput_Control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 15    
Module ConvEngineOutput_Control_Level1_DataBank 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 16    
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 18    
+---Muxes : 
	   9 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
Module ConvEngineOutput_Control_Level1_DDR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 24    
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 26    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 8     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1899.250 ; gain = 1034.113 ; free physical = 139 ; free virtual = 10238
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'Control/RowIdx_reg[8:0]' into 'Control/RowIdx_reg[8:0]' [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.srcs/sources_1/new/ConvEngineOutput_Control.vhd:461]
INFO: [Synth 8-4471] merging register 'Control/RowIdx_reg[8:0]' into 'Control/RowIdx_reg[8:0]' [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.srcs/sources_1/new/ConvEngineOutput_Control.vhd:461]
INFO: [Synth 8-4471] merging register 'Control/PositionInRow_reg[5:0]' into 'Control/PositionInRow_reg[5:0]' [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.srcs/sources_1/new/ConvEngineOutput_Control.vhd:491]
DSP Report: Generating DSP Control/WriteBankAddr_Temp2, operation Mode is: A*B.
DSP Report: operator Control/WriteBankAddr_Temp2 is absorbed into DSP Control/WriteBankAddr_Temp2.
DSP Report: Generating DSP Control/WriteBankAddr_Temp, operation Mode is: C+A*B.
DSP Report: operator Control/WriteBankAddr_Temp is absorbed into DSP Control/WriteBankAddr_Temp.
DSP Report: operator Control/WriteBankAddr_Temp1 is absorbed into DSP Control/WriteBankAddr_Temp.
DSP Report: Generating DSP Control/WriteBankAddr_floped1_reg, operation Mode is: (PCIN+(A:0x0):B2+C)'.
DSP Report: register B is absorbed into DSP Control/WriteBankAddr_floped1_reg.
DSP Report: register Control/WriteBankAddr_floped1_reg is absorbed into DSP Control/WriteBankAddr_floped1_reg.
DSP Report: operator Control/WriteBankAddr_Temp is absorbed into DSP Control/WriteBankAddr_floped1_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1899.250 ; gain = 1034.113 ; free physical = 157 ; free virtual = 10232
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1899.250 ; gain = 1034.113 ; free physical = 157 ; free virtual = 10232

Report RTL Partitions: 
+------+-----------------------------------------+------------+----------+
|      |RTL Partition                            |Replication |Instances |
+------+-----------------------------------------+------------+----------+
|1     |ConvEngineOutput_Datapath_Alternate__GB0 |           1|     47620|
|2     |ConvEngineOutput_Datapath_Alternate__GB1 |           1|     47391|
|3     |ConvEngineOutput_Datapath_Alternate__GB2 |           1|     47377|
|4     |ConvEngineOutput_Datapath_Alternate__GB3 |           1|     47348|
|5     |ConvEngineOutput_Top__GC0                |           1|      4883|
+------+-----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP:
+-------------------------+----------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name              | DSP Mapping          | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------+----------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ConvEngineOutput_Control | A*B                  | No           | 14     | 5      | 48     | 25     | 19     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|ConvEngineOutput_Control | C+A*B                | No           | 8      | 5      | 14     | 25     | 14     | 0    | 0    | 0    | 1    | 1     | 0    | 0    | 
|ConvEngineOutput_Control | (PCIN+(A:0x0):B2+C)' | No           | 30     | 5      | 14     | -1     | -1     | 0    | 1    | 0    | 1    | 1     | 0    | 1    | 
+-------------------------+----------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_3/\PoolingIdxFinal_Floped_2_reg[7][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_3/\PoolingIdxFinal_Floped_2_reg[7][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_3/\OutputTrimmed_Floped_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_3/\OutputTrimmed_Floped_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_3/\OutputTrimmed_Floped_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_3/\OutputTrimmed_Floped_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_3/\OutputTrimmed_Floped_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_3/\OutputTrimmed_Floped_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_3/\OutputTrimmed_Floped_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_3/\OutputTrimmed_Floped_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_3/\OutputTrimmed_Floped_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_3/\OutputTrimmed_Floped_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_3/\OutputTrimmed_Floped_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_3/\OutputTrimmed_Floped_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_3/\OutputTrimmed_Floped_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_3/\OutputTrimmed_Floped_reg[1][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_3/\OutputTrimmed_Floped_reg[1][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_3/\OutputTrimmed_Floped_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_3/\OutputTrimmed_Floped_reg[1][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_3/\OutputTrimmed_Floped_reg[5][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_3/\OutputTrimmed_Floped_reg[5][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_3/\OutputTrimmed_Floped_reg[5][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_3/\OutputTrimmed_Floped_reg[5][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_3/\OutputTrimmed_Floped_reg[5][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_3/\OutputTrimmed_Floped_reg[5][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_3/\OutputTrimmed_Floped_reg[5][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_3/\OutputTrimmed_Floped_reg[5][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_3/\OutputTrimmed_Floped_reg[5][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_3/\OutputTrimmed_Floped_reg[5][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_3/\OutputTrimmed_Floped_reg[5][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_3/\OutputTrimmed_Floped_reg[5][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_3/\OutputTrimmed_Floped_reg[5][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_3/\OutputTrimmed_Floped_reg[5][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_3/\OutputTrimmed_Floped_reg[5][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_3/\OutputTrimmed_Floped_reg[5][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_3/\OutputTrimmed_Floped_reg[5][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\PoolingIdxFinal_floped_1_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\PoolingIdxFinal_floped_1_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\PoolingIdxFinal_floped_1_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\PoolingIdxFinal_floped_1_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\PoolingIdxFinal_floped_1_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\PoolingIdxFinal_floped_1_reg[4][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\OutputTrimmed_Floped_reg[6][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\OutputTrimmed_Floped_reg[6][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\OutputTrimmed_Floped_reg[6][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\OutputTrimmed_Floped_reg[6][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\OutputTrimmed_Floped_reg[6][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\OutputTrimmed_Floped_reg[6][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\OutputTrimmed_Floped_reg[6][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\OutputTrimmed_Floped_reg[6][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\OutputTrimmed_Floped_reg[6][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\OutputTrimmed_Floped_reg[6][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\OutputTrimmed_Floped_reg[6][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\OutputTrimmed_Floped_reg[6][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\OutputTrimmed_Floped_reg[6][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\OutputTrimmed_Floped_reg[6][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\OutputTrimmed_Floped_reg[6][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\OutputTrimmed_Floped_reg[6][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\OutputTrimmed_Floped_reg[6][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\PoolingIdxFinal_Floped_2_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\PoolingIdxFinal_Floped_2_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\PoolingIdxFinal_Floped_2_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\PoolingIdxFinal_Floped_2_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\PoolingIdxFinal_Floped_2_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\PoolingIdxFinal_Floped_2_reg[4][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\OutputTrimmed_Floped_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\OutputTrimmed_Floped_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\OutputTrimmed_Floped_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\OutputTrimmed_Floped_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\OutputTrimmed_Floped_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\OutputTrimmed_Floped_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\OutputTrimmed_Floped_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\OutputTrimmed_Floped_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\OutputTrimmed_Floped_reg[2][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\OutputTrimmed_Floped_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\OutputTrimmed_Floped_reg[2][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\OutputTrimmed_Floped_reg[2][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\OutputTrimmed_Floped_reg[2][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\OutputTrimmed_Floped_reg[2][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\OutputTrimmed_Floped_reg[2][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\OutputTrimmed_Floped_reg[2][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_2/\OutputTrimmed_Floped_reg[2][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_1/\PoolingIdxFinal_floped_1_reg[6][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_1/\PoolingIdxFinal_floped_1_reg[6][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_1/\PoolingIdxFinal_floped_1_reg[5][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_1/\PoolingIdxFinal_floped_1_reg[5][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_1/\PoolingIdxFinal_floped_1_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_1/\PoolingIdxFinal_floped_1_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_1/\PoolingIdxFinal_floped_1_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_1/\PoolingIdxFinal_floped_1_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_1/\OutputTrimmed_Floped_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_1/\OutputTrimmed_Floped_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_1/\OutputTrimmed_Floped_reg[3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_1/\OutputTrimmed_Floped_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_1/\OutputTrimmed_Floped_reg[3][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_1/\OutputTrimmed_Floped_reg[3][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_1/\OutputTrimmed_Floped_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_1/\OutputTrimmed_Floped_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_1/\OutputTrimmed_Floped_reg[3][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataPathi_1/\OutputTrimmed_Floped_reg[3][9] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[0][0] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[0][1] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[0][2] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[0][3] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[0][4] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[0][5] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[0][6] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[0][7] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[0][8] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[0][9] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[0][10] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[0][11] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[0][12] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[0][13] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[0][14] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[0][15] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[0][16] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[0][17] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[1][0] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[1][1] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[1][2] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[1][3] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[1][4] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[1][5] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[1][6] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[1][7] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[1][8] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[1][9] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[1][10] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[1][11] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[1][12] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[1][13] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[1][14] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[1][15] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[1][16] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[1][17] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[2][0] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[2][1] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[2][2] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[2][3] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[2][4] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[2][5] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[2][6] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[2][7] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[2][8] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[2][9] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[2][10] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[2][11] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[2][12] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[2][13] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[2][14] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[2][15] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[2][16] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[2][17] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[3][0] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[3][1] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[3][2] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[3][3] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[3][4] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[3][5] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[3][6] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[3][7] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[3][8] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[3][9] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[3][10] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[3][11] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[3][12] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[3][13] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[3][14] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[3][15] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[3][16] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[3][17] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[4][0] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[4][1] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[4][2] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[4][3] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[4][4] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[4][5] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[4][6] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[4][7] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[4][8] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[4][9] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[4][10] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[4][11] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[4][12] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[4][13] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[4][14] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[4][15] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[4][16] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[4][17] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[5][0] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[5][1] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[5][2] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[5][3] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[5][4] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[5][5] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[5][6] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[5][7] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[5][8] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'i_4/\ToDDR/Data_Set2_reg[5][9] ' (FDRE) to 'i_4/\ToDDR/Idx_Set2_reg[7][0] '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 1899.250 ; gain = 1034.113 ; free physical = 175 ; free virtual = 10098
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 1899.250 ; gain = 1034.113 ; free physical = 175 ; free virtual = 10098

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |ConvEngineOutput_Top__GC0 |           1|      3123|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:31 ; elapsed = 00:01:37 . Memory (MB): peak = 1899.250 ; gain = 1034.113 ; free physical = 214 ; free virtual = 10145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:38 . Memory (MB): peak = 1899.250 ; gain = 1034.113 ; free physical = 421 ; free virtual = 10352
---------------------------------------------------------------------------------
Finished Parallel Timing Optimization  : Time (s): cpu = 00:01:33 ; elapsed = 00:01:38 . Memory (MB): peak = 1899.250 ; gain = 1034.113 ; free physical = 421 ; free virtual = 10352

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |ConvEngineOutput_Top__GC0 |           1|      3123|
+------+--------------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:33 ; elapsed = 00:01:38 . Memory (MB): peak = 1899.250 ; gain = 1034.113 ; free physical = 421 ; free virtual = 10352
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:33 ; elapsed = 00:01:39 . Memory (MB): peak = 1899.250 ; gain = 1034.113 ; free physical = 403 ; free virtual = 10336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:34 ; elapsed = 00:01:39 . Memory (MB): peak = 1899.250 ; gain = 1034.113 ; free physical = 352 ; free virtual = 10306
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:34 ; elapsed = 00:01:39 . Memory (MB): peak = 1899.250 ; gain = 1034.113 ; free physical = 352 ; free virtual = 10305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:34 ; elapsed = 00:01:39 . Memory (MB): peak = 1899.250 ; gain = 1034.113 ; free physical = 344 ; free virtual = 10300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:34 ; elapsed = 00:01:39 . Memory (MB): peak = 1899.250 ; gain = 1034.113 ; free physical = 344 ; free virtual = 10300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:34 ; elapsed = 00:01:39 . Memory (MB): peak = 1899.250 ; gain = 1034.113 ; free physical = 345 ; free virtual = 10301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:34 ; elapsed = 00:01:39 . Memory (MB): peak = 1899.250 ; gain = 1034.113 ; free physical = 344 ; free virtual = 10301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------------+----------+
|      |BlackBox name                           |Instances |
+------+----------------------------------------+----------+
|1     |fifo_generator_Width480_Depth16_DistRAM |         1|
|2     |fifo_generator_Width160_Depth512        |         1|
|3     |fifo_generator_Width28_Depth16_DistRAM  |         1|
|4     |fifo_generator_Width320_Depth16_DistRAM |         1|
|5     |fifo_generator_Width16_Depth16_DistRAM  |         1|
+------+----------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------+------+
|      |Cell                                    |Count |
+------+----------------------------------------+------+
|1     |fifo_generator_Width160_Depth512        |     1|
|2     |fifo_generator_Width16_Depth16_DistRAM  |     1|
|3     |fifo_generator_Width28_Depth16_DistRAM  |     1|
|4     |fifo_generator_Width320_Depth16_DistRAM |     1|
|5     |fifo_generator_Width480_Depth16_DistRAM |     1|
|6     |CARRY4                                  |    57|
|7     |DSP48E1                                 |     1|
|8     |DSP48E1_1                               |     1|
|9     |DSP48E1_2                               |     1|
|10    |LUT1                                    |    45|
|11    |LUT2                                    |   282|
|12    |LUT3                                    |    51|
|13    |LUT4                                    |    78|
|14    |LUT5                                    |    63|
|15    |LUT6                                    |   124|
|16    |FDRE                                    |   508|
+------+----------------------------------------+------+

Report Instance Areas: 
+------+-------------+-----------------------------------------+------+
|      |Instance     |Module                                   |Cells |
+------+-------------+-----------------------------------------+------+
|1     |top          |                                         |  2225|
|2     |  Control    |ConvEngineOutput_Control                 |   600|
|3     |  ToDDR      |ConvEngineOutput_Control_Level1_DDR      |  1207|
|4     |  ToDataBank |ConvEngineOutput_Control_Level1_DataBank |   363|
+------+-------------+-----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:01:39 . Memory (MB): peak = 1899.250 ; gain = 1034.113 ; free physical = 344 ; free virtual = 10301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 1899.250 ; gain = 353.430 ; free physical = 343 ; free virtual = 10300
Synthesis Optimization Complete : Time (s): cpu = 00:01:34 ; elapsed = 00:01:40 . Memory (MB): peak = 1899.250 ; gain = 1034.113 ; free physical = 343 ; free virtual = 10300
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
257 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:40 . Memory (MB): peak = 1899.250 ; gain = 960.879 ; free physical = 291 ; free virtual = 10256
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:05 . Memory (MB): peak = 1931.262 ; gain = 0.000 ; free physical = 267 ; free virtual = 10233
INFO: [Common 17-206] Exiting Vivado at Thu Mar 31 12:48:00 2016...
