m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/simulation/modelsim
vadder
Z1 !s110 1760357128
!i10b 1
!s100 jXE67fZjiCj2W4l?`i:H?0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IV^e6?RPkz6ZXg3:UH4C?N0
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1760345557
8/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/adder.v
F/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/adder.v
!i122 13
L0 4 8
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1760357128.000000
!s107 /home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components|/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/adder.v|
!i113 1
Z7 o-vlog01compat -work work
Z8 !s92 -vlog01compat -work work +incdir+/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components
Z9 tCvgOpt 0
valu
R1
!i10b 1
!s100 6M41DOz9F>[Mfd`Aenc@:2
R2
IeEm?23]J5O4mbBonN4BV63
R3
R0
w1760349672
8/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/alu.v
F/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/alu.v
!i122 12
L0 4 30
R5
r1
!s85 0
31
R6
!s107 /home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/alu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components|/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/alu.v|
!i113 1
R7
R8
R9
valu_decoder
R1
!i10b 1
!s100 dg;DlgHjC]ZUS217BKW1Z1
R2
I5eS6iRlA5R@0F:aZTnJeU3
R3
R0
w1760349387
8/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/alu_decoder.v
F/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/alu_decoder.v
!i122 11
L0 4 35
R5
r1
!s85 0
31
R6
!s107 /home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/alu_decoder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components|/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/alu_decoder.v|
!i113 1
R7
R8
R9
vcontroller
R1
!i10b 1
!s100 hYB_iBF<>;a40cnz90bDi3
R2
IX?9EMfhKJ]RHHV03F1:hn2
R3
R0
w1760347524
8/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/controller.v
F/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/controller.v
!i122 10
Z10 L0 4 25
R5
r1
!s85 0
31
R6
!s107 /home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components|/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/controller.v|
!i113 1
R7
R8
R9
vdata_mem
Z11 !s110 1760357127
!i10b 1
!s100 656E=UJD5W;F1UM>8ioTg0
R2
Ibd]6^>jCi[?M1;:j2c=Y[0
R3
R0
w1760357076
8/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/data_mem.v
F/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/data_mem.v
!i122 2
L0 4 71
R5
r1
!s85 0
31
Z12 !s108 1760357127.000000
!s107 /home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/data_mem.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code|/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/data_mem.v|
!i113 1
R7
Z13 !s92 -vlog01compat -work work +incdir+/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code
R9
vdatapath
R1
!i10b 1
!s100 bC6^=_3LT460TO<UhH?nM1
R2
I:bBK4f7z^`bbz_lWfTN:e1
R3
R0
w1760348014
8/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/datapath.v
F/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/datapath.v
!i122 9
L0 3 46
R5
r1
!s85 0
31
R6
!s107 /home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/datapath.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components|/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/datapath.v|
!i113 1
R7
R8
R9
vimm_extend
R1
!i10b 1
!s100 KCY0HN8a_SDDT@o^3341e2
R2
I[VQbJ<@_IQf2=6B48IL?S1
R3
R0
R4
8/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/imm_extend.v
F/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/imm_extend.v
!i122 8
L0 3 21
R5
r1
!s85 0
31
R6
!s107 /home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/imm_extend.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components|/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/imm_extend.v|
!i113 1
R7
R8
R9
vinstr_mem
R1
!i10b 1
!s100 _2]cbk6YNQ9ECcKm2oV;A0
R2
IY_PIdSEFb>e;W8;a?zjVl3
R3
R0
w1760345604
8/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/instr_mem.v
F/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/instr_mem.v
!i122 14
L0 4 18
R5
r1
!s85 0
31
R6
!s107 /home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/instr_mem.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code|/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/instr_mem.v|
!i113 1
R7
R13
R9
vmain_decoder
R1
!i10b 1
!s100 ?<zjTJL[TmdM>dHA=`7Bm0
R2
I^V:FU^g91`>^0B77S_j7P2
R3
R0
w1760348134
8/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/main_decoder.v
F/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/main_decoder.v
!i122 7
L0 4 42
R5
r1
!s85 0
31
R6
!s107 /home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/main_decoder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components|/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/main_decoder.v|
!i113 1
R7
R8
R9
vmux2
R1
!i10b 1
!s100 O<Ld`3jD6QL?6PIEe_QAk1
R2
I^7Sk3nMl@`FV[7[8=?>oK2
R3
R0
R4
8/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/mux2.v
F/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/mux2.v
!i122 6
Z14 L0 4 9
R5
r1
!s85 0
31
R6
!s107 /home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/mux2.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components|/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/mux2.v|
!i113 1
R7
R8
R9
vmux4
R1
!i10b 1
!s100 V4YdM>hK^I8CMb?cH8Cej3
R2
IONi7J9`cF>9k]k[`W[LDd2
R3
R0
R4
8/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/mux4.v
F/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/mux4.v
!i122 5
R14
R5
r1
!s85 0
31
R12
!s107 /home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/mux4.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components|/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/mux4.v|
!i113 1
R7
R8
R9
vreg_file
R11
!i10b 1
!s100 z2]InGk0[gjzdlc7_WWYI1
R2
I37KcB=c>`6D2[W5LiZKEO0
R3
R0
R4
8/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/reg_file.v
F/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/reg_file.v
!i122 4
L0 8 27
R5
r1
!s85 0
31
R12
!s107 /home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/reg_file.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components|/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/reg_file.v|
!i113 1
R7
R8
R9
vreset_ff
R11
!i10b 1
!s100 c1I5T0L8]]ZK0dn2hg0_F0
R2
IPN6EQkJ[T:nWI]28FXaI_0
R3
R0
R4
8/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/reset_ff.v
F/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/reset_ff.v
!i122 3
L0 4 12
R5
r1
!s85 0
31
R12
!s107 /home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/reset_ff.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components|/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/reset_ff.v|
!i113 1
R7
R8
R9
vriscv_cpu
R11
!i10b 1
!s100 G_RC^kR7SGFZc:JcHOfKW1
R2
IDQ:Q9G[dVGj7SMlQQNV_F3
R3
R0
w1760347612
8/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/riscv_cpu.v
F/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/riscv_cpu.v
!i122 1
L0 4 23
R5
r1
!s85 0
31
R12
!s107 /home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/riscv_cpu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code|/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/riscv_cpu.v|
!i113 1
R7
R13
R9
vt1c_riscv_cpu
R11
!i10b 1
!s100 _06EPmW0mYWo69XjmhmhY3
R2
IVoW6955>ABD_SgPIB<f2;1
R3
R0
R4
8/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/t1c_riscv_cpu.v
F/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/t1c_riscv_cpu.v
!i122 0
R10
R5
r1
!s85 0
31
R12
!s107 /home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/t1c_riscv_cpu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code|/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/t1c_riscv_cpu.v|
!i113 1
R7
R13
R9
vtb
R1
!i10b 1
!s100 3lMj:0B^XkCNJJiBLB9Bo0
R2
IT=CMoaS9P3dhAoL[b1R5B3
R3
R0
w1760294254
8/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/.test/tb.v
F/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/.test/tb.v
!i122 15
L0 3 532
R5
r1
!s85 0
31
R6
!s107 /home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/.test/tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/.test|/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/.test/tb.v|
!i113 1
R7
!s92 -vlog01compat -work work +incdir+/home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/.test
R9
