<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\GowinProjects\UART_by_DOTTO\impl\gwsynthesis\UART_by_DOTTO.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\GowinProjects\UART_by_DOTTO\src\pins.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.06-1</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NZ-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NZ-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Aug 18 11:23:49 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>409</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>214</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clksys</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clksys_ibuf/I </td>
</tr>
<tr>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.905</td>
<td>84.000
<td>0.000</td>
<td>5.952</td>
<td>clksys_ibuf/I</td>
<td>clksys</td>
<td>Gowin_CLK/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>Gowin_CLK/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.905</td>
<td>84.000
<td>0.000</td>
<td>5.952</td>
<td>clksys_ibuf/I</td>
<td>clksys</td>
<td>Gowin_CLK/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>Gowin_CLK/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.810</td>
<td>42.000
<td>0.000</td>
<td>11.905</td>
<td>clksys_ibuf/I</td>
<td>clksys</td>
<td>Gowin_CLK/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>Gowin_CLK/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>35.714</td>
<td>28.000
<td>0.000</td>
<td>17.857</td>
<td>clksys_ibuf/I</td>
<td>clksys</td>
<td>Gowin_CLK/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
<td>84.000(MHz)</td>
<td>99.566(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clksys!</h4>
<h4>No timing paths to get frequency of Gowin_CLK/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of Gowin_CLK/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of Gowin_CLK/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clksys</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clksys</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_CLK/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_CLK/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_CLK/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_CLK/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_CLK/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_CLK/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.861</td>
<td>uart_control/timeout_8_s0/Q</td>
<td>uart_control/dataout_0_s4/D</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>9.644</td>
</tr>
<tr>
<td>2</td>
<td>2.282</td>
<td>uart_control/timeout_8_s0/Q</td>
<td>uart_control/dataout_3_s4/D</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>9.223</td>
</tr>
<tr>
<td>3</td>
<td>2.282</td>
<td>uart_control/timeout_8_s0/Q</td>
<td>uart_control/dataout_19_s4/D</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>9.223</td>
</tr>
<tr>
<td>4</td>
<td>2.346</td>
<td>uart_control/timeout_8_s0/Q</td>
<td>uart_control/dataout_17_s4/D</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>9.159</td>
</tr>
<tr>
<td>5</td>
<td>2.401</td>
<td>uart_control/timeout_8_s0/Q</td>
<td>uart_control/dataout_1_s4/D</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>9.103</td>
</tr>
<tr>
<td>6</td>
<td>2.401</td>
<td>uart_control/timeout_8_s0/Q</td>
<td>uart_control/dataout_16_s2/D</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>9.103</td>
</tr>
<tr>
<td>7</td>
<td>2.423</td>
<td>uart_control/timeout_8_s0/Q</td>
<td>uart_control/ready_s8/D</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>9.081</td>
</tr>
<tr>
<td>8</td>
<td>2.454</td>
<td>uart_control/timeout_8_s0/Q</td>
<td>uart_control/dataout_8_s2/CE</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>9.407</td>
</tr>
<tr>
<td>9</td>
<td>2.454</td>
<td>uart_control/timeout_8_s0/Q</td>
<td>uart_control/dataout_10_s2/CE</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>9.407</td>
</tr>
<tr>
<td>10</td>
<td>2.454</td>
<td>uart_control/timeout_8_s0/Q</td>
<td>uart_control/dataout_16_s2/CE</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>9.407</td>
</tr>
<tr>
<td>11</td>
<td>2.454</td>
<td>uart_control/timeout_8_s0/Q</td>
<td>uart_control/dataout_18_s2/CE</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>9.407</td>
</tr>
<tr>
<td>12</td>
<td>2.607</td>
<td>uart_control/timeout_8_s0/Q</td>
<td>uart_control/dataout_5_s4/D</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>8.898</td>
</tr>
<tr>
<td>13</td>
<td>2.607</td>
<td>uart_control/timeout_8_s0/Q</td>
<td>uart_control/dataout_11_s4/D</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>8.898</td>
</tr>
<tr>
<td>14</td>
<td>2.614</td>
<td>uart_control/timeout_8_s0/Q</td>
<td>uart_control/dataout_9_s2/D</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>8.891</td>
</tr>
<tr>
<td>15</td>
<td>2.614</td>
<td>uart_control/timeout_8_s0/Q</td>
<td>uart_control/dataout_13_s2/D</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>8.891</td>
</tr>
<tr>
<td>16</td>
<td>2.623</td>
<td>uart_control/timeout_8_s0/Q</td>
<td>uart_control/dataout_18_s2/D</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>8.882</td>
</tr>
<tr>
<td>17</td>
<td>2.701</td>
<td>uart_control/timeout_8_s0/Q</td>
<td>uart_control/error_s1/D</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>8.804</td>
</tr>
<tr>
<td>18</td>
<td>2.738</td>
<td>uart_control/timeout_8_s0/Q</td>
<td>uart_control/dataout_21_s2/D</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>8.766</td>
</tr>
<tr>
<td>19</td>
<td>2.814</td>
<td>uart_control/timeout_8_s0/Q</td>
<td>uart_control/dataout_8_s2/D</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>8.691</td>
</tr>
<tr>
<td>20</td>
<td>2.814</td>
<td>uart_control/timeout_8_s0/Q</td>
<td>uart_control/dataout_10_s2/D</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>8.691</td>
</tr>
<tr>
<td>21</td>
<td>2.822</td>
<td>uart_control/timeout_8_s0/Q</td>
<td>uart_control/dataout_9_s2/CE</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>9.040</td>
</tr>
<tr>
<td>22</td>
<td>2.822</td>
<td>uart_control/timeout_8_s0/Q</td>
<td>uart_control/dataout_13_s2/CE</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>9.040</td>
</tr>
<tr>
<td>23</td>
<td>2.822</td>
<td>uart_control/timeout_8_s0/Q</td>
<td>uart_control/dataout_21_s2/CE</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>9.040</td>
</tr>
<tr>
<td>24</td>
<td>2.830</td>
<td>uart_control/timeout_8_s0/Q</td>
<td>uart_control/dataout_2_s4/D</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>8.675</td>
</tr>
<tr>
<td>25</td>
<td>2.934</td>
<td>uart_control/timeout_15_s0/Q</td>
<td>uart_control/u_data_out_6_s2/CE</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>8.928</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.556</td>
<td>uart_control/uart/data_arrived_s0/Q</td>
<td>uart_control/uart/data_arrived_s0/RESET</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>2</td>
<td>0.557</td>
<td>uart_control/arrived_s5/Q</td>
<td>uart_control/arrived_s5/RESET</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>3</td>
<td>0.558</td>
<td>u_frametosend_s1/Q</td>
<td>u_frametosend_s1/RESET</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>4</td>
<td>0.561</td>
<td>uart_control/u_writting_s4/Q</td>
<td>uart_control/u_writting_s4/RESET</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>5</td>
<td>0.564</td>
<td>uart_control/error_s1/Q</td>
<td>uart_control/error_s1/RESET</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.579</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>uart_control/uart/time_in_0_s3/Q</td>
<td>uart_control/uart/time_in_0_s3/D</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>uart_control/uart/shifter_out_0_s1/Q</td>
<td>uart_control/uart/shifter_out_0_s1/D</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>uart_control/uart/cntbit_out_4_s1/Q</td>
<td>uart_control/uart/cntbit_out_4_s1/D</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>uart_control/uart/cntbit_in_2_s1/Q</td>
<td>uart_control/uart/cntbit_in_2_s1/D</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>uart_control/uart/cntbit_in_4_s1/Q</td>
<td>uart_control/uart/cntbit_in_4_s1/D</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>uart_control/dataout_3_s4/Q</td>
<td>uart_control/dataout_3_s4/D</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>uart_control/dataout_5_s4/Q</td>
<td>uart_control/dataout_5_s4/D</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>uart_control/dataout_17_s4/Q</td>
<td>uart_control/dataout_17_s4/D</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>uart_control/bytesreceived_2_s2/Q</td>
<td>uart_control/bytesreceived_2_s2/D</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>uart_control/timeout_0_s0/Q</td>
<td>uart_control/timeout_0_s0/D</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>uart_control/uart/time_in_7_s1/Q</td>
<td>uart_control/uart/time_in_7_s1/D</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>uart_control/u_data_out_5_s4/Q</td>
<td>uart_control/u_data_out_5_s4/D</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.710</td>
<td>uart_control/uart/cntbit_out_0_s1/Q</td>
<td>uart_control/uart/cntbit_out_0_s1/D</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>19</td>
<td>0.710</td>
<td>uart_control/try_1_s2/Q</td>
<td>uart_control/try_1_s2/D</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>20</td>
<td>0.710</td>
<td>uart_control/bytessent_2_s2/Q</td>
<td>uart_control/bytessent_2_s2/D</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>21</td>
<td>0.710</td>
<td>uart_control/bytesreceived_3_s2/Q</td>
<td>uart_control/bytesreceived_3_s2/D</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>22</td>
<td>0.711</td>
<td>uart_control/uart/time_out_0_s1/Q</td>
<td>uart_control/uart/time_out_0_s1/D</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>23</td>
<td>0.714</td>
<td>uart_control/uart/readyOut_s4/Q</td>
<td>uart_control/uart/readyOut_s4/D</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>24</td>
<td>0.714</td>
<td>uart_control/uart/step_in_1_s1/Q</td>
<td>uart_control/uart/step_in_1_s1/D</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>25</td>
<td>0.715</td>
<td>uart_control/uart/step_out_1_s3/Q</td>
<td>uart_control/uart/step_out_1_s3/D</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_frameout_13_s1</td>
</tr>
<tr>
<td>2</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_frametosend_s1</td>
</tr>
<tr>
<td>3</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_frameout_18_s2</td>
</tr>
<tr>
<td>4</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uart_control/timeout_13_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uart_control/bytesreceived_2_s2</td>
</tr>
<tr>
<td>6</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uart_control/u_data_out_2_s4</td>
</tr>
<tr>
<td>7</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uart_control/u_data_out_5_s4</td>
</tr>
<tr>
<td>8</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uart_control/bytesreceived_3_s2</td>
</tr>
<tr>
<td>9</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uart_control/dataout_0_s4</td>
</tr>
<tr>
<td>10</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uart_control/dataout_1_s4</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.861</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.434</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/timeout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/dataout_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>uart_control/timeout_8_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">uart_control/timeout_8_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>uart_control/u_writting_s11/I2</td>
</tr>
<tr>
<td>3.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C6[3][A]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s11/F</td>
</tr>
<tr>
<td>4.517</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>uart_control/u_writting_s7/I0</td>
</tr>
<tr>
<td>5.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s7/F</td>
</tr>
<tr>
<td>7.429</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td>uart_control/dataout_23_s5/I0</td>
</tr>
<tr>
<td>8.528</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C7[3][B]</td>
<td style=" background: #97FFFF;">uart_control/dataout_23_s5/F</td>
</tr>
<tr>
<td>10.335</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>uart_control/n854_s11/I2</td>
</tr>
<tr>
<td>11.434</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td style=" background: #97FFFF;">uart_control/n854_s11/F</td>
</tr>
<tr>
<td>11.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td style=" font-weight:bold;">uart_control/dataout_0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>uart_control/dataout_0_s4/CLK</td>
</tr>
<tr>
<td>13.295</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>uart_control/dataout_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.396, 45.585%; route: 4.789, 49.663%; tC2Q: 0.458, 4.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/timeout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/dataout_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>uart_control/timeout_8_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">uart_control/timeout_8_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>uart_control/u_writting_s11/I2</td>
</tr>
<tr>
<td>3.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C6[3][A]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s11/F</td>
</tr>
<tr>
<td>4.517</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>uart_control/u_writting_s7/I0</td>
</tr>
<tr>
<td>5.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s7/F</td>
</tr>
<tr>
<td>7.429</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td>uart_control/dataout_23_s5/I0</td>
</tr>
<tr>
<td>8.528</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C7[3][B]</td>
<td style=" background: #97FFFF;">uart_control/dataout_23_s5/F</td>
</tr>
<tr>
<td>10.191</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>uart_control/n848_s11/I2</td>
</tr>
<tr>
<td>11.013</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td style=" background: #97FFFF;">uart_control/n848_s11/F</td>
</tr>
<tr>
<td>11.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td style=" font-weight:bold;">uart_control/dataout_3_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>uart_control/dataout_3_s4/CLK</td>
</tr>
<tr>
<td>13.295</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>uart_control/dataout_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.119, 44.662%; route: 4.645, 50.369%; tC2Q: 0.458, 4.970%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/timeout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/dataout_19_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>uart_control/timeout_8_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">uart_control/timeout_8_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>uart_control/u_writting_s11/I2</td>
</tr>
<tr>
<td>3.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C6[3][A]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s11/F</td>
</tr>
<tr>
<td>4.517</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>uart_control/u_writting_s7/I0</td>
</tr>
<tr>
<td>5.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s7/F</td>
</tr>
<tr>
<td>7.429</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td>uart_control/dataout_23_s5/I0</td>
</tr>
<tr>
<td>8.528</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C7[3][B]</td>
<td style=" background: #97FFFF;">uart_control/dataout_23_s5/F</td>
</tr>
<tr>
<td>10.191</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td>uart_control/n816_s11/I3</td>
</tr>
<tr>
<td>11.013</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td style=" background: #97FFFF;">uart_control/n816_s11/F</td>
</tr>
<tr>
<td>11.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td style=" font-weight:bold;">uart_control/dataout_19_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td>uart_control/dataout_19_s4/CLK</td>
</tr>
<tr>
<td>13.295</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C9[0][B]</td>
<td>uart_control/dataout_19_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.119, 44.662%; route: 4.645, 50.369%; tC2Q: 0.458, 4.970%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/timeout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/dataout_17_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>uart_control/timeout_8_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">uart_control/timeout_8_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>uart_control/u_writting_s11/I2</td>
</tr>
<tr>
<td>3.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C6[3][A]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s11/F</td>
</tr>
<tr>
<td>4.517</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>uart_control/u_writting_s7/I0</td>
</tr>
<tr>
<td>5.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s7/F</td>
</tr>
<tr>
<td>7.429</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td>uart_control/dataout_23_s5/I0</td>
</tr>
<tr>
<td>8.528</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C7[3][B]</td>
<td style=" background: #97FFFF;">uart_control/dataout_23_s5/F</td>
</tr>
<tr>
<td>9.850</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>uart_control/n820_s11/I1</td>
</tr>
<tr>
<td>10.949</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td style=" background: #97FFFF;">uart_control/n820_s11/F</td>
</tr>
<tr>
<td>10.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td style=" font-weight:bold;">uart_control/dataout_17_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>uart_control/dataout_17_s4/CLK</td>
</tr>
<tr>
<td>13.295</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>uart_control/dataout_17_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.396, 47.996%; route: 4.305, 46.999%; tC2Q: 0.458, 5.004%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/timeout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/dataout_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>uart_control/timeout_8_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">uart_control/timeout_8_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>uart_control/u_writting_s11/I2</td>
</tr>
<tr>
<td>3.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C6[3][A]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s11/F</td>
</tr>
<tr>
<td>4.517</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>uart_control/u_writting_s7/I0</td>
</tr>
<tr>
<td>5.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s7/F</td>
</tr>
<tr>
<td>7.429</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td>uart_control/dataout_23_s5/I0</td>
</tr>
<tr>
<td>8.528</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C7[3][B]</td>
<td style=" background: #97FFFF;">uart_control/dataout_23_s5/F</td>
</tr>
<tr>
<td>9.861</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td>uart_control/n852_s11/I2</td>
</tr>
<tr>
<td>10.893</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td style=" background: #97FFFF;">uart_control/n852_s11/F</td>
</tr>
<tr>
<td>10.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td style=" font-weight:bold;">uart_control/dataout_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td>uart_control/dataout_1_s4/CLK</td>
</tr>
<tr>
<td>13.295</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C10[2][A]</td>
<td>uart_control/dataout_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.329, 47.554%; route: 4.316, 47.411%; tC2Q: 0.458, 5.035%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/timeout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/dataout_16_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>uart_control/timeout_8_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">uart_control/timeout_8_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>uart_control/u_writting_s11/I2</td>
</tr>
<tr>
<td>3.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C6[3][A]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s11/F</td>
</tr>
<tr>
<td>4.517</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>uart_control/u_writting_s7/I0</td>
</tr>
<tr>
<td>5.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s7/F</td>
</tr>
<tr>
<td>7.429</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td>uart_control/dataout_23_s5/I0</td>
</tr>
<tr>
<td>8.528</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C7[3][B]</td>
<td style=" background: #97FFFF;">uart_control/dataout_23_s5/F</td>
</tr>
<tr>
<td>9.861</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td>uart_control/n822_s9/I0</td>
</tr>
<tr>
<td>10.893</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" background: #97FFFF;">uart_control/n822_s9/F</td>
</tr>
<tr>
<td>10.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" font-weight:bold;">uart_control/dataout_16_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td>uart_control/dataout_16_s2/CLK</td>
</tr>
<tr>
<td>13.295</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C10[0][B]</td>
<td>uart_control/dataout_16_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.329, 47.554%; route: 4.316, 47.411%; tC2Q: 0.458, 5.035%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/timeout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/ready_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>uart_control/timeout_8_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">uart_control/timeout_8_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>uart_control/u_writting_s11/I2</td>
</tr>
<tr>
<td>3.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C6[3][A]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s11/F</td>
</tr>
<tr>
<td>4.517</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>uart_control/u_writting_s7/I0</td>
</tr>
<tr>
<td>5.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s7/F</td>
</tr>
<tr>
<td>7.429</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][B]</td>
<td>uart_control/n747_s7/I2</td>
</tr>
<tr>
<td>8.461</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C7[1][B]</td>
<td style=" background: #97FFFF;">uart_control/n747_s7/F</td>
</tr>
<tr>
<td>10.245</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td>uart_control/n806_s12/I1</td>
</tr>
<tr>
<td>10.871</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td style=" background: #97FFFF;">uart_control/n806_s12/F</td>
</tr>
<tr>
<td>10.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td style=" font-weight:bold;">uart_control/ready_s8/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td>uart_control/ready_s8/CLK</td>
</tr>
<tr>
<td>13.295</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C10[0][A]</td>
<td>uart_control/ready_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.856, 42.461%; route: 4.767, 52.492%; tC2Q: 0.458, 5.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/timeout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/dataout_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>uart_control/timeout_8_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">uart_control/timeout_8_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>uart_control/u_writting_s11/I2</td>
</tr>
<tr>
<td>3.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C6[3][A]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s11/F</td>
</tr>
<tr>
<td>4.517</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>uart_control/u_writting_s7/I0</td>
</tr>
<tr>
<td>5.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s7/F</td>
</tr>
<tr>
<td>7.429</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td>uart_control/dataout_23_s5/I0</td>
</tr>
<tr>
<td>8.528</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C7[3][B]</td>
<td style=" background: #97FFFF;">uart_control/dataout_23_s5/F</td>
</tr>
<tr>
<td>9.859</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td>uart_control/dataout_23_s10/I1</td>
</tr>
<tr>
<td>10.484</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C9[3][A]</td>
<td style=" background: #97FFFF;">uart_control/dataout_23_s10/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" font-weight:bold;">uart_control/dataout_8_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>uart_control/dataout_8_s2/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>uart_control/dataout_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.922, 41.691%; route: 5.027, 53.437%; tC2Q: 0.458, 4.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/timeout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/dataout_10_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>uart_control/timeout_8_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">uart_control/timeout_8_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>uart_control/u_writting_s11/I2</td>
</tr>
<tr>
<td>3.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C6[3][A]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s11/F</td>
</tr>
<tr>
<td>4.517</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>uart_control/u_writting_s7/I0</td>
</tr>
<tr>
<td>5.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s7/F</td>
</tr>
<tr>
<td>7.429</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td>uart_control/dataout_23_s5/I0</td>
</tr>
<tr>
<td>8.528</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C7[3][B]</td>
<td style=" background: #97FFFF;">uart_control/dataout_23_s5/F</td>
</tr>
<tr>
<td>9.859</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td>uart_control/dataout_23_s10/I1</td>
</tr>
<tr>
<td>10.484</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C9[3][A]</td>
<td style=" background: #97FFFF;">uart_control/dataout_23_s10/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" font-weight:bold;">uart_control/dataout_10_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>uart_control/dataout_10_s2/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>uart_control/dataout_10_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.922, 41.691%; route: 5.027, 53.437%; tC2Q: 0.458, 4.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/timeout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/dataout_16_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>uart_control/timeout_8_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">uart_control/timeout_8_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>uart_control/u_writting_s11/I2</td>
</tr>
<tr>
<td>3.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C6[3][A]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s11/F</td>
</tr>
<tr>
<td>4.517</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>uart_control/u_writting_s7/I0</td>
</tr>
<tr>
<td>5.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s7/F</td>
</tr>
<tr>
<td>7.429</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td>uart_control/dataout_23_s5/I0</td>
</tr>
<tr>
<td>8.528</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C7[3][B]</td>
<td style=" background: #97FFFF;">uart_control/dataout_23_s5/F</td>
</tr>
<tr>
<td>9.859</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td>uart_control/dataout_23_s10/I1</td>
</tr>
<tr>
<td>10.484</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C9[3][A]</td>
<td style=" background: #97FFFF;">uart_control/dataout_23_s10/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" font-weight:bold;">uart_control/dataout_16_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td>uart_control/dataout_16_s2/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C10[0][B]</td>
<td>uart_control/dataout_16_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.922, 41.691%; route: 5.027, 53.437%; tC2Q: 0.458, 4.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/timeout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/dataout_18_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>uart_control/timeout_8_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">uart_control/timeout_8_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>uart_control/u_writting_s11/I2</td>
</tr>
<tr>
<td>3.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C6[3][A]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s11/F</td>
</tr>
<tr>
<td>4.517</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>uart_control/u_writting_s7/I0</td>
</tr>
<tr>
<td>5.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s7/F</td>
</tr>
<tr>
<td>7.429</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td>uart_control/dataout_23_s5/I0</td>
</tr>
<tr>
<td>8.528</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C7[3][B]</td>
<td style=" background: #97FFFF;">uart_control/dataout_23_s5/F</td>
</tr>
<tr>
<td>9.859</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td>uart_control/dataout_23_s10/I1</td>
</tr>
<tr>
<td>10.484</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C9[3][A]</td>
<td style=" background: #97FFFF;">uart_control/dataout_23_s10/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td style=" font-weight:bold;">uart_control/dataout_18_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>uart_control/dataout_18_s2/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>uart_control/dataout_18_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.922, 41.691%; route: 5.027, 53.437%; tC2Q: 0.458, 4.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/timeout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/dataout_5_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>uart_control/timeout_8_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">uart_control/timeout_8_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>uart_control/u_writting_s11/I2</td>
</tr>
<tr>
<td>3.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C6[3][A]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s11/F</td>
</tr>
<tr>
<td>4.517</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>uart_control/u_writting_s7/I0</td>
</tr>
<tr>
<td>5.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s7/F</td>
</tr>
<tr>
<td>7.429</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td>uart_control/dataout_23_s5/I0</td>
</tr>
<tr>
<td>8.528</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C7[3][B]</td>
<td style=" background: #97FFFF;">uart_control/dataout_23_s5/F</td>
</tr>
<tr>
<td>9.866</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td>uart_control/n844_s11/I1</td>
</tr>
<tr>
<td>10.688</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td style=" background: #97FFFF;">uart_control/n844_s11/F</td>
</tr>
<tr>
<td>10.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td style=" font-weight:bold;">uart_control/dataout_5_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td>uart_control/dataout_5_s4/CLK</td>
</tr>
<tr>
<td>13.295</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C8[1][A]</td>
<td>uart_control/dataout_5_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.119, 46.292%; route: 4.321, 48.557%; tC2Q: 0.458, 5.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/timeout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/dataout_11_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>uart_control/timeout_8_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">uart_control/timeout_8_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>uart_control/u_writting_s11/I2</td>
</tr>
<tr>
<td>3.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C6[3][A]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s11/F</td>
</tr>
<tr>
<td>4.517</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>uart_control/u_writting_s7/I0</td>
</tr>
<tr>
<td>5.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s7/F</td>
</tr>
<tr>
<td>7.429</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td>uart_control/dataout_23_s5/I0</td>
</tr>
<tr>
<td>8.528</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C7[3][B]</td>
<td style=" background: #97FFFF;">uart_control/dataout_23_s5/F</td>
</tr>
<tr>
<td>9.866</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>uart_control/n832_s11/I2</td>
</tr>
<tr>
<td>10.688</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td style=" background: #97FFFF;">uart_control/n832_s11/F</td>
</tr>
<tr>
<td>10.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td style=" font-weight:bold;">uart_control/dataout_11_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>uart_control/dataout_11_s4/CLK</td>
</tr>
<tr>
<td>13.295</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>uart_control/dataout_11_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.119, 46.292%; route: 4.321, 48.557%; tC2Q: 0.458, 5.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/timeout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/dataout_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>uart_control/timeout_8_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">uart_control/timeout_8_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>uart_control/u_writting_s11/I2</td>
</tr>
<tr>
<td>3.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C6[3][A]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s11/F</td>
</tr>
<tr>
<td>4.517</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>uart_control/u_writting_s7/I0</td>
</tr>
<tr>
<td>5.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s7/F</td>
</tr>
<tr>
<td>7.429</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td>uart_control/dataout_23_s5/I0</td>
</tr>
<tr>
<td>8.528</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C7[3][B]</td>
<td style=" background: #97FFFF;">uart_control/dataout_23_s5/F</td>
</tr>
<tr>
<td>9.859</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>uart_control/n836_s9/I0</td>
</tr>
<tr>
<td>10.681</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td style=" background: #97FFFF;">uart_control/n836_s9/F</td>
</tr>
<tr>
<td>10.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">uart_control/dataout_9_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>uart_control/dataout_9_s2/CLK</td>
</tr>
<tr>
<td>13.295</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>uart_control/dataout_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.119, 46.327%; route: 4.314, 48.518%; tC2Q: 0.458, 5.155%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/timeout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/dataout_13_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>uart_control/timeout_8_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">uart_control/timeout_8_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>uart_control/u_writting_s11/I2</td>
</tr>
<tr>
<td>3.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C6[3][A]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s11/F</td>
</tr>
<tr>
<td>4.517</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>uart_control/u_writting_s7/I0</td>
</tr>
<tr>
<td>5.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s7/F</td>
</tr>
<tr>
<td>7.429</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td>uart_control/dataout_23_s5/I0</td>
</tr>
<tr>
<td>8.528</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C7[3][B]</td>
<td style=" background: #97FFFF;">uart_control/dataout_23_s5/F</td>
</tr>
<tr>
<td>9.859</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>uart_control/n828_s9/I0</td>
</tr>
<tr>
<td>10.681</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td style=" background: #97FFFF;">uart_control/n828_s9/F</td>
</tr>
<tr>
<td>10.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td style=" font-weight:bold;">uart_control/dataout_13_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>uart_control/dataout_13_s2/CLK</td>
</tr>
<tr>
<td>13.295</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>uart_control/dataout_13_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.119, 46.327%; route: 4.314, 48.518%; tC2Q: 0.458, 5.155%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/timeout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/dataout_18_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>uart_control/timeout_8_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">uart_control/timeout_8_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>uart_control/u_writting_s11/I2</td>
</tr>
<tr>
<td>3.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C6[3][A]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s11/F</td>
</tr>
<tr>
<td>4.517</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>uart_control/u_writting_s7/I0</td>
</tr>
<tr>
<td>5.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s7/F</td>
</tr>
<tr>
<td>7.429</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td>uart_control/dataout_23_s5/I0</td>
</tr>
<tr>
<td>8.528</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C7[3][B]</td>
<td style=" background: #97FFFF;">uart_control/dataout_23_s5/F</td>
</tr>
<tr>
<td>9.850</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>uart_control/n818_s9/I0</td>
</tr>
<tr>
<td>10.672</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">uart_control/n818_s9/F</td>
</tr>
<tr>
<td>10.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td style=" font-weight:bold;">uart_control/dataout_18_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>uart_control/dataout_18_s2/CLK</td>
</tr>
<tr>
<td>13.295</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>uart_control/dataout_18_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.119, 46.375%; route: 4.305, 48.465%; tC2Q: 0.458, 5.160%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/timeout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/error_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>uart_control/timeout_8_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">uart_control/timeout_8_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>uart_control/u_writting_s11/I2</td>
</tr>
<tr>
<td>3.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C6[3][A]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s11/F</td>
</tr>
<tr>
<td>4.517</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>uart_control/u_writting_s7/I0</td>
</tr>
<tr>
<td>5.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s7/F</td>
</tr>
<tr>
<td>7.429</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][B]</td>
<td>uart_control/n747_s7/I2</td>
</tr>
<tr>
<td>8.461</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C7[1][B]</td>
<td style=" background: #97FFFF;">uart_control/n747_s7/F</td>
</tr>
<tr>
<td>9.772</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>uart_control/n751_s10/I2</td>
</tr>
<tr>
<td>10.594</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">uart_control/n751_s10/F</td>
</tr>
<tr>
<td>10.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td style=" font-weight:bold;">uart_control/error_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>uart_control/error_s1/CLK</td>
</tr>
<tr>
<td>13.295</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>uart_control/error_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 46.024%; route: 4.294, 48.770%; tC2Q: 0.458, 5.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/timeout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/dataout_21_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>uart_control/timeout_8_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">uart_control/timeout_8_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>uart_control/u_writting_s11/I2</td>
</tr>
<tr>
<td>3.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C6[3][A]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s11/F</td>
</tr>
<tr>
<td>4.517</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>uart_control/u_writting_s7/I0</td>
</tr>
<tr>
<td>5.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s7/F</td>
</tr>
<tr>
<td>7.429</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td>uart_control/dataout_23_s5/I0</td>
</tr>
<tr>
<td>8.528</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C7[3][B]</td>
<td style=" background: #97FFFF;">uart_control/dataout_23_s5/F</td>
</tr>
<tr>
<td>9.524</td>
<td>0.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][A]</td>
<td>uart_control/n812_s9/I0</td>
</tr>
<tr>
<td>10.556</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][A]</td>
<td style=" background: #97FFFF;">uart_control/n812_s9/F</td>
</tr>
<tr>
<td>10.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][A]</td>
<td style=" font-weight:bold;">uart_control/dataout_21_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][A]</td>
<td>uart_control/dataout_21_s2/CLK</td>
</tr>
<tr>
<td>13.295</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[1][A]</td>
<td>uart_control/dataout_21_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.329, 49.382%; route: 3.979, 45.390%; tC2Q: 0.458, 5.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/timeout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/dataout_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>uart_control/timeout_8_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">uart_control/timeout_8_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>uart_control/u_writting_s11/I2</td>
</tr>
<tr>
<td>3.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C6[3][A]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s11/F</td>
</tr>
<tr>
<td>4.517</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>uart_control/u_writting_s7/I0</td>
</tr>
<tr>
<td>5.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s7/F</td>
</tr>
<tr>
<td>7.429</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td>uart_control/dataout_23_s5/I0</td>
</tr>
<tr>
<td>8.528</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C7[3][B]</td>
<td style=" background: #97FFFF;">uart_control/dataout_23_s5/F</td>
</tr>
<tr>
<td>9.855</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>uart_control/n838_s9/I0</td>
</tr>
<tr>
<td>10.481</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" background: #97FFFF;">uart_control/n838_s9/F</td>
</tr>
<tr>
<td>10.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" font-weight:bold;">uart_control/dataout_8_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>uart_control/dataout_8_s2/CLK</td>
</tr>
<tr>
<td>13.295</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>uart_control/dataout_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.923, 45.141%; route: 4.309, 49.585%; tC2Q: 0.458, 5.274%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/timeout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/dataout_10_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>uart_control/timeout_8_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">uart_control/timeout_8_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>uart_control/u_writting_s11/I2</td>
</tr>
<tr>
<td>3.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C6[3][A]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s11/F</td>
</tr>
<tr>
<td>4.517</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>uart_control/u_writting_s7/I0</td>
</tr>
<tr>
<td>5.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s7/F</td>
</tr>
<tr>
<td>7.429</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td>uart_control/dataout_23_s5/I0</td>
</tr>
<tr>
<td>8.528</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C7[3][B]</td>
<td style=" background: #97FFFF;">uart_control/dataout_23_s5/F</td>
</tr>
<tr>
<td>9.855</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>uart_control/n834_s9/I0</td>
</tr>
<tr>
<td>10.481</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">uart_control/n834_s9/F</td>
</tr>
<tr>
<td>10.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" font-weight:bold;">uart_control/dataout_10_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>uart_control/dataout_10_s2/CLK</td>
</tr>
<tr>
<td>13.295</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>uart_control/dataout_10_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.923, 45.141%; route: 4.309, 49.585%; tC2Q: 0.458, 5.274%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.830</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/timeout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/dataout_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>uart_control/timeout_8_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">uart_control/timeout_8_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>uart_control/u_writting_s11/I2</td>
</tr>
<tr>
<td>3.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C6[3][A]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s11/F</td>
</tr>
<tr>
<td>4.517</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>uart_control/u_writting_s7/I0</td>
</tr>
<tr>
<td>5.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s7/F</td>
</tr>
<tr>
<td>7.429</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td>uart_control/dataout_23_s5/I0</td>
</tr>
<tr>
<td>8.528</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C7[3][B]</td>
<td style=" background: #97FFFF;">uart_control/dataout_23_s5/F</td>
</tr>
<tr>
<td>9.859</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td>uart_control/dataout_23_s10/I1</td>
</tr>
<tr>
<td>10.484</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C9[3][A]</td>
<td style=" background: #97FFFF;">uart_control/dataout_23_s10/F</td>
</tr>
<tr>
<td>10.830</td>
<td>0.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">uart_control/dataout_9_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>uart_control/dataout_9_s2/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>uart_control/dataout_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.922, 43.386%; route: 4.659, 51.543%; tC2Q: 0.458, 5.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.830</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/timeout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/dataout_13_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>uart_control/timeout_8_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">uart_control/timeout_8_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>uart_control/u_writting_s11/I2</td>
</tr>
<tr>
<td>3.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C6[3][A]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s11/F</td>
</tr>
<tr>
<td>4.517</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>uart_control/u_writting_s7/I0</td>
</tr>
<tr>
<td>5.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s7/F</td>
</tr>
<tr>
<td>7.429</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td>uart_control/dataout_23_s5/I0</td>
</tr>
<tr>
<td>8.528</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C7[3][B]</td>
<td style=" background: #97FFFF;">uart_control/dataout_23_s5/F</td>
</tr>
<tr>
<td>9.859</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td>uart_control/dataout_23_s10/I1</td>
</tr>
<tr>
<td>10.484</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C9[3][A]</td>
<td style=" background: #97FFFF;">uart_control/dataout_23_s10/F</td>
</tr>
<tr>
<td>10.830</td>
<td>0.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td style=" font-weight:bold;">uart_control/dataout_13_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>uart_control/dataout_13_s2/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>uart_control/dataout_13_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.922, 43.386%; route: 4.659, 51.543%; tC2Q: 0.458, 5.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.830</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/timeout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/dataout_21_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>uart_control/timeout_8_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">uart_control/timeout_8_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>uart_control/u_writting_s11/I2</td>
</tr>
<tr>
<td>3.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C6[3][A]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s11/F</td>
</tr>
<tr>
<td>4.517</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>uart_control/u_writting_s7/I0</td>
</tr>
<tr>
<td>5.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s7/F</td>
</tr>
<tr>
<td>7.429</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td>uart_control/dataout_23_s5/I0</td>
</tr>
<tr>
<td>8.528</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C7[3][B]</td>
<td style=" background: #97FFFF;">uart_control/dataout_23_s5/F</td>
</tr>
<tr>
<td>9.859</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td>uart_control/dataout_23_s10/I1</td>
</tr>
<tr>
<td>10.484</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C9[3][A]</td>
<td style=" background: #97FFFF;">uart_control/dataout_23_s10/F</td>
</tr>
<tr>
<td>10.830</td>
<td>0.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][A]</td>
<td style=" font-weight:bold;">uart_control/dataout_21_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][A]</td>
<td>uart_control/dataout_21_s2/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[1][A]</td>
<td>uart_control/dataout_21_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.922, 43.386%; route: 4.659, 51.543%; tC2Q: 0.458, 5.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.830</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/timeout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/dataout_2_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>uart_control/timeout_8_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">uart_control/timeout_8_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>uart_control/u_writting_s11/I2</td>
</tr>
<tr>
<td>3.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C6[3][A]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s11/F</td>
</tr>
<tr>
<td>4.517</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>uart_control/u_writting_s7/I0</td>
</tr>
<tr>
<td>5.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s7/F</td>
</tr>
<tr>
<td>7.429</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td>uart_control/dataout_23_s5/I0</td>
</tr>
<tr>
<td>8.528</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C7[3][B]</td>
<td style=" background: #97FFFF;">uart_control/dataout_23_s5/F</td>
</tr>
<tr>
<td>9.839</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[1][B]</td>
<td>uart_control/n850_s11/I2</td>
</tr>
<tr>
<td>10.465</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C9[1][B]</td>
<td style=" background: #97FFFF;">uart_control/n850_s11/F</td>
</tr>
<tr>
<td>10.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[1][B]</td>
<td style=" font-weight:bold;">uart_control/dataout_2_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[1][B]</td>
<td>uart_control/dataout_2_s4/CLK</td>
</tr>
<tr>
<td>13.295</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C9[1][B]</td>
<td>uart_control/dataout_2_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.923, 45.223%; route: 4.293, 49.493%; tC2Q: 0.458, 5.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/timeout_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/u_data_out_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][B]</td>
<td>uart_control/timeout_15_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C7[1][B]</td>
<td style=" font-weight:bold;">uart_control/timeout_15_s0/Q</td>
</tr>
<tr>
<td>2.741</td>
<td>0.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[3][B]</td>
<td>uart_control/u_writting_s16/I1</td>
</tr>
<tr>
<td>3.802</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C5[3][B]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s16/F</td>
</tr>
<tr>
<td>4.223</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td>uart_control/u_writting_s20/I3</td>
</tr>
<tr>
<td>5.255</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R4C4[2][B]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s20/F</td>
</tr>
<tr>
<td>6.576</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>uart_control/u_writting_s10/I0</td>
</tr>
<tr>
<td>7.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">uart_control/u_writting_s10/F</td>
</tr>
<tr>
<td>8.944</td>
<td>1.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][A]</td>
<td>uart_control/u_data_out_7_s4/I0</td>
</tr>
<tr>
<td>10.005</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C10[3][A]</td>
<td style=" background: #97FFFF;">uart_control/u_data_out_7_s4/F</td>
</tr>
<tr>
<td>10.718</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">uart_control/u_data_out_6_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>uart_control/u_data_out_6_s2/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>uart_control/u_data_out_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.186, 46.887%; route: 4.283, 47.979%; tC2Q: 0.458, 5.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/uart/data_arrived_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/uart/data_arrived_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>uart_control/uart/data_arrived_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C14[1][A]</td>
<td style=" font-weight:bold;">uart_control/uart/data_arrived_s0/Q</td>
</tr>
<tr>
<td>2.302</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td style=" font-weight:bold;">uart_control/uart/data_arrived_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>uart_control/uart/data_arrived_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>uart_control/uart/data_arrived_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/arrived_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/arrived_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td>uart_control/arrived_s5/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C7[2][A]</td>
<td style=" font-weight:bold;">uart_control/arrived_s5/Q</td>
</tr>
<tr>
<td>2.303</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td style=" font-weight:bold;">uart_control/arrived_s5/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td>uart_control/arrived_s5/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C7[2][A]</td>
<td>uart_control/arrived_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frametosend_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frametosend_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>u_frametosend_s1/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">u_frametosend_s1/Q</td>
</tr>
<tr>
<td>2.304</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">u_frametosend_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>u_frametosend_s1/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>u_frametosend_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.240, 41.854%; tC2Q: 0.333, 58.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/u_writting_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/u_writting_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>uart_control/u_writting_s4/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R4C11[1][A]</td>
<td style=" font-weight:bold;">uart_control/u_writting_s4/Q</td>
</tr>
<tr>
<td>2.306</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td style=" font-weight:bold;">uart_control/u_writting_s4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>uart_control/u_writting_s4/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>uart_control/u_writting_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 42.092%; tC2Q: 0.333, 57.908%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.564</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/error_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/error_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>uart_control/error_s1/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C9[2][A]</td>
<td style=" font-weight:bold;">uart_control/error_s1/Q</td>
</tr>
<tr>
<td>2.310</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td style=" font-weight:bold;">uart_control/error_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>uart_control/error_s1/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>uart_control/error_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.246, 42.477%; tC2Q: 0.333, 57.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/uart/time_in_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/uart/time_in_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>uart_control/uart/time_in_0_s3/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C17[1][A]</td>
<td style=" font-weight:bold;">uart_control/uart/time_in_0_s3/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>uart_control/uart/n21_s4/I0</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">uart_control/uart/n21_s4/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" font-weight:bold;">uart_control/uart/time_in_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>uart_control/uart/time_in_0_s3/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>uart_control/uart/time_in_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/uart/shifter_out_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/uart/shifter_out_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>uart_control/uart/shifter_out_0_s1/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C13[1][A]</td>
<td style=" font-weight:bold;">uart_control/uart/shifter_out_0_s1/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>uart_control/uart/n261_s1/I0</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">uart_control/uart/n261_s1/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" font-weight:bold;">uart_control/uart/shifter_out_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>uart_control/uart/shifter_out_0_s1/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>uart_control/uart/shifter_out_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/uart/cntbit_out_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/uart/cntbit_out_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>uart_control/uart/cntbit_out_4_s1/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C16[0][A]</td>
<td style=" font-weight:bold;">uart_control/uart/cntbit_out_4_s1/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>uart_control/uart/n367_s1/I2</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td style=" background: #97FFFF;">uart_control/uart/n367_s1/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td style=" font-weight:bold;">uart_control/uart/cntbit_out_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>uart_control/uart/cntbit_out_4_s1/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>uart_control/uart/cntbit_out_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/uart/cntbit_in_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/uart/cntbit_in_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>uart_control/uart/cntbit_in_2_s1/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C15[0][A]</td>
<td style=" font-weight:bold;">uart_control/uart/cntbit_in_2_s1/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>uart_control/uart/n213_s1/I3</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td style=" background: #97FFFF;">uart_control/uart/n213_s1/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td style=" font-weight:bold;">uart_control/uart/cntbit_in_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>uart_control/uart/cntbit_in_2_s1/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>uart_control/uart/cntbit_in_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/uart/cntbit_in_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/uart/cntbit_in_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>uart_control/uart/cntbit_in_4_s1/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C16[1][A]</td>
<td style=" font-weight:bold;">uart_control/uart/cntbit_in_4_s1/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>uart_control/uart/n211_s1/I3</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">uart_control/uart/n211_s1/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" font-weight:bold;">uart_control/uart/cntbit_in_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>uart_control/uart/cntbit_in_4_s1/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>uart_control/uart/cntbit_in_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/dataout_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/dataout_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>uart_control/dataout_3_s4/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C9[0][A]</td>
<td style=" font-weight:bold;">uart_control/dataout_3_s4/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>uart_control/n848_s11/I3</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td style=" background: #97FFFF;">uart_control/n848_s11/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td style=" font-weight:bold;">uart_control/dataout_3_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>uart_control/dataout_3_s4/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>uart_control/dataout_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/dataout_5_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/dataout_5_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td>uart_control/dataout_5_s4/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C8[1][A]</td>
<td style=" font-weight:bold;">uart_control/dataout_5_s4/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td>uart_control/n844_s11/I2</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td style=" background: #97FFFF;">uart_control/n844_s11/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td style=" font-weight:bold;">uart_control/dataout_5_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td>uart_control/dataout_5_s4/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C8[1][A]</td>
<td>uart_control/dataout_5_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/dataout_17_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/dataout_17_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>uart_control/dataout_17_s4/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C8[0][A]</td>
<td style=" font-weight:bold;">uart_control/dataout_17_s4/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>uart_control/n820_s11/I2</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td style=" background: #97FFFF;">uart_control/n820_s11/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td style=" font-weight:bold;">uart_control/dataout_17_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>uart_control/dataout_17_s4/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>uart_control/dataout_17_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/bytesreceived_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/bytesreceived_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>uart_control/bytesreceived_2_s2/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C6[0][A]</td>
<td style=" font-weight:bold;">uart_control/bytesreceived_2_s2/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>uart_control/n728_s14/I3</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" background: #97FFFF;">uart_control/n728_s14/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" font-weight:bold;">uart_control/bytesreceived_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>uart_control/bytesreceived_2_s2/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>uart_control/bytesreceived_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/timeout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/timeout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>uart_control/timeout_0_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C4[0][A]</td>
<td style=" font-weight:bold;">uart_control/timeout_0_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>uart_control/n1028_s2/I0</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" background: #97FFFF;">uart_control/n1028_s2/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" font-weight:bold;">uart_control/timeout_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>uart_control/timeout_0_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>uart_control/timeout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/uart/time_in_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/uart/time_in_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>uart_control/uart/time_in_7_s1/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C17[1][A]</td>
<td style=" font-weight:bold;">uart_control/uart/time_in_7_s1/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>uart_control/uart/n14_s1/I3</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td style=" background: #97FFFF;">uart_control/uart/n14_s1/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td style=" font-weight:bold;">uart_control/uart/time_in_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>uart_control/uart/time_in_7_s1/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>uart_control/uart/time_in_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/u_data_out_5_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/u_data_out_5_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>uart_control/u_data_out_5_s4/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C11[0][A]</td>
<td style=" font-weight:bold;">uart_control/u_data_out_5_s4/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>uart_control/n991_s10/I1</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" background: #97FFFF;">uart_control/n991_s10/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" font-weight:bold;">uart_control/u_data_out_5_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>uart_control/u_data_out_5_s4/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>uart_control/u_data_out_5_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/uart/cntbit_out_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/uart/cntbit_out_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>uart_control/uart/cntbit_out_0_s1/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R4C17[0][A]</td>
<td style=" font-weight:bold;">uart_control/uart/cntbit_out_0_s1/Q</td>
</tr>
<tr>
<td>2.069</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>uart_control/uart/n371_s1/I1</td>
</tr>
<tr>
<td>2.441</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td style=" background: #97FFFF;">uart_control/uart/n371_s1/F</td>
</tr>
<tr>
<td>2.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td style=" font-weight:bold;">uart_control/uart/cntbit_out_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>uart_control/uart/cntbit_out_0_s1/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>uart_control/uart/cntbit_out_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/try_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/try_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>uart_control/try_1_s2/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C7[1][A]</td>
<td style=" font-weight:bold;">uart_control/try_1_s2/Q</td>
</tr>
<tr>
<td>2.069</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>uart_control/n703_s2/I3</td>
</tr>
<tr>
<td>2.441</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td style=" background: #97FFFF;">uart_control/n703_s2/F</td>
</tr>
<tr>
<td>2.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td style=" font-weight:bold;">uart_control/try_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>uart_control/try_1_s2/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>uart_control/try_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/bytessent_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/bytessent_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>uart_control/bytessent_2_s2/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">uart_control/bytessent_2_s2/Q</td>
</tr>
<tr>
<td>2.069</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>uart_control/n628_s1/I3</td>
</tr>
<tr>
<td>2.441</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td style=" background: #97FFFF;">uart_control/n628_s1/F</td>
</tr>
<tr>
<td>2.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">uart_control/bytessent_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>uart_control/bytessent_2_s2/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>uart_control/bytessent_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/bytesreceived_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/bytesreceived_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td>uart_control/bytesreceived_3_s2/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R5C6[1][A]</td>
<td style=" font-weight:bold;">uart_control/bytesreceived_3_s2/Q</td>
</tr>
<tr>
<td>2.069</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td>uart_control/n726_s15/I2</td>
</tr>
<tr>
<td>2.441</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td style=" background: #97FFFF;">uart_control/n726_s15/F</td>
</tr>
<tr>
<td>2.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td style=" font-weight:bold;">uart_control/bytesreceived_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td>uart_control/bytesreceived_3_s2/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C6[1][A]</td>
<td>uart_control/bytesreceived_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/uart/time_out_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/uart/time_out_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>uart_control/uart/time_out_0_s1/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C15[1][A]</td>
<td style=" font-weight:bold;">uart_control/uart/time_out_0_s1/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>uart_control/uart/n252_s1/I3</td>
</tr>
<tr>
<td>2.442</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td style=" background: #97FFFF;">uart_control/uart/n252_s1/F</td>
</tr>
<tr>
<td>2.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td style=" font-weight:bold;">uart_control/uart/time_out_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>uart_control/uart/time_out_0_s1/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>uart_control/uart/time_out_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/uart/readyOut_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/uart/readyOut_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td>uart_control/uart/readyOut_s4/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R4C13[0][A]</td>
<td style=" font-weight:bold;">uart_control/uart/readyOut_s4/Q</td>
</tr>
<tr>
<td>2.072</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td>uart_control/uart/n236_s4/I0</td>
</tr>
<tr>
<td>2.444</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td style=" background: #97FFFF;">uart_control/uart/n236_s4/F</td>
</tr>
<tr>
<td>2.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td style=" font-weight:bold;">uart_control/uart/readyOut_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td>uart_control/uart/readyOut_s4/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C13[0][A]</td>
<td>uart_control/uart/readyOut_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/uart/step_in_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/uart/step_in_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>uart_control/uart/step_in_1_s1/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">uart_control/uart/step_in_1_s1/Q</td>
</tr>
<tr>
<td>2.072</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>uart_control/uart/n36_s1/I1</td>
</tr>
<tr>
<td>2.444</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td style=" background: #97FFFF;">uart_control/uart/n36_s1/F</td>
</tr>
<tr>
<td>2.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">uart_control/uart/step_in_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>uart_control/uart/step_in_1_s1/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>uart_control/uart/step_in_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/uart/step_out_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/uart/step_out_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td>uart_control/uart/step_out_1_s3/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R4C16[1][A]</td>
<td style=" font-weight:bold;">uart_control/uart/step_out_1_s3/Q</td>
</tr>
<tr>
<td>2.073</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td>uart_control/uart/n263_s5/I0</td>
</tr>
<tr>
<td>2.445</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td style=" background: #97FFFF;">uart_control/uart/n263_s5/F</td>
</tr>
<tr>
<td>2.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td style=" font-weight:bold;">uart_control/uart/step_out_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td>uart_control/uart/step_out_1_s3/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C16[1][A]</td>
<td>uart_control/uart/step_out_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.044%; route: 0.009, 1.321%; tC2Q: 0.333, 46.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_frameout_13_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_frameout_13_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.635</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_frameout_13_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_frametosend_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_frametosend_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.635</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_frametosend_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_frameout_18_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_frameout_18_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.635</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_frameout_18_s2/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_control/timeout_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_control/timeout_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.635</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_control/timeout_13_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_control/bytesreceived_2_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_control/bytesreceived_2_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.635</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_control/bytesreceived_2_s2/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_control/u_data_out_2_s4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_control/u_data_out_2_s4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.635</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_control/u_data_out_2_s4/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_control/u_data_out_5_s4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_control/u_data_out_5_s4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.635</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_control/u_data_out_5_s4/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_control/bytesreceived_3_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_control/bytesreceived_3_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.635</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_control/bytesreceived_3_s2/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_control/dataout_0_s4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_control/dataout_0_s4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.635</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_control/dataout_0_s4/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_control/dataout_1_s4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_control/dataout_1_s4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLK/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_CLK/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.635</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_control/dataout_1_s4/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>114</td>
<td>clk</td>
<td>1.861</td>
<td>0.262</td>
</tr>
<tr>
<td>29</td>
<td>u_readytosend</td>
<td>3.573</td>
<td>1.825</td>
</tr>
<tr>
<td>23</td>
<td>u_writting_16</td>
<td>2.934</td>
<td>1.345</td>
</tr>
<tr>
<td>21</td>
<td>readyIn</td>
<td>6.583</td>
<td>1.329</td>
</tr>
<tr>
<td>18</td>
<td>step[0]</td>
<td>4.198</td>
<td>1.797</td>
</tr>
<tr>
<td>18</td>
<td>step[1]</td>
<td>4.360</td>
<td>1.336</td>
</tr>
<tr>
<td>18</td>
<td>step_out[0]</td>
<td>6.207</td>
<td>1.478</td>
</tr>
<tr>
<td>18</td>
<td>step_out[1]</td>
<td>6.299</td>
<td>1.332</td>
</tr>
<tr>
<td>16</td>
<td>n1011_3</td>
<td>5.396</td>
<td>1.160</td>
</tr>
<tr>
<td>16</td>
<td>dataout_23_10</td>
<td>1.861</td>
<td>1.807</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R9C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R9C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C18</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C17</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
