design_1_DMA_READ_CTRL_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_DMA_READ_CTRL_0_0/sim/design_1_DMA_READ_CTRL_0_0.v,incdir="$ref_dir/../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_DMA_WRITE_CTRL_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_DMA_WRITE_CTRL_0_0/sim/design_1_DMA_WRITE_CTRL_0_0.v,incdir="$ref_dir/../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_dma_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd,incdir="$ref_dir/../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_dma_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_dma_1_0/sim/design_1_axi_dma_1_0.vhd,incdir="$ref_dir/../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_bram_ctrl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd,incdir="$ref_dir/../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="$ref_dir/../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_util_vector_logic_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v,incdir="$ref_dir/../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v,incdir="$ref_dir/../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
