// Seed: 1334224651
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  assign id_2 = id_2;
  logic id_2;
  initial
    #(1) begin
      id_2 = 1;
    end
endmodule
