
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 3.2.1.217.3

// backanno -o es4finalproj_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui es4finalproj_impl_1.udb 
// Netlist created on Tue Dec  6 21:04:49 2022
// Netlist written on Tue Dec  6 21:05:00 2022
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top ( pll_in_clock, data, rgb, delete_me, VSYNC, HSYNC, pll_outcore_o, 
             continCLK, latch );
  input  pll_in_clock, data;
  output [5:0] rgb;
  output [2:0] delete_me;
  output VSYNC, HSYNC, pll_outcore_o, continCLK, latch;
  wire   \board_inst.snakePos_inst.n33[6] , \board_inst.snakePos_inst.n33[5] , 
         \board_inst.snakePos_inst.n13825 , 
         \board_inst.snakePos_inst.slow_test_counter[6] , 
         \board_inst.snakePos_inst.n9369 , 
         \board_inst.snakePos_inst.slow_test_counter[5] , 
         \board_inst.snakePos_inst.snakeCLK , 
         \board_inst.snakePos_inst.n33[4] , \board_inst.snakePos_inst.n33[3] , 
         \board_inst.snakePos_inst.n13822 , 
         \board_inst.snakePos_inst.slow_test_counter[4] , 
         \board_inst.snakePos_inst.n9367 , 
         \board_inst.snakePos_inst.slow_test_counter[3] , 
         \board_inst.snakePos_inst.n33[2] , \board_inst.snakePos_inst.n33[1] , 
         \board_inst.snakePos_inst.n13819 , 
         \board_inst.snakePos_inst.slow_test_counter[2] , 
         \board_inst.snakePos_inst.n9365 , 
         \board_inst.snakePos_inst.slow_test_counter[1] , 
         \board_inst.snakePos_inst.n33[0] , \board_inst.snakePos_inst.n13519 , 
         \board_inst.snakePos_inst.slow_test_counter[0] , VCC_net, 
         \board_inst.snakePos_inst.n101[23] , 
         \board_inst.snakePos_inst.n13816 , \board_inst.snakePos_inst.n9353 , 
         CLK, \board_inst.snakePos_inst.n101[22] , 
         \board_inst.snakePos_inst.n101[21] , 
         \board_inst.snakePos_inst.n13813 , \board_inst.snakePos_inst.n2 , 
         \board_inst.snakePos_inst.n9351 , \board_inst.snakePos_inst.n3 , 
         \board_inst.snakePos_inst.n101[20] , 
         \board_inst.snakePos_inst.n101[19] , 
         \board_inst.snakePos_inst.n13810 , \board_inst.snakePos_inst.n4 , 
         \board_inst.snakePos_inst.n9349 , \board_inst.snakePos_inst.n5 , 
         \board_inst.snakePos_inst.n101[18] , 
         \board_inst.snakePos_inst.n101[17] , 
         \board_inst.snakePos_inst.n13807 , \board_inst.snakePos_inst.n6 , 
         \board_inst.snakePos_inst.n9347 , \board_inst.snakePos_inst.n7 , 
         \board_inst.snakePos_inst.n101[16] , 
         \board_inst.snakePos_inst.n101[15] , 
         \board_inst.snakePos_inst.n13804 , \board_inst.snakePos_inst.n8 , 
         \board_inst.snakePos_inst.n9345 , \board_inst.snakePos_inst.n9_c , 
         \board_inst.snakePos_inst.n101[14] , 
         \board_inst.snakePos_inst.n101[13] , 
         \board_inst.snakePos_inst.n13801 , \board_inst.snakePos_inst.n10 , 
         \board_inst.snakePos_inst.n9343 , \board_inst.snakePos_inst.n11 , 
         \board_inst.snakePos_inst.n101[12] , 
         \board_inst.snakePos_inst.n101[11] , 
         \board_inst.snakePos_inst.n13798 , \board_inst.snakePos_inst.n12_c , 
         \board_inst.snakePos_inst.n9341 , \board_inst.snakePos_inst.n13 , 
         \board_inst.snakePos_inst.n101[10] , 
         \board_inst.snakePos_inst.n101[9] , \board_inst.snakePos_inst.n13795 , 
         \board_inst.snakePos_inst.n14 , \board_inst.snakePos_inst.n9339 , 
         \board_inst.snakePos_inst.n15 , \board_inst.snakePos_inst.n101[8] , 
         \board_inst.snakePos_inst.n101[7] , \board_inst.snakePos_inst.n13792 , 
         \board_inst.snakePos_inst.n16 , \board_inst.snakePos_inst.n9337 , 
         \board_inst.snakePos_inst.n17 , \board_inst.snakePos_inst.n101[6] , 
         \board_inst.snakePos_inst.n101[5] , \board_inst.snakePos_inst.n13789 , 
         \board_inst.snakePos_inst.n18 , \board_inst.snakePos_inst.n9335 , 
         \board_inst.snakePos_inst.n19 , \board_inst.snakePos_inst.n101[4] , 
         \board_inst.snakePos_inst.n101[3] , \board_inst.snakePos_inst.n13786 , 
         \board_inst.snakePos_inst.n20 , \board_inst.snakePos_inst.n9333 , 
         \board_inst.snakePos_inst.n21 , \board_inst.snakePos_inst.n101[2] , 
         \board_inst.snakePos_inst.n101[1] , \board_inst.snakePos_inst.n13783 , 
         \board_inst.snakePos_inst.n22 , \board_inst.snakePos_inst.n9331 , 
         \board_inst.snakePos_inst.n23 , \board_inst.snakePos_inst.n101[0] , 
         \board_inst.snakePos_inst.n13516 , \board_inst.snakePos_inst.n24 , 
         \display_inst.vga_init.n35[9] , \display_inst.vga_init.n13753 , 
         \display_inst.vga_init.n9381 , \row_cnt[9] , 
         \display_inst.vga_init.n5167 , \display_inst.vga_init.n5474 , 
         \display_inst.clk , \display_inst.vga_init.n35[8] , 
         \display_inst.vga_init.n35[7] , \display_inst.vga_init.n13750 , 
         \row_cnt[8] , \display_inst.vga_init.n9379 , \row_cnt[7] , 
         \display_inst.vga_init.n35[6] , \display_inst.vga_init.n35[5] , 
         \display_inst.vga_init.n13747 , \row_cnt[6] , 
         \display_inst.vga_init.n9377 , \row_cnt[5] , 
         \display_inst.vga_init.n35[4] , \display_inst.vga_init.n35[3] , 
         \display_inst.vga_init.n13744 , \row_cnt[4] , 
         \display_inst.vga_init.n9375 , \row_cnt[3] , 
         \display_inst.vga_init.n35[2] , \display_inst.vga_init.n35[1] , 
         \display_inst.vga_init.n13741 , \row_cnt[2] , 
         \display_inst.vga_init.n9373 , \row_cnt[1] , 
         \display_inst.vga_init.n35[0] , \display_inst.vga_init.n13738 , 
         \row_cnt[0] , \display_inst.vga_init.n45[9] , 
         \display_inst.vga_init.n13840 , \display_inst.vga_init.n9292 , 
         \column_cnt[9] , \display_inst.vga_init.n45[8] , 
         \display_inst.vga_init.n45[7] , \display_inst.vga_init.n13837 , 
         \column_cnt[8] , \display_inst.vga_init.n9290 , \column_cnt[7] , 
         \display_inst.vga_init.n45[6] , \display_inst.vga_init.n45[5] , 
         \display_inst.vga_init.n13834 , \column_cnt[6] , 
         \display_inst.vga_init.n9288 , \column_cnt[5] , 
         \display_inst.vga_init.n45[4] , \display_inst.vga_init.n45[3] , 
         \display_inst.vga_init.n13831 , \column_cnt[4] , 
         \display_inst.vga_init.n9286 , \column_cnt[3] , 
         \display_inst.vga_init.n45[2] , \display_inst.vga_init.n45[1] , 
         \display_inst.vga_init.n13828 , \column_cnt[2] , 
         \display_inst.vga_init.n9284 , \column_cnt[1] , 
         \display_inst.vga_init.n45[0] , \display_inst.vga_init.n13522 , 
         \column_cnt[0] , \display_inst.pattern_gen_initial.n13648 , 
         \display_inst.pattern_gen_initial.n294[0] , n41, 
         \display_inst.pattern_gen_initial.n9384 , 
         \display_inst.pattern_gen_initial.n13609 , 
         \display_inst.pattern_gen_initial.n9281 , 
         \display_inst.pattern_gen_initial.n411_adj_362 , 
         \display_inst.pattern_gen_initial.n2967[9] , 
         \display_inst.pattern_gen_initial.n13702 , 
         \display_inst.pattern_gen_initial.n9265 , 
         \display_inst.pattern_gen_initial.n146[9] , n39_adj_637, 
         \display_inst.pattern_gen_initial.n13687 , 
         \display_inst.pattern_gen_initial.n9451 , n39_adj_673, 
         \display_inst.pattern_gen_initial.n13606 , 
         \display_inst.pattern_gen_initial.n412_adj_367 , 
         \display_inst.pattern_gen_initial.n9279 , 
         \display_inst.pattern_gen_initial.n413_adj_364 , 
         \display_inst.pattern_gen_initial.n2967[7] , 
         \display_inst.pattern_gen_initial.n2967[8] , 
         \display_inst.pattern_gen_initial.n13684 , 
         \display_inst.pattern_gen_initial.n146[8] , 
         \display_inst.pattern_gen_initial.n9449 , 
         \display_inst.pattern_gen_initial.n146[7] , n41_adj_658, n40_adj_640, 
         \display_inst.pattern_gen_initial.n13681 , 
         \display_inst.pattern_gen_initial.n146[6] , 
         \display_inst.pattern_gen_initial.n9447 , 
         \display_inst.pattern_gen_initial.n146[5] , n43_adj_698, n42_2, 
         \display_inst.pattern_gen_initial.n13576 , 
         \display_inst.pattern_gen_initial.n9362 , 
         \display_inst.pattern_gen_initial.n486_c , 
         \display_inst.pattern_gen_initial.n508[9] , 
         \display_inst.pattern_gen_initial.n13678 , 
         \display_inst.pattern_gen_initial.n146[4] , 
         \display_inst.pattern_gen_initial.n9445 , 
         \display_inst.pattern_gen_initial.n146[3] , n45_adj_660, n44_adj_696, 
         \display_inst.pattern_gen_initial.n13675 , 
         \display_inst.pattern_gen_initial.n146[2] , n46_adj_605, 
         \display_inst.pattern_gen_initial.n13699 , 
         \display_inst.pattern_gen_initial.n9263 , n41_adj_634, n40_adj_635, 
         \display_inst.pattern_gen_initial.n13573 , 
         \display_inst.pattern_gen_initial.n487_adj_374 , 
         \display_inst.pattern_gen_initial.n9360 , 
         \display_inst.pattern_gen_initial.n488 , 
         \display_inst.pattern_gen_initial.n508[7] , 
         \display_inst.pattern_gen_initial.n508[8] , 
         \display_inst.pattern_gen_initial.n13537 , 
         \display_inst.pattern_gen_initial.n9442 , 
         \display_inst.pattern_gen_initial.n171 , 
         \display_inst.pattern_gen_initial.n13534 , 
         \display_inst.pattern_gen_initial.n9440 , 
         \display_inst.pattern_gen_initial.n173_c , 
         \display_inst.pattern_gen_initial.n172 , 
         \display_inst.pattern_gen_initial.n13570 , 
         \display_inst.pattern_gen_initial.n489 , 
         \display_inst.pattern_gen_initial.n9358 , 
         \display_inst.pattern_gen_initial.n490_c , 
         \display_inst.pattern_gen_initial.n508[5] , 
         \display_inst.pattern_gen_initial.n508[6] , 
         \display_inst.pattern_gen_initial.n13564 , 
         \display_inst.pattern_gen_initial.n491 , 
         \display_inst.pattern_gen_initial.n9356 , 
         \display_inst.pattern_gen_initial.n492_c , 
         \display_inst.pattern_gen_initial.n508[3] , 
         \display_inst.pattern_gen_initial.n508[4] , 
         \display_inst.pattern_gen_initial.n13567 , 
         \display_inst.pattern_gen_initial.n450 , 
         \display_inst.pattern_gen_initial.n9306 , 
         \display_inst.pattern_gen_initial.n451 , 
         \display_inst.pattern_gen_initial.n3052[8] , 
         \display_inst.pattern_gen_initial.n3052[9] , 
         \display_inst.pattern_gen_initial.n13531 , 
         \display_inst.pattern_gen_initial.n9438 , 
         \display_inst.pattern_gen_initial.n175 , 
         \display_inst.pattern_gen_initial.n174 , 
         \display_inst.pattern_gen_initial.n13528 , 
         \display_inst.pattern_gen_initial.n9436 , 
         \display_inst.pattern_gen_initial.n177 , 
         \display_inst.pattern_gen_initial.n176 , 
         \display_inst.pattern_gen_initial.n13525 , 
         \display_inst.pattern_gen_initial.n178 , 
         \display_inst.pattern_gen_initial.n13555 , 
         \display_inst.pattern_gen_initial.n452 , 
         \display_inst.pattern_gen_initial.n9304 , 
         \display_inst.pattern_gen_initial.n453 , 
         \display_inst.pattern_gen_initial.n3052[6] , 
         \display_inst.pattern_gen_initial.n3052[7] , 
         \display_inst.pattern_gen_initial.n13552 , 
         \display_inst.pattern_gen_initial.n454 , 
         \display_inst.pattern_gen_initial.n9302 , 
         \display_inst.pattern_gen_initial.n455 , 
         \display_inst.pattern_gen_initial.n3052[4] , 
         \display_inst.pattern_gen_initial.n3052[5] , 
         \display_inst.pattern_gen_initial.n13597 , 
         \display_inst.pattern_gen_initial.n11418 , 
         \display_inst.pattern_gen_initial.n9277 , 
         \display_inst.pattern_gen_initial.n4657 , 
         \display_inst.pattern_gen_initial.n2967[5] , 
         \display_inst.pattern_gen_initial.n2967[6] , 
         \display_inst.pattern_gen_initial.n13696 , 
         \display_inst.pattern_gen_initial.n9261 , n43_adj_632, n42_adj_633, 
         \display_inst.pattern_gen_initial.n13561 , 
         \display_inst.pattern_gen_initial.n508[2] , 
         \display_inst.pattern_gen_initial.n13591 , 
         \display_inst.pattern_gen_initial.n9433 , 
         \display_inst.pattern_gen_initial.n225 , 
         \display_inst.pattern_gen_initial.n13588 , 
         \display_inst.pattern_gen_initial.n9431 , 
         \display_inst.pattern_gen_initial.n278 , 
         \display_inst.pattern_gen_initial.n226 , 
         \display_inst.pattern_gen_initial.n13549 , 
         \display_inst.pattern_gen_initial.n3052[3] , 
         \display_inst.pattern_gen_initial.n13594 , 
         \display_inst.pattern_gen_initial.n281 , 
         \display_inst.pattern_gen_initial.n2967[4] , 
         \display_inst.pattern_gen_initial.n13558 , 
         \display_inst.pattern_gen_initial.n9299 , 
         \display_inst.pattern_gen_initial.n411 , 
         \display_inst.pattern_gen_initial.n3038[9] , 
         \display_inst.pattern_gen_initial.n13585 , 
         \display_inst.pattern_gen_initial.n9429 , 
         \display_inst.pattern_gen_initial.n280 , 
         \display_inst.pattern_gen_initial.n327 , 
         \display_inst.pattern_gen_initial.n13582 , 
         \display_inst.pattern_gen_initial.n9427 , 
         \display_inst.pattern_gen_initial.n282 , 
         \display_inst.pattern_gen_initial.n13693 , 
         \display_inst.pattern_gen_initial.n9259 , n45_adj_628, n44_adj_630, 
         \display_inst.pattern_gen_initial.n13579 , 
         \display_inst.pattern_gen_initial.n283 , 
         \display_inst.pattern_gen_initial.n13732 , 
         \display_inst.pattern_gen_initial.n9424 , 
         \display_inst.pattern_gen_initial.n90[9] , n39_adj_610, 
         \display_inst.pattern_gen_initial.n13729 , 
         \display_inst.pattern_gen_initial.n90[8] , 
         \display_inst.pattern_gen_initial.n9422 , 
         \display_inst.pattern_gen_initial.n90[7] , n41_adj_629, n40_adj_625, 
         \display_inst.pattern_gen_initial.n13546 , 
         \display_inst.pattern_gen_initial.n412_c , 
         \display_inst.pattern_gen_initial.n9297 , 
         \display_inst.pattern_gen_initial.n413 , 
         \display_inst.pattern_gen_initial.n3038[7] , 
         \display_inst.pattern_gen_initial.n3038[8] , 
         \display_inst.pattern_gen_initial.n13543 , 
         \display_inst.pattern_gen_initial.n11412 , 
         \display_inst.pattern_gen_initial.n9295 , 
         \display_inst.pattern_gen_initial.n4647 , 
         \display_inst.pattern_gen_initial.n3038[5] , 
         \display_inst.pattern_gen_initial.n3038[6] , 
         \display_inst.pattern_gen_initial.n13540 , 
         \display_inst.pattern_gen_initial.n3038[4] , 
         \display_inst.pattern_gen_initial.n13726 , 
         \display_inst.pattern_gen_initial.n90[6] , 
         \display_inst.pattern_gen_initial.n9420 , 
         \display_inst.pattern_gen_initial.n90[5] , n43_adj_667, n42_adj_652, 
         \display_inst.pattern_gen_initial.n13723 , 
         \display_inst.pattern_gen_initial.n90[4] , 
         \display_inst.pattern_gen_initial.n9418 , 
         \display_inst.pattern_gen_initial.n90[3] , n45_adj_624, n44_adj_685, 
         \display_inst.pattern_gen_initial.n13690 , 
         \display_inst.pattern_gen_initial.n47_c[0] , 
         \display_inst.pattern_gen_initial.n13720 , 
         \display_inst.pattern_gen_initial.n90[2] , n46, 
         \display_inst.pattern_gen_initial.n13630 , 
         \display_inst.pattern_gen_initial.n9274 , \display_inst.n486 , 
         \display_inst.n508[9] , \display_inst.pattern_gen_initial.n13645 , 
         \display_inst.pattern_gen_initial.n9415 , 
         \display_inst.pattern_gen_initial.n212[8] , n39_adj_617, cout, 
         \display_inst.pattern_gen_initial.n13642 , 
         \display_inst.pattern_gen_initial.n212[7] , 
         \display_inst.pattern_gen_initial.n9413 , 
         \display_inst.pattern_gen_initial.n212[6] , n41_adj_616, n40, 
         \display_inst.pattern_gen_initial.n13639 , 
         \display_inst.pattern_gen_initial.n212[5] , 
         \display_inst.pattern_gen_initial.n9411 , 
         \display_inst.pattern_gen_initial.n212[4] , n43_adj_613, n42_adj_614, 
         \display_inst.pattern_gen_initial.n13636 , 
         \display_inst.pattern_gen_initial.n212[3] , 
         \display_inst.pattern_gen_initial.n9409 , 
         \display_inst.pattern_gen_initial.n212[2] , n45_adj_609, n44_adj_612, 
         \display_inst.pattern_gen_initial.n13621 , 
         \display_inst.pattern_gen_initial.n450_adj_436 , 
         \display_inst.pattern_gen_initial.n9255 , 
         \display_inst.pattern_gen_initial.n451_adj_435 , 
         \display_inst.pattern_gen_initial.n2917[8] , 
         \display_inst.pattern_gen_initial.n2917[9] , 
         \display_inst.pattern_gen_initial.n13633 , 
         \display_inst.pattern_gen_initial.n212[1] , n46_adj_608, 
         \display_inst.pattern_gen_initial.n13672 , 
         \display_inst.pattern_gen_initial.n9406 , 
         \display_inst.pattern_gen_initial.n239[8] , n39_adj_691, cout_adj_621, 
         \display_inst.pattern_gen_initial.n13669 , 
         \display_inst.pattern_gen_initial.n239[7] , 
         \display_inst.pattern_gen_initial.n9404 , 
         \display_inst.pattern_gen_initial.n239[6] , n41_adj_692, n40_adj_686, 
         \display_inst.pattern_gen_initial.n13666 , 
         \display_inst.pattern_gen_initial.n239[5] , 
         \display_inst.pattern_gen_initial.n9402 , 
         \display_inst.pattern_gen_initial.n239[4] , n43_adj_636, n42_adj_615, 
         \display_inst.pattern_gen_initial.n13663 , 
         \display_inst.pattern_gen_initial.n239[3] , 
         \display_inst.pattern_gen_initial.n9400 , 
         \display_inst.pattern_gen_initial.n239[2] , n45_2, n44_adj_620, 
         \display_inst.pattern_gen_initial.n13660 , 
         \display_inst.pattern_gen_initial.n239[1] , n46_adj_622, 
         \display_inst.pattern_gen_initial.n13717 , 
         \display_inst.pattern_gen_initial.n9397 , n39, 
         \display_inst.pattern_gen_initial.n13714 , 
         \display_inst.pattern_gen_initial.n9395 , n41_adj_664, n40_adj_645, 
         \display_inst.pattern_gen_initial.n13711 , 
         \display_inst.pattern_gen_initial.n9393 , n43, n42_adj_656, 
         \display_inst.pattern_gen_initial.n13627 , \display_inst.n487 , 
         \display_inst.pattern_gen_initial.n9272 , 
         \display_inst.pattern_gen_initial.n488_adj_460 , 
         \display_inst.pattern_gen_initial.n508_adj_525[7] , 
         \display_inst.n508[8] , \display_inst.pattern_gen_initial.n13708 , 
         \display_inst.pattern_gen_initial.n9391 , n45_adj_671, n44, 
         \display_inst.pattern_gen_initial.n13705 , n46_adj_670, 
         \display_inst.pattern_gen_initial.n13624 , 
         \display_inst.pattern_gen_initial.n489_adj_471 , 
         \display_inst.pattern_gen_initial.n9270 , \display_inst.n490 , 
         \display_inst.n508[5] , 
         \display_inst.pattern_gen_initial.n508_adj_525[6] , 
         \display_inst.pattern_gen_initial.n13618 , 
         \display_inst.pattern_gen_initial.n452_adj_445 , 
         \display_inst.pattern_gen_initial.n9253 , 
         \display_inst.pattern_gen_initial.n453_adj_453 , 
         \display_inst.pattern_gen_initial.n2917[6] , 
         \display_inst.pattern_gen_initial.n2917[7] , 
         \display_inst.pattern_gen_initial.n13657 , 
         \display_inst.pattern_gen_initial.n294[6] , 
         \display_inst.pattern_gen_initial.n9388 , 
         \display_inst.pattern_gen_initial.n294[5] , n36, n35_2, 
         \display_inst.cout_c , \display_inst.pattern_gen_initial.n13654 , 
         \display_inst.pattern_gen_initial.n294[4] , 
         \display_inst.pattern_gen_initial.n9386 , 
         \display_inst.pattern_gen_initial.n294[3] , n38, n37, 
         \display_inst.pattern_gen_initial.n13603 , 
         \display_inst.pattern_gen_initial.n454_adj_452 , 
         \display_inst.pattern_gen_initial.n9251 , 
         \display_inst.pattern_gen_initial.n455_adj_447 , 
         \display_inst.pattern_gen_initial.n2917[4] , 
         \display_inst.pattern_gen_initial.n2917[5] , 
         \display_inst.pattern_gen_initial.n13615 , 
         \display_inst.pattern_gen_initial.n491_adj_469 , 
         \display_inst.pattern_gen_initial.n9268 , \display_inst.n492 , 
         \display_inst.n508[3] , 
         \display_inst.pattern_gen_initial.n508_adj_525[4] , 
         \display_inst.pattern_gen_initial.n13600 , 
         \display_inst.pattern_gen_initial.n2917[3] , 
         \display_inst.pattern_gen_initial.n13612 , 
         \display_inst.pattern_gen_initial.n508_adj_525[2] , 
         \display_inst.pattern_gen_initial.n13651 , 
         \display_inst.pattern_gen_initial.n294[2] , 
         \display_inst.pattern_gen_initial.n294[1] , n40_adj_684, n39_adj_644, 
         \NES_inst.n85[6] , \NES_inst.n85[5] , \NES_inst.n13759 , 
         \NES_inst.n14 , \NES_inst.n9314 , \NES_inst.n15 , \NES_inst.n9316 , 
         \NES_inst.n85[4] , \NES_inst.n85[3] , \NES_inst.n13756 , 
         \NES_inst.n16 , \NES_inst.n9312 , \NES_inst.n17 , \NES_inst.n85[2] , 
         \NES_inst.n85[1] , \NES_inst.n13735 , \NES_inst.n18 , 
         \NES_inst.n9310 , \NES_inst.n19 , \NES_inst.n85[0] , 
         \NES_inst.n13513 , \NES_inst.n20 , \NES_inst.n85[19] , 
         \NES_inst.n13780 , \NES_inst.n9328 , \NES_inst.NEScount[11] , 
         \NES_inst.n85[18] , \NES_inst.n85[17] , \NES_inst.n13777 , 
         \NES_inst.NEScount[10] , \NES_inst.n9326 , \NES_inst.NEScount[9] , 
         \NES_inst.n85[16] , \NES_inst.n85[15] , \NES_inst.n13774 , 
         \NES_inst.NEScount[8] , \NES_inst.n9324 , \NES_inst.NEScount[7] , 
         \NES_inst.n85[14] , \NES_inst.n85[13] , \NES_inst.n13771 , 
         \NES_inst.NEScount[6] , \NES_inst.n9322 , \NES_inst.NEScount[5] , 
         \NES_inst.n85[12] , \NES_inst.n85[11] , \NES_inst.n13768 , 
         \NES_inst.NEScount[4] , \NES_inst.n9320 , \NES_inst.NEScount[3] , 
         \NES_inst.n85[10] , \NES_inst.n85[9] , \NES_inst.n13765 , 
         \NES_inst.NEScount[2] , \NES_inst.n9318 , \NES_inst.NEScount[1] , 
         \NES_inst.n85[8] , \NES_inst.n85[7] , \NES_inst.n13762 , 
         \NES_inst.NEScount[0] , \NES_inst.NESclk , 
         \board_inst.button[2].sig_000.FeedThruLUT , \board_inst.button[2] , 
         \board_inst.button[3] , \apple[2] , \board_inst.n6 , 
         \board_inst.n2829 , \board_inst.button[1] , \board_inst.button[0] , 
         \board_inst.n4356 , \apple[4] , \apple[0] , 
         \board_inst.snakePos_inst.n5584 , \board_inst.snakePos_inst.n5583 , 
         \snake_arr[18] , \board_inst.snakePos_inst.n10_adj_582 , 
         \board_inst.snakePos_inst.n11_adj_581 , n9_adj_701, n9_adj_680, 
         \snake_arr[19] , \board_inst.snakePos_inst.n5581 , 
         \board_inst.snakePos_inst.n5582 , \snake_arr[21] , n9_adj_668, 
         \snake_arr[20] , n9_adj_694, \board_inst.snakePos_inst.n5579 , 
         \board_inst.snakePos_inst.n5580 , \snake_arr[23] , n7521, 
         \snake_arr[22] , n9_adj_693, \board_inst.snakePos_inst.n5577 , 
         \board_inst.snakePos_inst.n5578 , \board_inst.snakePos_inst.n7155 , 
         \snake_arr[25] , n9_adj_669, \snake_arr[24] , n9, 
         \board_inst.snakePos_inst.n5575 , \board_inst.snakePos_inst.n5576 , 
         \snake_arr[27] , \snake_arr[26] , \board_inst.snakePos_inst.n5573 , 
         \board_inst.snakePos_inst.n5574 , \snake_arr[29] , \snake_arr[28] , 
         \board_inst.snakePos_inst.n5571 , \board_inst.snakePos_inst.n5572 , 
         \snake_arr[31] , \snake_arr[30] , \board_inst.snakePos_inst.n5569 , 
         \board_inst.snakePos_inst.n5570 , 
         \board_inst.snakePos_inst.n10_adj_580 , 
         \board_inst.snakePos_inst.n11_adj_579 , \snake_arr[33] , 
         \snake_arr[32] , \board_inst.snakePos_inst.n5566 , 
         \board_inst.snakePos_inst.n5568 , \snake_arr[35] , \snake_arr[34] , 
         \board_inst.snakePos_inst.n5555 , \board_inst.snakePos_inst.n5567 , 
         \snake_arr[16] , \snake_arr[17] , \board_inst.snakePos_inst.n5564 , 
         \board_inst.snakePos_inst.n5565 , \snake_arr[37] , \snake_arr[36] , 
         \board_inst.snakePos_inst.n5562 , \board_inst.snakePos_inst.n5563 , 
         \snake_arr[39] , \snake_arr[38] , \board_inst.snakePos_inst.n5560 , 
         \board_inst.snakePos_inst.n5561 , 
         \board_inst.snakePos_inst.n10_adj_578 , \snake_arr[41] , 
         \snake_arr[40] , \board_inst.snakePos_inst.n5558 , 
         \board_inst.snakePos_inst.n5559 , \snake_arr[43] , \snake_arr[42] , 
         \board_inst.snakePos_inst.n5556 , \board_inst.snakePos_inst.n5557 , 
         \snake_arr[45] , \snake_arr[44] , \board_inst.snakePos_inst.n5499 , 
         \board_inst.snakePos_inst.n5554 , \snake_arr[14] , \snake_arr[15] , 
         \board_inst.snakePos_inst.n5552 , \board_inst.snakePos_inst.n5553 , 
         \snake_arr[47] , \snake_arr[46] , \board_inst.snakePos_inst.n5550 , 
         \board_inst.snakePos_inst.n5551 , \snake_arr[49] , \snake_arr[48] , 
         \board_inst.snakePos_inst.n5548 , \board_inst.snakePos_inst.n5549 , 
         \snake_arr[51] , \snake_arr[50] , \board_inst.snakePos_inst.n5546 , 
         \board_inst.snakePos_inst.n5547 , \snake_arr[53] , \snake_arr[52] , 
         \board_inst.snakePos_inst.n5544 , \board_inst.snakePos_inst.n5545 , 
         \snake_arr[55] , \snake_arr[54] , \board_inst.snakePos_inst.n5542 , 
         \board_inst.snakePos_inst.n5543 , \snake_arr[57] , \snake_arr[56] , 
         \board_inst.snakePos_inst.n5540 , \board_inst.snakePos_inst.n5541 , 
         \snake_arr[59] , \snake_arr[58] , \board_inst.snakePos_inst.n5538 , 
         \board_inst.snakePos_inst.n5539 , \snake_arr[61] , \snake_arr[60] , 
         \board_inst.snakePos_inst.n5536 , \board_inst.snakePos_inst.n5537 , 
         \snake_arr[63] , \snake_arr[62] , n5534, n5535, \snake_arr[65] , 
         n12_adj_697, \snake_arr[64] , n5532, n5533, \snake_arr[67] , 
         \snake_arr[66] , n5530, n5531, \snake_arr[69] , \snake_arr[68] , 
         n5528, n5529, \snake_arr[71] , \snake_arr[70] , n5526, n5527, 
         \snake_arr[73] , n12_adj_678, \snake_arr[72] , n5524, n5525, 
         \snake_arr[75] , \snake_arr[74] , n5522, n5523, \snake_arr[77] , 
         \snake_arr[76] , n5520, n5521, \snake_arr[79] , \snake_arr[78] , 
         \board_inst.snakePos_inst.n5494 , \board_inst.snakePos_inst.n5493 , 
         \snake_arr[9] , \snake_arr[8] , n5518, n5519, \snake_arr[81] , 
         n12_adj_700, \snake_arr[80] , n5516, n5517, \snake_arr[83] , 
         \snake_arr[82] , n5514, n5515, \snake_arr[85] , \snake_arr[84] , 
         n5512, n5513, \snake_arr[87] , \snake_arr[86] , n5510, n5511, 
         \snake_arr[89] , n12_adj_677, \snake_arr[88] , n5508, n5509, 
         \snake_arr[91] , \snake_arr[90] , n5506, n5507, \snake_arr[93] , 
         \snake_arr[92] , n5504, n5505, \snake_arr[95] , \snake_arr[94] , 
         \board_inst.snakePos_inst.n5491 , \board_inst.snakePos_inst.n5492 , 
         \snake_arr[6] , \snake_arr[7] , \board_inst.snakePos_inst.n5489 , 
         \board_inst.snakePos_inst.n5490 , \snake_arr[4] , \snake_arr[5] , 
         \board_inst.snakePos_inst.n5487 , \board_inst.snakePos_inst.n5488 , 
         \snake_arr[2] , \snake_arr[3] , \board_inst.snakePos_inst.n5485 , 
         \board_inst.snakePos_inst.n5486 , \snake_arr[0] , \snake_arr[1] , 
         n5502, n5503, \snake_arr[97] , n12, \snake_arr[96] , n5500, n5501, 
         \snake_arr[99] , \snake_arr[98] , \board_inst.snakePos_inst.n5497 , 
         \board_inst.snakePos_inst.n5498 , \snake_arr[12] , \snake_arr[13] , 
         \board_inst.snakePos_inst.n5495 , \board_inst.snakePos_inst.n5496 , 
         \snake_arr[10] , \snake_arr[11] , 
         \NES_inst.output[1].sig_002.FeedThruLUT , 
         \NES_inst.output[0].sig_001.FeedThruLUT , \NES_inst.output[1] , 
         \NES_inst.output[0] , \NES_inst.output_7__N_34 , \NES_inst.output[2] , 
         \NES_inst.output[3].sig_004.FeedThruLUT , 
         \NES_inst.output[2].sig_003.FeedThruLUT , \NES_inst.output[3] , 
         \NES_inst.output[4] , \NES_inst.output[5].sig_006.FeedThruLUT , 
         \NES_inst.output[4].sig_005.FeedThruLUT , \NES_inst.output[5] , 
         \NES_inst.output[6] , \NES_inst.output[6].sig_007.FeedThruLUT , 
         \NES_inst.output[7] , \display_inst.pattern_gen_initial.n10298 , 
         \display_inst.pattern_gen_initial.n10252 , 
         \display_inst.pattern_gen_initial.n3710 , 
         \display_inst.pattern_gen_initial.n369 , 
         \display_inst.pattern_gen_initial.n371_adj_363 , 
         \display_inst.pattern_gen_initial.n370_adj_464 , 
         \display_inst.pattern_gen_initial.n335 , 
         \display_inst.pattern_gen_initial.n380 , 
         \display_inst.pattern_gen_initial.n14_adj_361 , 
         \display_inst.pattern_gen_initial.n10291 , 
         \display_inst.pattern_gen_initial.n11456 , 
         \display_inst.pattern_gen_initial.n35 , \display_inst.n13096 , 
         \display_inst.n8289 , \display_inst.pattern_gen_initial.n1388 , 
         \display_inst.pattern_gen_initial.n408 , 
         \display_inst.pattern_gen_initial.n4877 , \display_inst.n162 , 
         \display_inst.pattern_gen_initial.n7578 , \display_inst.n16 , 
         \display_inst.pattern_gen_initial.n4937 , 
         \display_inst.pattern_gen_initial.n7517 , 
         \display_inst.pattern_gen_initial.n529 , \digital[4] , \digital[3] , 
         \NES_inst.n11018 , n10999, \board_inst.n10184 , \digital[2] , 
         \digital[5] , \board_inst.n4286 , \digital[6] , n7162, 
         \board_inst.button_3__N_49[0] , \digital[1] , \digital[0] , n5469, 
         n4793, \NES_inst.n4991 , \NES_inst.n11017 , 
         \display_inst.vga_init.n9 , \display_inst.vga_init.n12 , 
         \display_inst.vga_init.n10 , \display_inst.vga_init.n11 , 
         \display_inst.n497 , \display_inst.n7 , \display_inst.n10260 , 
         \display_inst.pattern_gen_initial.n461_adj_454 , \display_inst.n3 , 
         \display_inst.pattern_gen_initial.n6_adj_480 , \display_inst.n8 , 
         \display_inst.n5 , \display_inst.pattern_gen_initial.n10990 , 
         \display_inst.pattern_gen_initial.n9814 , \display_inst.n8285 , 
         \display_inst.pattern_gen_initial.n9813 , 
         \display_inst.pattern_gen_initial.n10992 , \display_inst.n8276 , 
         \display_inst.pattern_gen_initial.n370 , 
         \display_inst.pattern_gen_initial.n3867 , 
         \display_inst.pattern_gen_initial.n369_adj_365 , 
         \display_inst.pattern_gen_initial.n371 , 
         \display_inst.pattern_gen_initial.n461 , 
         \display_inst.pattern_gen_initial.n7309 , 
         \display_inst.pattern_gen_initial.n7511 , 
         \display_inst.pattern_gen_initial.n10239 , \display_inst.n10947 , 
         \display_inst.pattern_gen_initial.n5037 , \display_inst.n13094 , 
         \display_inst.pattern_gen_initial.n10214 , 
         \display_inst.pattern_gen_initial.n10985 , 
         \display_inst.pattern_gen_initial.n14_adj_423 , 
         \display_inst.pattern_gen_initial.n3695 , 
         \display_inst.pattern_gen_initial.n14_adj_446 , 
         \display_inst.pattern_gen_initial.n7495 , \display_inst.n321 , 
         \display_inst.pattern_gen_initial.n204 , n1509, n1500, n173, n1503, 
         \display_inst.pattern_gen_initial.n7493 , 
         \display_inst.pattern_gen_initial.n11870 , 
         \display_inst.pattern_gen_initial.n10987 , rgb_c_2, 
         \display_inst.pattern_gen_initial.n11500 , 
         \display_inst.pattern_gen_initial.n16_adj_444 , \display_inst.n412 , 
         \display_inst.pattern_gen_initial.n12703 , 
         \display_inst.pattern_gen_initial.n11902 , \display_inst.n6610 , 
         \display_inst.n4947 , \display_inst.n155 , 
         \display_inst.pattern_gen_initial.n4844 , 
         \display_inst.vga_init.HSYNC_N_338 , \display_inst.n16_adj_529 , 
         \display_inst.vga_init.HSYNC_N_339 , HSYNC_c, 
         \display_inst.pattern_gen_initial.n4976 , 
         \display_inst.pattern_gen_initial.n7542 , 
         \display_inst.pattern_gen_initial.n7499 , 
         \display_inst.pattern_gen_initial.n4_c , 
         \display_inst.pattern_gen_initial.n361 , 
         \display_inst.pattern_gen_initial.n6_adj_482 , 
         \display_inst.pattern_gen_initial.n497_adj_485 , 
         \display_inst.pattern_gen_initial.n5_adj_493 , 
         \display_inst.pattern_gen_initial.n9_adj_498 , 
         \display_inst.pattern_gen_initial.n6_adj_486 , 
         \display_inst.pattern_gen_initial.n12_adj_495 , 
         \display_inst.pattern_gen_initial.n7_adj_494 , 
         \display_inst.pattern_gen_initial.n10_adj_496 , 
         \display_inst.pattern_gen_initial.n9 , 
         \display_inst.pattern_gen_initial.n11_adj_497 , \display_inst.n425 , 
         \display_inst.n11027 , \display_inst.n445 , 
         \display_inst.pattern_gen_initial.n398 , 
         \display_inst.pattern_gen_initial.n449 , 
         \display_inst.pattern_gen_initial.n4809 , 
         \display_inst.pattern_gen_initial.n4_adj_501 , 
         \display_inst.pattern_gen_initial.n402 , 
         \display_inst.pattern_gen_initial.n10180 , 
         \display_inst.pattern_gen_initial.n4985 , 
         \display_inst.pattern_gen_initial.n7149 , 
         \display_inst.pattern_gen_initial.n11_adj_499 , 
         \display_inst.pattern_gen_initial.n10262 , 
         \display_inst.pattern_gen_initial.n6_adj_502 , 
         \display_inst.pattern_gen_initial.n11492 , n4, \display_inst.n11020 , 
         \display_inst.pattern_gen_initial.n11873 , 
         \display_inst.pattern_gen_initial.n16_adj_507 , \display_inst.n160 , 
         \display_inst.n148 , \display_inst.n164 , 
         \display_inst.pattern_gen_initial.n11436 , \display_inst.n98 , 
         n6_adj_690, n8_adj_689, n10_adj_688, n12_adj_687, n14_adj_683, 
         n16_adj_682, n18_adj_679, n6_adj_607, n8_adj_638, n10_adj_611, 
         n12_adj_619, n14, n16_adj_618, n18_adj_626, n6_adj_675, n8_adj_674, 
         n10_adj_672, n12_adj_666, n14_adj_665, n16_adj_663, n18_adj_662, 
         n6_adj_642, n8, n10_adj_627, n12_adj_647, n14_adj_648, n16_adj_649, 
         n18_adj_650, n4_adj_661, n6_adj_659, n8_adj_657, n10_adj_655, 
         n12_adj_654, n14_adj_653, n16_adj_651, n18_adj_646, n4_adj_639, n6, 
         n8_adj_623, n10, n12_adj_606, n14_adj_641, n1514, 
         \display_inst.vga_init.n8_c , n4_adj_699, n6_adj_676, n8_adj_631, 
         n10_adj_695, n12_adj_643, n14_adj_681, n16, n18, n1512, 
         \display_inst.pattern_gen_initial.n5_c , 
         \display_inst.pattern_gen_initial.n11013 , 
         \display_inst.vga_init.n122 , \display_inst.vga_init.n85 , 
         \display_inst.n6639 , \display_inst.n11007 , 
         \display_inst.pattern_gen_initial.n11438 , \display_inst.n81 , 
         \display_inst.pattern_gen_initial.n4924 , 
         \display_inst.vga_init.n11023 , \display_inst.n5007 , 
         \display_inst.vga_init.VSYNC_N_342 , \display_inst.n10996 , 
         \display_inst.pattern_gen_initial.n11472 , 
         \display_inst.pattern_gen_initial.n4829 , 
         \display_inst.vga_init.valid_N_334 , 
         \display_inst.vga_init.valid_N_335 , \display_inst.vga_init.n4_c , 
         \display_inst.valid , \display_inst.n11030 , 
         \display_inst.pattern_gen_initial.n5001 , \display_inst.n11029 , 
         \display_inst.vga_init.n6 , 
         \display_inst.pattern_gen_initial.rgb_5__N_343[0] , 
         \display_inst.pattern_gen_initial.n6688 , 
         \display_inst.pattern_gen_initial.n12_adj_434 , 
         \display_inst.pattern_gen_initial.n10258 , \display_inst.n111 , 
         \display_inst.n8281 , \display_inst.pattern_gen_initial.n4941 , 
         \display_inst.pattern_gen_initial.n8_c , \display_inst.n8284 , 
         \display_inst.vga_init.n153 , \display_inst.n23 , 
         \display_inst.vga_init.n11898 , 
         \display_inst.pattern_gen_initial.n11_adj_519 , 
         \display_inst.pattern_gen_initial.n10949 , 
         \display_inst.pattern_gen_initial.n16_adj_419 , 
         \display_inst.pattern_gen_initial.n53 , \display_inst.n7519 , 
         \display_inst.pattern_gen_initial.n4815 , 
         \display_inst.vga_init.n142 , \display_inst.n4913 , 
         \display_inst.pattern_gen_initial.n14 , 
         \display_inst.pattern_gen_initial.n17 , 
         \display_inst.pattern_gen_initial.n11458 , \display_inst.n127 , 
         \display_inst.pattern_gen_initial.n10991 , 
         \display_inst.pattern_gen_initial.n424 , 
         \display_inst.pattern_gen_initial.n10 , 
         \display_inst.pattern_gen_initial.n13 , 
         \display_inst.pattern_gen_initial.n403 , 
         \display_inst.pattern_gen_initial.n16_c , 
         \display_inst.pattern_gen_initial.n11896 , 
         \display_inst.pattern_gen_initial.n7626 , 
         \display_inst.pattern_gen_initial.n10_adj_369 , 
         \display_inst.pattern_gen_initial.n445_c , 
         \display_inst.pattern_gen_initial.n466 , 
         \display_inst.pattern_gen_initial.n11002 , 
         \display_inst.pattern_gen_initial.n11504 , 
         \display_inst.pattern_gen_initial.n11899 , 
         \display_inst.pattern_gen_initial.n11014 , 
         \display_inst.pattern_gen_initial.n7588 , 
         \display_inst.pattern_gen_initial.n13_adj_375 , 
         \display_inst.pattern_gen_initial.n11 , 
         \display_inst.pattern_gen_initial.n12 , 
         \display_inst.pattern_gen_initial.n382 , 
         \display_inst.pattern_gen_initial.n5055 , 
         \display_inst.pattern_gen_initial.n14_adj_481 , 
         \display_inst.pattern_gen_initial.n11462 , 
         \display_inst.pattern_gen_initial.n12_adj_403 , 
         \display_inst.pattern_gen_initial.n11442 , 
         \display_inst.pattern_gen_initial.n3_c , 
         \display_inst.pattern_gen_initial.n4210 , 
         \display_inst.pattern_gen_initial.n508_2 , 
         \display_inst.pattern_gen_initial.n487_c , 
         \display_inst.pattern_gen_initial.n11_adj_376 , 
         \display_inst.pattern_gen_initial.n10_adj_506 , 
         \display_inst.pattern_gen_initial.n11466 , 
         \display_inst.pattern_gen_initial.n10964 , 
         \display_inst.pattern_gen_initial.n12_adj_406 , 
         \display_inst.pattern_gen_initial.n14_adj_370 , 
         \display_inst.pattern_gen_initial.n12_adj_371 , 
         \display_inst.pattern_gen_initial.n12_adj_412 , 
         \display_inst.pattern_gen_initial.n18_adj_505 , 
         \display_inst.pattern_gen_initial.n12_adj_395 , 
         \display_inst.pattern_gen_initial.n10_adj_377 , 
         \display_inst.pattern_gen_initial.n14_adj_380 , 
         \display_inst.pattern_gen_initial.n12_adj_381 , 
         \display_inst.pattern_gen_initial.n11_adj_401 , 
         \display_inst.pattern_gen_initial.n11_adj_383 , 
         \display_inst.pattern_gen_initial.n13_adj_382 , 
         \display_inst.pattern_gen_initial.n13_adj_390 , 
         \display_inst.pattern_gen_initial.n10_adj_386 , 
         \display_inst.pattern_gen_initial.n16_adj_432 , 
         \display_inst.pattern_gen_initial.n16_adj_398 , 
         \display_inst.pattern_gen_initial.n11_adj_399 , 
         \display_inst.pattern_gen_initial.n5058 , 
         \display_inst.pattern_gen_initial.n13_adj_396 , 
         \display_inst.pattern_gen_initial.n10_adj_397 , 
         \display_inst.pattern_gen_initial.n13_adj_411 , 
         \display_inst.pattern_gen_initial.n5034 , 
         \display_inst.pattern_gen_initial.n5052 , 
         \display_inst.pattern_gen_initial.n5049 , 
         \display_inst.pattern_gen_initial.n16_adj_402 , 
         \display_inst.pattern_gen_initial.n16_adj_417 , 
         \display_inst.pattern_gen_initial.n11_adj_404 , 
         \display_inst.pattern_gen_initial.n16_adj_405 , 
         \display_inst.pattern_gen_initial.n16_adj_408 , 
         \display_inst.pattern_gen_initial.n12_adj_409 , 
         \display_inst.pattern_gen_initial.n11_adj_407 , 
         \display_inst.pattern_gen_initial.n10248 , 
         \display_inst.pattern_gen_initial.n5043 , 
         \display_inst.pattern_gen_initial.n14_adj_413 , 
         \display_inst.pattern_gen_initial.n11_adj_410 , 
         \display_inst.pattern_gen_initial.n18_adj_426 , 
         \display_inst.pattern_gen_initial.n11_adj_414 , 
         \display_inst.pattern_gen_initial.n16_adj_415 , 
         \display_inst.pattern_gen_initial.n12_adj_416 , 
         \display_inst.pattern_gen_initial.n10669 , 
         \display_inst.pattern_gen_initial.n18 , 
         \display_inst.pattern_gen_initial.n7507 , 
         \display_inst.pattern_gen_initial.n8_adj_504 , 
         \display_inst.pattern_gen_initial.n11482 , 
         \display_inst.pattern_gen_initial.n7354 , 
         \display_inst.pattern_gen_initial.n10354 , 
         \display_inst.pattern_gen_initial.n51 , 
         \display_inst.pattern_gen_initial.n7209 , 
         \display_inst.pattern_gen_initial.n5015 , 
         \display_inst.pattern_gen_initial.n11_adj_433 , 
         \display_inst.pattern_gen_initial.n12_adj_429 , rgb_c_0, 
         \display_inst.pattern_gen_initial.n10952 , rgb_c_5, rgb_c_4, 
         \display_inst.pattern_gen_initial.n7218 , 
         \display_inst.pattern_gen_initial.n7536 , 
         \display_inst.pattern_gen_initial.n4354 , 
         \display_inst.vga_init.VSYNC_N_341 , VSYNC_c, 
         \display_inst.pattern_gen_initial.n10_adj_468 , 
         \display_inst.pattern_gen_initial.n7528 , 
         \display_inst.pattern_gen_initial.n7229 , 
         \display_inst.pattern_gen_initial.n13_adj_509 , 
         \display_inst.pattern_gen_initial.n10_adj_508 , 
         \display_inst.pattern_gen_initial.n13_adj_511 , 
         \display_inst.pattern_gen_initial.n10_adj_510 , 
         \display_inst.pattern_gen_initial.n13_adj_513 , 
         \display_inst.pattern_gen_initial.n10_adj_512 , 
         \display_inst.pattern_gen_initial.n10_adj_515 , 
         \display_inst.pattern_gen_initial.n13_adj_517 , 
         \display_inst.pattern_gen_initial.n10_adj_516 , \NES_inst.n10 , 
         latch_c, \NES_inst.n5024 , continCLK_c, GND_net, \board_inst.n65[2] , 
         n13065, \digital[7] , pll_in_clock_c, 
         \display_inst.pll_init.lscc_pll_inst.feedback_w , pll_outcore_o_c, 
         data_c;

  board_inst_snakePos_inst_SLICE_0 \board_inst.snakePos_inst.SLICE_0 ( 
    .DI1(\board_inst.snakePos_inst.n33[6] ), 
    .DI0(\board_inst.snakePos_inst.n33[5] ), 
    .D1(\board_inst.snakePos_inst.n13825 ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[6] ), 
    .D0(\board_inst.snakePos_inst.n9369 ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[5] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .CIN0(\board_inst.snakePos_inst.n9369 ), 
    .CIN1(\board_inst.snakePos_inst.n13825 ), 
    .Q0(\board_inst.snakePos_inst.slow_test_counter[5] ), 
    .Q1(\board_inst.snakePos_inst.slow_test_counter[6] ), 
    .F0(\board_inst.snakePos_inst.n33[5] ), 
    .F1(\board_inst.snakePos_inst.n33[6] ), 
    .COUT0(\board_inst.snakePos_inst.n13825 ));
  board_inst_snakePos_inst_SLICE_1 \board_inst.snakePos_inst.SLICE_1 ( 
    .DI1(\board_inst.snakePos_inst.n33[4] ), 
    .DI0(\board_inst.snakePos_inst.n33[3] ), 
    .D1(\board_inst.snakePos_inst.n13822 ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[4] ), 
    .D0(\board_inst.snakePos_inst.n9367 ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[3] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .CIN0(\board_inst.snakePos_inst.n9367 ), 
    .CIN1(\board_inst.snakePos_inst.n13822 ), 
    .Q0(\board_inst.snakePos_inst.slow_test_counter[3] ), 
    .Q1(\board_inst.snakePos_inst.slow_test_counter[4] ), 
    .F0(\board_inst.snakePos_inst.n33[3] ), 
    .F1(\board_inst.snakePos_inst.n33[4] ), 
    .COUT1(\board_inst.snakePos_inst.n9369 ), 
    .COUT0(\board_inst.snakePos_inst.n13822 ));
  board_inst_snakePos_inst_SLICE_2 \board_inst.snakePos_inst.SLICE_2 ( 
    .DI1(\board_inst.snakePos_inst.n33[2] ), 
    .DI0(\board_inst.snakePos_inst.n33[1] ), 
    .D1(\board_inst.snakePos_inst.n13819 ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[2] ), 
    .D0(\board_inst.snakePos_inst.n9365 ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[1] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .CIN0(\board_inst.snakePos_inst.n9365 ), 
    .CIN1(\board_inst.snakePos_inst.n13819 ), 
    .Q0(\board_inst.snakePos_inst.slow_test_counter[1] ), 
    .Q1(\board_inst.snakePos_inst.slow_test_counter[2] ), 
    .F0(\board_inst.snakePos_inst.n33[1] ), 
    .F1(\board_inst.snakePos_inst.n33[2] ), 
    .COUT1(\board_inst.snakePos_inst.n9367 ), 
    .COUT0(\board_inst.snakePos_inst.n13819 ));
  board_inst_snakePos_inst_SLICE_3 \board_inst.snakePos_inst.SLICE_3 ( 
    .DI1(\board_inst.snakePos_inst.n33[0] ), 
    .D1(\board_inst.snakePos_inst.n13519 ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[0] ), .B1(VCC_net), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .CIN1(\board_inst.snakePos_inst.n13519 ), 
    .Q1(\board_inst.snakePos_inst.slow_test_counter[0] ), 
    .F1(\board_inst.snakePos_inst.n33[0] ), 
    .COUT1(\board_inst.snakePos_inst.n9365 ), 
    .COUT0(\board_inst.snakePos_inst.n13519 ));
  board_inst_snakePos_inst_SLICE_4 \board_inst.snakePos_inst.SLICE_4 ( 
    .DI0(\board_inst.snakePos_inst.n101[23] ), 
    .D1(\board_inst.snakePos_inst.n13816 ), 
    .D0(\board_inst.snakePos_inst.n9353 ), 
    .C0(\board_inst.snakePos_inst.snakeCLK ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n9353 ), 
    .CIN1(\board_inst.snakePos_inst.n13816 ), 
    .Q0(\board_inst.snakePos_inst.snakeCLK ), 
    .F0(\board_inst.snakePos_inst.n101[23] ), 
    .COUT0(\board_inst.snakePos_inst.n13816 ));
  board_inst_snakePos_inst_SLICE_5 \board_inst.snakePos_inst.SLICE_5 ( 
    .DI1(\board_inst.snakePos_inst.n101[22] ), 
    .DI0(\board_inst.snakePos_inst.n101[21] ), 
    .D1(\board_inst.snakePos_inst.n13813 ), .C1(\board_inst.snakePos_inst.n2 ), 
    .D0(\board_inst.snakePos_inst.n9351 ), .C0(\board_inst.snakePos_inst.n3 ), 
    .CLK(CLK), .CIN0(\board_inst.snakePos_inst.n9351 ), 
    .CIN1(\board_inst.snakePos_inst.n13813 ), 
    .Q0(\board_inst.snakePos_inst.n3 ), .Q1(\board_inst.snakePos_inst.n2 ), 
    .F0(\board_inst.snakePos_inst.n101[21] ), 
    .F1(\board_inst.snakePos_inst.n101[22] ), 
    .COUT1(\board_inst.snakePos_inst.n9353 ), 
    .COUT0(\board_inst.snakePos_inst.n13813 ));
  board_inst_snakePos_inst_SLICE_6 \board_inst.snakePos_inst.SLICE_6 ( 
    .DI1(\board_inst.snakePos_inst.n101[20] ), 
    .DI0(\board_inst.snakePos_inst.n101[19] ), 
    .D1(\board_inst.snakePos_inst.n13810 ), .C1(\board_inst.snakePos_inst.n4 ), 
    .D0(\board_inst.snakePos_inst.n9349 ), .C0(\board_inst.snakePos_inst.n5 ), 
    .CLK(CLK), .CIN0(\board_inst.snakePos_inst.n9349 ), 
    .CIN1(\board_inst.snakePos_inst.n13810 ), 
    .Q0(\board_inst.snakePos_inst.n5 ), .Q1(\board_inst.snakePos_inst.n4 ), 
    .F0(\board_inst.snakePos_inst.n101[19] ), 
    .F1(\board_inst.snakePos_inst.n101[20] ), 
    .COUT1(\board_inst.snakePos_inst.n9351 ), 
    .COUT0(\board_inst.snakePos_inst.n13810 ));
  board_inst_snakePos_inst_SLICE_7 \board_inst.snakePos_inst.SLICE_7 ( 
    .DI1(\board_inst.snakePos_inst.n101[18] ), 
    .DI0(\board_inst.snakePos_inst.n101[17] ), 
    .D1(\board_inst.snakePos_inst.n13807 ), .C1(\board_inst.snakePos_inst.n6 ), 
    .D0(\board_inst.snakePos_inst.n9347 ), .C0(\board_inst.snakePos_inst.n7 ), 
    .CLK(CLK), .CIN0(\board_inst.snakePos_inst.n9347 ), 
    .CIN1(\board_inst.snakePos_inst.n13807 ), 
    .Q0(\board_inst.snakePos_inst.n7 ), .Q1(\board_inst.snakePos_inst.n6 ), 
    .F0(\board_inst.snakePos_inst.n101[17] ), 
    .F1(\board_inst.snakePos_inst.n101[18] ), 
    .COUT1(\board_inst.snakePos_inst.n9349 ), 
    .COUT0(\board_inst.snakePos_inst.n13807 ));
  board_inst_snakePos_inst_SLICE_8 \board_inst.snakePos_inst.SLICE_8 ( 
    .DI1(\board_inst.snakePos_inst.n101[16] ), 
    .DI0(\board_inst.snakePos_inst.n101[15] ), 
    .D1(\board_inst.snakePos_inst.n13804 ), .C1(\board_inst.snakePos_inst.n8 ), 
    .D0(\board_inst.snakePos_inst.n9345 ), 
    .C0(\board_inst.snakePos_inst.n9_c ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n9345 ), 
    .CIN1(\board_inst.snakePos_inst.n13804 ), 
    .Q0(\board_inst.snakePos_inst.n9_c ), .Q1(\board_inst.snakePos_inst.n8 ), 
    .F0(\board_inst.snakePos_inst.n101[15] ), 
    .F1(\board_inst.snakePos_inst.n101[16] ), 
    .COUT1(\board_inst.snakePos_inst.n9347 ), 
    .COUT0(\board_inst.snakePos_inst.n13804 ));
  board_inst_snakePos_inst_SLICE_9 \board_inst.snakePos_inst.SLICE_9 ( 
    .DI1(\board_inst.snakePos_inst.n101[14] ), 
    .DI0(\board_inst.snakePos_inst.n101[13] ), 
    .D1(\board_inst.snakePos_inst.n13801 ), 
    .C1(\board_inst.snakePos_inst.n10 ), .D0(\board_inst.snakePos_inst.n9343 ), 
    .C0(\board_inst.snakePos_inst.n11 ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n9343 ), 
    .CIN1(\board_inst.snakePos_inst.n13801 ), 
    .Q0(\board_inst.snakePos_inst.n11 ), .Q1(\board_inst.snakePos_inst.n10 ), 
    .F0(\board_inst.snakePos_inst.n101[13] ), 
    .F1(\board_inst.snakePos_inst.n101[14] ), 
    .COUT1(\board_inst.snakePos_inst.n9345 ), 
    .COUT0(\board_inst.snakePos_inst.n13801 ));
  board_inst_snakePos_inst_SLICE_10 \board_inst.snakePos_inst.SLICE_10 ( 
    .DI1(\board_inst.snakePos_inst.n101[12] ), 
    .DI0(\board_inst.snakePos_inst.n101[11] ), 
    .D1(\board_inst.snakePos_inst.n13798 ), 
    .C1(\board_inst.snakePos_inst.n12_c ), 
    .D0(\board_inst.snakePos_inst.n9341 ), .C0(\board_inst.snakePos_inst.n13 ), 
    .CLK(CLK), .CIN0(\board_inst.snakePos_inst.n9341 ), 
    .CIN1(\board_inst.snakePos_inst.n13798 ), 
    .Q0(\board_inst.snakePos_inst.n13 ), .Q1(\board_inst.snakePos_inst.n12_c ), 
    .F0(\board_inst.snakePos_inst.n101[11] ), 
    .F1(\board_inst.snakePos_inst.n101[12] ), 
    .COUT1(\board_inst.snakePos_inst.n9343 ), 
    .COUT0(\board_inst.snakePos_inst.n13798 ));
  board_inst_snakePos_inst_SLICE_11 \board_inst.snakePos_inst.SLICE_11 ( 
    .DI1(\board_inst.snakePos_inst.n101[10] ), 
    .DI0(\board_inst.snakePos_inst.n101[9] ), 
    .D1(\board_inst.snakePos_inst.n13795 ), 
    .C1(\board_inst.snakePos_inst.n14 ), .D0(\board_inst.snakePos_inst.n9339 ), 
    .C0(\board_inst.snakePos_inst.n15 ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n9339 ), 
    .CIN1(\board_inst.snakePos_inst.n13795 ), 
    .Q0(\board_inst.snakePos_inst.n15 ), .Q1(\board_inst.snakePos_inst.n14 ), 
    .F0(\board_inst.snakePos_inst.n101[9] ), 
    .F1(\board_inst.snakePos_inst.n101[10] ), 
    .COUT1(\board_inst.snakePos_inst.n9341 ), 
    .COUT0(\board_inst.snakePos_inst.n13795 ));
  board_inst_snakePos_inst_SLICE_12 \board_inst.snakePos_inst.SLICE_12 ( 
    .DI1(\board_inst.snakePos_inst.n101[8] ), 
    .DI0(\board_inst.snakePos_inst.n101[7] ), 
    .D1(\board_inst.snakePos_inst.n13792 ), 
    .C1(\board_inst.snakePos_inst.n16 ), .D0(\board_inst.snakePos_inst.n9337 ), 
    .C0(\board_inst.snakePos_inst.n17 ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n9337 ), 
    .CIN1(\board_inst.snakePos_inst.n13792 ), 
    .Q0(\board_inst.snakePos_inst.n17 ), .Q1(\board_inst.snakePos_inst.n16 ), 
    .F0(\board_inst.snakePos_inst.n101[7] ), 
    .F1(\board_inst.snakePos_inst.n101[8] ), 
    .COUT1(\board_inst.snakePos_inst.n9339 ), 
    .COUT0(\board_inst.snakePos_inst.n13792 ));
  board_inst_snakePos_inst_SLICE_13 \board_inst.snakePos_inst.SLICE_13 ( 
    .DI1(\board_inst.snakePos_inst.n101[6] ), 
    .DI0(\board_inst.snakePos_inst.n101[5] ), 
    .D1(\board_inst.snakePos_inst.n13789 ), 
    .C1(\board_inst.snakePos_inst.n18 ), .D0(\board_inst.snakePos_inst.n9335 ), 
    .C0(\board_inst.snakePos_inst.n19 ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n9335 ), 
    .CIN1(\board_inst.snakePos_inst.n13789 ), 
    .Q0(\board_inst.snakePos_inst.n19 ), .Q1(\board_inst.snakePos_inst.n18 ), 
    .F0(\board_inst.snakePos_inst.n101[5] ), 
    .F1(\board_inst.snakePos_inst.n101[6] ), 
    .COUT1(\board_inst.snakePos_inst.n9337 ), 
    .COUT0(\board_inst.snakePos_inst.n13789 ));
  board_inst_snakePos_inst_SLICE_14 \board_inst.snakePos_inst.SLICE_14 ( 
    .DI1(\board_inst.snakePos_inst.n101[4] ), 
    .DI0(\board_inst.snakePos_inst.n101[3] ), 
    .D1(\board_inst.snakePos_inst.n13786 ), 
    .C1(\board_inst.snakePos_inst.n20 ), .D0(\board_inst.snakePos_inst.n9333 ), 
    .C0(\board_inst.snakePos_inst.n21 ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n9333 ), 
    .CIN1(\board_inst.snakePos_inst.n13786 ), 
    .Q0(\board_inst.snakePos_inst.n21 ), .Q1(\board_inst.snakePos_inst.n20 ), 
    .F0(\board_inst.snakePos_inst.n101[3] ), 
    .F1(\board_inst.snakePos_inst.n101[4] ), 
    .COUT1(\board_inst.snakePos_inst.n9335 ), 
    .COUT0(\board_inst.snakePos_inst.n13786 ));
  board_inst_snakePos_inst_SLICE_15 \board_inst.snakePos_inst.SLICE_15 ( 
    .DI1(\board_inst.snakePos_inst.n101[2] ), 
    .DI0(\board_inst.snakePos_inst.n101[1] ), 
    .D1(\board_inst.snakePos_inst.n13783 ), 
    .C1(\board_inst.snakePos_inst.n22 ), .D0(\board_inst.snakePos_inst.n9331 ), 
    .C0(\board_inst.snakePos_inst.n23 ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n9331 ), 
    .CIN1(\board_inst.snakePos_inst.n13783 ), 
    .Q0(\board_inst.snakePos_inst.n23 ), .Q1(\board_inst.snakePos_inst.n22 ), 
    .F0(\board_inst.snakePos_inst.n101[1] ), 
    .F1(\board_inst.snakePos_inst.n101[2] ), 
    .COUT1(\board_inst.snakePos_inst.n9333 ), 
    .COUT0(\board_inst.snakePos_inst.n13783 ));
  board_inst_snakePos_inst_SLICE_16 \board_inst.snakePos_inst.SLICE_16 ( 
    .DI1(\board_inst.snakePos_inst.n101[0] ), 
    .D1(\board_inst.snakePos_inst.n13516 ), 
    .C1(\board_inst.snakePos_inst.n24 ), .B1(VCC_net), .CLK(CLK), 
    .CIN1(\board_inst.snakePos_inst.n13516 ), 
    .Q1(\board_inst.snakePos_inst.n24 ), 
    .F1(\board_inst.snakePos_inst.n101[0] ), 
    .COUT1(\board_inst.snakePos_inst.n9331 ), 
    .COUT0(\board_inst.snakePos_inst.n13516 ));
  display_inst_vga_init_SLICE_17 \display_inst.vga_init.SLICE_17 ( 
    .DI0(\display_inst.vga_init.n35[9] ), .D1(\display_inst.vga_init.n13753 ), 
    .D0(\display_inst.vga_init.n9381 ), .C0(\row_cnt[9] ), 
    .CE(\display_inst.vga_init.n5167 ), .LSR(\display_inst.vga_init.n5474 ), 
    .CLK(\display_inst.clk ), .CIN0(\display_inst.vga_init.n9381 ), 
    .CIN1(\display_inst.vga_init.n13753 ), .Q0(\row_cnt[9] ), 
    .F0(\display_inst.vga_init.n35[9] ), 
    .COUT0(\display_inst.vga_init.n13753 ));
  display_inst_vga_init_SLICE_18 \display_inst.vga_init.SLICE_18 ( 
    .DI1(\display_inst.vga_init.n35[8] ), .DI0(\display_inst.vga_init.n35[7] ), 
    .D1(\display_inst.vga_init.n13750 ), .C1(\row_cnt[8] ), 
    .D0(\display_inst.vga_init.n9379 ), .C0(\row_cnt[7] ), 
    .CE(\display_inst.vga_init.n5167 ), .LSR(\display_inst.vga_init.n5474 ), 
    .CLK(\display_inst.clk ), .CIN0(\display_inst.vga_init.n9379 ), 
    .CIN1(\display_inst.vga_init.n13750 ), .Q0(\row_cnt[7] ), 
    .Q1(\row_cnt[8] ), .F0(\display_inst.vga_init.n35[7] ), 
    .F1(\display_inst.vga_init.n35[8] ), .COUT1(\display_inst.vga_init.n9381 ), 
    .COUT0(\display_inst.vga_init.n13750 ));
  display_inst_vga_init_SLICE_19 \display_inst.vga_init.SLICE_19 ( 
    .DI1(\display_inst.vga_init.n35[6] ), .DI0(\display_inst.vga_init.n35[5] ), 
    .D1(\display_inst.vga_init.n13747 ), .C1(\row_cnt[6] ), 
    .D0(\display_inst.vga_init.n9377 ), .C0(\row_cnt[5] ), 
    .CE(\display_inst.vga_init.n5167 ), .LSR(\display_inst.vga_init.n5474 ), 
    .CLK(\display_inst.clk ), .CIN0(\display_inst.vga_init.n9377 ), 
    .CIN1(\display_inst.vga_init.n13747 ), .Q0(\row_cnt[5] ), 
    .Q1(\row_cnt[6] ), .F0(\display_inst.vga_init.n35[5] ), 
    .F1(\display_inst.vga_init.n35[6] ), .COUT1(\display_inst.vga_init.n9379 ), 
    .COUT0(\display_inst.vga_init.n13747 ));
  display_inst_vga_init_SLICE_20 \display_inst.vga_init.SLICE_20 ( 
    .DI1(\display_inst.vga_init.n35[4] ), .DI0(\display_inst.vga_init.n35[3] ), 
    .D1(\display_inst.vga_init.n13744 ), .C1(\row_cnt[4] ), 
    .D0(\display_inst.vga_init.n9375 ), .C0(\row_cnt[3] ), 
    .CE(\display_inst.vga_init.n5167 ), .LSR(\display_inst.vga_init.n5474 ), 
    .CLK(\display_inst.clk ), .CIN0(\display_inst.vga_init.n9375 ), 
    .CIN1(\display_inst.vga_init.n13744 ), .Q0(\row_cnt[3] ), 
    .Q1(\row_cnt[4] ), .F0(\display_inst.vga_init.n35[3] ), 
    .F1(\display_inst.vga_init.n35[4] ), .COUT1(\display_inst.vga_init.n9377 ), 
    .COUT0(\display_inst.vga_init.n13744 ));
  display_inst_vga_init_SLICE_21 \display_inst.vga_init.SLICE_21 ( 
    .DI1(\display_inst.vga_init.n35[2] ), .DI0(\display_inst.vga_init.n35[1] ), 
    .D1(\display_inst.vga_init.n13741 ), .C1(\row_cnt[2] ), 
    .D0(\display_inst.vga_init.n9373 ), .C0(\row_cnt[1] ), 
    .CE(\display_inst.vga_init.n5167 ), .LSR(\display_inst.vga_init.n5474 ), 
    .CLK(\display_inst.clk ), .CIN0(\display_inst.vga_init.n9373 ), 
    .CIN1(\display_inst.vga_init.n13741 ), .Q0(\row_cnt[1] ), 
    .Q1(\row_cnt[2] ), .F0(\display_inst.vga_init.n35[1] ), 
    .F1(\display_inst.vga_init.n35[2] ), .COUT1(\display_inst.vga_init.n9375 ), 
    .COUT0(\display_inst.vga_init.n13741 ));
  display_inst_vga_init_SLICE_22 \display_inst.vga_init.SLICE_22 ( 
    .DI1(\display_inst.vga_init.n35[0] ), .D1(\display_inst.vga_init.n13738 ), 
    .C1(\row_cnt[0] ), .B1(VCC_net), .CE(\display_inst.vga_init.n5167 ), 
    .LSR(\display_inst.vga_init.n5474 ), .CLK(\display_inst.clk ), 
    .CIN1(\display_inst.vga_init.n13738 ), .Q1(\row_cnt[0] ), 
    .F1(\display_inst.vga_init.n35[0] ), .COUT1(\display_inst.vga_init.n9373 ), 
    .COUT0(\display_inst.vga_init.n13738 ));
  display_inst_vga_init_SLICE_23 \display_inst.vga_init.SLICE_23 ( 
    .DI0(\display_inst.vga_init.n45[9] ), .D1(\display_inst.vga_init.n13840 ), 
    .D0(\display_inst.vga_init.n9292 ), .C0(\column_cnt[9] ), 
    .LSR(\display_inst.vga_init.n5167 ), .CLK(\display_inst.clk ), 
    .CIN0(\display_inst.vga_init.n9292 ), 
    .CIN1(\display_inst.vga_init.n13840 ), .Q0(\column_cnt[9] ), 
    .F0(\display_inst.vga_init.n45[9] ), 
    .COUT0(\display_inst.vga_init.n13840 ));
  display_inst_vga_init_SLICE_24 \display_inst.vga_init.SLICE_24 ( 
    .DI1(\display_inst.vga_init.n45[8] ), .DI0(\display_inst.vga_init.n45[7] ), 
    .D1(\display_inst.vga_init.n13837 ), .C1(\column_cnt[8] ), 
    .D0(\display_inst.vga_init.n9290 ), .C0(\column_cnt[7] ), 
    .LSR(\display_inst.vga_init.n5167 ), .CLK(\display_inst.clk ), 
    .CIN0(\display_inst.vga_init.n9290 ), 
    .CIN1(\display_inst.vga_init.n13837 ), .Q0(\column_cnt[7] ), 
    .Q1(\column_cnt[8] ), .F0(\display_inst.vga_init.n45[7] ), 
    .F1(\display_inst.vga_init.n45[8] ), .COUT1(\display_inst.vga_init.n9292 ), 
    .COUT0(\display_inst.vga_init.n13837 ));
  display_inst_vga_init_SLICE_25 \display_inst.vga_init.SLICE_25 ( 
    .DI1(\display_inst.vga_init.n45[6] ), .DI0(\display_inst.vga_init.n45[5] ), 
    .D1(\display_inst.vga_init.n13834 ), .C1(\column_cnt[6] ), 
    .D0(\display_inst.vga_init.n9288 ), .C0(\column_cnt[5] ), 
    .LSR(\display_inst.vga_init.n5167 ), .CLK(\display_inst.clk ), 
    .CIN0(\display_inst.vga_init.n9288 ), 
    .CIN1(\display_inst.vga_init.n13834 ), .Q0(\column_cnt[5] ), 
    .Q1(\column_cnt[6] ), .F0(\display_inst.vga_init.n45[5] ), 
    .F1(\display_inst.vga_init.n45[6] ), .COUT1(\display_inst.vga_init.n9290 ), 
    .COUT0(\display_inst.vga_init.n13834 ));
  display_inst_vga_init_SLICE_26 \display_inst.vga_init.SLICE_26 ( 
    .DI1(\display_inst.vga_init.n45[4] ), .DI0(\display_inst.vga_init.n45[3] ), 
    .D1(\display_inst.vga_init.n13831 ), .C1(\column_cnt[4] ), 
    .D0(\display_inst.vga_init.n9286 ), .C0(\column_cnt[3] ), 
    .LSR(\display_inst.vga_init.n5167 ), .CLK(\display_inst.clk ), 
    .CIN0(\display_inst.vga_init.n9286 ), 
    .CIN1(\display_inst.vga_init.n13831 ), .Q0(\column_cnt[3] ), 
    .Q1(\column_cnt[4] ), .F0(\display_inst.vga_init.n45[3] ), 
    .F1(\display_inst.vga_init.n45[4] ), .COUT1(\display_inst.vga_init.n9288 ), 
    .COUT0(\display_inst.vga_init.n13831 ));
  display_inst_vga_init_SLICE_27 \display_inst.vga_init.SLICE_27 ( 
    .DI1(\display_inst.vga_init.n45[2] ), .DI0(\display_inst.vga_init.n45[1] ), 
    .D1(\display_inst.vga_init.n13828 ), .C1(\column_cnt[2] ), 
    .D0(\display_inst.vga_init.n9284 ), .C0(\column_cnt[1] ), 
    .LSR(\display_inst.vga_init.n5167 ), .CLK(\display_inst.clk ), 
    .CIN0(\display_inst.vga_init.n9284 ), 
    .CIN1(\display_inst.vga_init.n13828 ), .Q0(\column_cnt[1] ), 
    .Q1(\column_cnt[2] ), .F0(\display_inst.vga_init.n45[1] ), 
    .F1(\display_inst.vga_init.n45[2] ), .COUT1(\display_inst.vga_init.n9286 ), 
    .COUT0(\display_inst.vga_init.n13828 ));
  display_inst_vga_init_SLICE_28 \display_inst.vga_init.SLICE_28 ( 
    .DI1(\display_inst.vga_init.n45[0] ), .D1(\display_inst.vga_init.n13522 ), 
    .C1(\column_cnt[0] ), .B1(VCC_net), .LSR(\display_inst.vga_init.n5167 ), 
    .CLK(\display_inst.clk ), .CIN1(\display_inst.vga_init.n13522 ), 
    .Q1(\column_cnt[0] ), .F1(\display_inst.vga_init.n45[0] ), 
    .COUT1(\display_inst.vga_init.n9284 ), 
    .COUT0(\display_inst.vga_init.n13522 ));
  display_inst_pattern_gen_initial_SLICE_29 
    \display_inst.pattern_gen_initial.SLICE_29 ( 
    .D1(\display_inst.pattern_gen_initial.n13648 ), 
    .C1(\display_inst.pattern_gen_initial.n294[0] ), .B1(VCC_net), 
    .CIN1(\display_inst.pattern_gen_initial.n13648 ), .F1(n41), 
    .COUT1(\display_inst.pattern_gen_initial.n9384 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13648 ));
  display_inst_pattern_gen_initial_SLICE_30 
    \display_inst.pattern_gen_initial.SLICE_30 ( 
    .D1(\display_inst.pattern_gen_initial.n13609 ), 
    .D0(\display_inst.pattern_gen_initial.n9281 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n411_adj_362 ), 
    .CIN0(\display_inst.pattern_gen_initial.n9281 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13609 ), 
    .F0(\display_inst.pattern_gen_initial.n2967[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n13609 ));
  display_inst_pattern_gen_initial_SLICE_31 
    \display_inst.pattern_gen_initial.SLICE_31 ( 
    .D1(\display_inst.pattern_gen_initial.n13702 ), 
    .D0(\display_inst.pattern_gen_initial.n9265 ), 
    .C0(\display_inst.pattern_gen_initial.n146[9] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9265 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13702 ), .F0(n39_adj_637), 
    .COUT0(\display_inst.pattern_gen_initial.n13702 ));
  display_inst_pattern_gen_initial_SLICE_32 
    \display_inst.pattern_gen_initial.SLICE_32 ( 
    .D1(\display_inst.pattern_gen_initial.n13687 ), 
    .D0(\display_inst.pattern_gen_initial.n9451 ), 
    .C0(\display_inst.pattern_gen_initial.n146[9] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9451 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13687 ), .F0(n39_adj_673), 
    .COUT0(\display_inst.pattern_gen_initial.n13687 ));
  display_inst_pattern_gen_initial_SLICE_33 
    \display_inst.pattern_gen_initial.SLICE_33 ( 
    .D1(\display_inst.pattern_gen_initial.n13606 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n412_adj_367 ), 
    .D0(\display_inst.pattern_gen_initial.n9279 ), 
    .B0(\display_inst.pattern_gen_initial.n413_adj_364 ), 
    .CIN0(\display_inst.pattern_gen_initial.n9279 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13606 ), 
    .F0(\display_inst.pattern_gen_initial.n2967[7] ), 
    .F1(\display_inst.pattern_gen_initial.n2967[8] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9281 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13606 ));
  display_inst_pattern_gen_initial_SLICE_34 
    \display_inst.pattern_gen_initial.SLICE_34 ( 
    .D1(\display_inst.pattern_gen_initial.n13684 ), 
    .C1(\display_inst.pattern_gen_initial.n146[8] ), 
    .D0(\display_inst.pattern_gen_initial.n9449 ), 
    .C0(\display_inst.pattern_gen_initial.n146[7] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9449 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13684 ), .F0(n41_adj_658), 
    .F1(n40_adj_640), .COUT1(\display_inst.pattern_gen_initial.n9451 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13684 ));
  display_inst_pattern_gen_initial_SLICE_35 
    \display_inst.pattern_gen_initial.SLICE_35 ( 
    .D1(\display_inst.pattern_gen_initial.n13681 ), 
    .C1(\display_inst.pattern_gen_initial.n146[6] ), 
    .D0(\display_inst.pattern_gen_initial.n9447 ), 
    .C0(\display_inst.pattern_gen_initial.n146[5] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9447 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13681 ), .F0(n43_adj_698), 
    .F1(n42_2), .COUT1(\display_inst.pattern_gen_initial.n9449 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13681 ));
  display_inst_pattern_gen_initial_SLICE_36 
    \display_inst.pattern_gen_initial.SLICE_36 ( 
    .D1(\display_inst.pattern_gen_initial.n13576 ), 
    .D0(\display_inst.pattern_gen_initial.n9362 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n486_c ), 
    .CIN0(\display_inst.pattern_gen_initial.n9362 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13576 ), 
    .F0(\display_inst.pattern_gen_initial.n508[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n13576 ));
  display_inst_pattern_gen_initial_SLICE_37 
    \display_inst.pattern_gen_initial.SLICE_37 ( 
    .D1(\display_inst.pattern_gen_initial.n13678 ), 
    .C1(\display_inst.pattern_gen_initial.n146[4] ), .B1(VCC_net), 
    .D0(\display_inst.pattern_gen_initial.n9445 ), 
    .C0(\display_inst.pattern_gen_initial.n146[3] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9445 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13678 ), .F0(n45_adj_660), 
    .F1(n44_adj_696), .COUT1(\display_inst.pattern_gen_initial.n9447 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13678 ));
  display_inst_pattern_gen_initial_SLICE_38 
    \display_inst.pattern_gen_initial.SLICE_38 ( 
    .D1(\display_inst.pattern_gen_initial.n13675 ), 
    .C1(\display_inst.pattern_gen_initial.n146[2] ), .B1(VCC_net), 
    .CIN1(\display_inst.pattern_gen_initial.n13675 ), .F1(n46_adj_605), 
    .COUT1(\display_inst.pattern_gen_initial.n9445 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13675 ));
  display_inst_pattern_gen_initial_SLICE_39 
    \display_inst.pattern_gen_initial.SLICE_39 ( 
    .D1(\display_inst.pattern_gen_initial.n13699 ), 
    .C1(\display_inst.pattern_gen_initial.n146[8] ), 
    .D0(\display_inst.pattern_gen_initial.n9263 ), 
    .C0(\display_inst.pattern_gen_initial.n146[7] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9263 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13699 ), .F0(n41_adj_634), 
    .F1(n40_adj_635), .COUT1(\display_inst.pattern_gen_initial.n9265 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13699 ));
  display_inst_pattern_gen_initial_SLICE_40 
    \display_inst.pattern_gen_initial.SLICE_40 ( 
    .D1(\display_inst.pattern_gen_initial.n13573 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n487_adj_374 ), 
    .D0(\display_inst.pattern_gen_initial.n9360 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n488 ), 
    .CIN0(\display_inst.pattern_gen_initial.n9360 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13573 ), 
    .F0(\display_inst.pattern_gen_initial.n508[7] ), 
    .F1(\display_inst.pattern_gen_initial.n508[8] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9362 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13573 ));
  display_inst_pattern_gen_initial_SLICE_41 
    \display_inst.pattern_gen_initial.SLICE_41 ( 
    .D1(\display_inst.pattern_gen_initial.n13537 ), 
    .D0(\display_inst.pattern_gen_initial.n9442 ), .C0(VCC_net), 
    .B0(\column_cnt[9] ), .CIN0(\display_inst.pattern_gen_initial.n9442 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13537 ), 
    .F0(\display_inst.pattern_gen_initial.n171 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13537 ));
  display_inst_pattern_gen_initial_SLICE_42 
    \display_inst.pattern_gen_initial.SLICE_42 ( 
    .D1(\display_inst.pattern_gen_initial.n13534 ), .C1(VCC_net), 
    .B1(\column_cnt[8] ), .D0(\display_inst.pattern_gen_initial.n9440 ), 
    .C0(VCC_net), .B0(\column_cnt[7] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9440 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13534 ), 
    .F0(\display_inst.pattern_gen_initial.n173_c ), 
    .F1(\display_inst.pattern_gen_initial.n172 ), 
    .COUT1(\display_inst.pattern_gen_initial.n9442 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13534 ));
  display_inst_pattern_gen_initial_SLICE_43 
    \display_inst.pattern_gen_initial.SLICE_43 ( 
    .D1(\display_inst.pattern_gen_initial.n13570 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n489 ), 
    .D0(\display_inst.pattern_gen_initial.n9358 ), 
    .B0(\display_inst.pattern_gen_initial.n490_c ), 
    .CIN0(\display_inst.pattern_gen_initial.n9358 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13570 ), 
    .F0(\display_inst.pattern_gen_initial.n508[5] ), 
    .F1(\display_inst.pattern_gen_initial.n508[6] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9360 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13570 ));
  display_inst_pattern_gen_initial_SLICE_44 
    \display_inst.pattern_gen_initial.SLICE_44 ( 
    .D1(\display_inst.pattern_gen_initial.n13564 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n491 ), 
    .D0(\display_inst.pattern_gen_initial.n9356 ), 
    .B0(\display_inst.pattern_gen_initial.n492_c ), 
    .CIN0(\display_inst.pattern_gen_initial.n9356 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13564 ), 
    .F0(\display_inst.pattern_gen_initial.n508[3] ), 
    .F1(\display_inst.pattern_gen_initial.n508[4] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9358 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13564 ));
  display_inst_pattern_gen_initial_SLICE_45 
    \display_inst.pattern_gen_initial.SLICE_45 ( 
    .D1(\display_inst.pattern_gen_initial.n13567 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n450 ), 
    .D0(\display_inst.pattern_gen_initial.n9306 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n451 ), 
    .CIN0(\display_inst.pattern_gen_initial.n9306 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13567 ), 
    .F0(\display_inst.pattern_gen_initial.n3052[8] ), 
    .F1(\display_inst.pattern_gen_initial.n3052[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n13567 ));
  display_inst_pattern_gen_initial_SLICE_46 
    \display_inst.pattern_gen_initial.SLICE_46 ( 
    .D1(\display_inst.pattern_gen_initial.n13531 ), .B1(\column_cnt[6] ), 
    .D0(\display_inst.pattern_gen_initial.n9438 ), .B0(\column_cnt[5] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9438 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13531 ), 
    .F0(\display_inst.pattern_gen_initial.n175 ), 
    .F1(\display_inst.pattern_gen_initial.n174 ), 
    .COUT1(\display_inst.pattern_gen_initial.n9440 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13531 ));
  display_inst_pattern_gen_initial_SLICE_47 
    \display_inst.pattern_gen_initial.SLICE_47 ( 
    .D1(\display_inst.pattern_gen_initial.n13528 ), .C1(VCC_net), 
    .B1(\column_cnt[4] ), .D0(\display_inst.pattern_gen_initial.n9436 ), 
    .C0(VCC_net), .B0(\column_cnt[3] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9436 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13528 ), 
    .F0(\display_inst.pattern_gen_initial.n177 ), 
    .F1(\display_inst.pattern_gen_initial.n176 ), 
    .COUT1(\display_inst.pattern_gen_initial.n9438 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13528 ));
  display_inst_pattern_gen_initial_SLICE_48 
    \display_inst.pattern_gen_initial.SLICE_48 ( 
    .D1(\display_inst.pattern_gen_initial.n13525 ), .C1(VCC_net), 
    .B1(\column_cnt[2] ), .CIN1(\display_inst.pattern_gen_initial.n13525 ), 
    .F1(\display_inst.pattern_gen_initial.n178 ), 
    .COUT1(\display_inst.pattern_gen_initial.n9436 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13525 ));
  display_inst_pattern_gen_initial_SLICE_49 
    \display_inst.pattern_gen_initial.SLICE_49 ( 
    .D1(\display_inst.pattern_gen_initial.n13555 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n452 ), 
    .D0(\display_inst.pattern_gen_initial.n9304 ), 
    .B0(\display_inst.pattern_gen_initial.n453 ), 
    .CIN0(\display_inst.pattern_gen_initial.n9304 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13555 ), 
    .F0(\display_inst.pattern_gen_initial.n3052[6] ), 
    .F1(\display_inst.pattern_gen_initial.n3052[7] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9306 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13555 ));
  display_inst_pattern_gen_initial_SLICE_50 
    \display_inst.pattern_gen_initial.SLICE_50 ( 
    .D1(\display_inst.pattern_gen_initial.n13552 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n454 ), 
    .D0(\display_inst.pattern_gen_initial.n9302 ), 
    .B0(\display_inst.pattern_gen_initial.n455 ), 
    .CIN0(\display_inst.pattern_gen_initial.n9302 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13552 ), 
    .F0(\display_inst.pattern_gen_initial.n3052[4] ), 
    .F1(\display_inst.pattern_gen_initial.n3052[5] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9304 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13552 ));
  display_inst_pattern_gen_initial_SLICE_51 
    \display_inst.pattern_gen_initial.SLICE_51 ( 
    .D1(\display_inst.pattern_gen_initial.n13597 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n11418 ), 
    .D0(\display_inst.pattern_gen_initial.n9277 ), 
    .B0(\display_inst.pattern_gen_initial.n4657 ), 
    .CIN0(\display_inst.pattern_gen_initial.n9277 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13597 ), 
    .F0(\display_inst.pattern_gen_initial.n2967[5] ), 
    .F1(\display_inst.pattern_gen_initial.n2967[6] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9279 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13597 ));
  display_inst_pattern_gen_initial_SLICE_52 
    \display_inst.pattern_gen_initial.SLICE_52 ( 
    .D1(\display_inst.pattern_gen_initial.n13696 ), 
    .C1(\display_inst.pattern_gen_initial.n146[6] ), 
    .D0(\display_inst.pattern_gen_initial.n9261 ), 
    .C0(\display_inst.pattern_gen_initial.n146[5] ), .B0(VCC_net), 
    .CIN0(\display_inst.pattern_gen_initial.n9261 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13696 ), .F0(n43_adj_632), 
    .F1(n42_adj_633), .COUT1(\display_inst.pattern_gen_initial.n9263 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13696 ));
  display_inst_pattern_gen_initial_SLICE_53 
    \display_inst.pattern_gen_initial.SLICE_53 ( 
    .D1(\display_inst.pattern_gen_initial.n13561 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n178 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13561 ), 
    .F1(\display_inst.pattern_gen_initial.n508[2] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9356 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13561 ));
  display_inst_pattern_gen_initial_SLICE_54 
    \display_inst.pattern_gen_initial.SLICE_54 ( 
    .D1(\display_inst.pattern_gen_initial.n13591 ), 
    .D0(\display_inst.pattern_gen_initial.n9433 ), .C0(VCC_net), 
    .B0(\row_cnt[9] ), .CIN0(\display_inst.pattern_gen_initial.n9433 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13591 ), 
    .F0(\display_inst.pattern_gen_initial.n225 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13591 ));
  display_inst_pattern_gen_initial_SLICE_55 
    \display_inst.pattern_gen_initial.SLICE_55 ( 
    .D1(\display_inst.pattern_gen_initial.n13588 ), .C1(VCC_net), 
    .B1(\row_cnt[8] ), .D0(\display_inst.pattern_gen_initial.n9431 ), 
    .C0(VCC_net), .B0(\row_cnt[7] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9431 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13588 ), 
    .F0(\display_inst.pattern_gen_initial.n278 ), 
    .F1(\display_inst.pattern_gen_initial.n226 ), 
    .COUT1(\display_inst.pattern_gen_initial.n9433 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13588 ));
  display_inst_pattern_gen_initial_SLICE_56 
    \display_inst.pattern_gen_initial.SLICE_56 ( 
    .D1(\display_inst.pattern_gen_initial.n13549 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n177 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13549 ), 
    .F1(\display_inst.pattern_gen_initial.n3052[3] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9302 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13549 ));
  display_inst_pattern_gen_initial_SLICE_57 
    \display_inst.pattern_gen_initial.SLICE_57 ( 
    .D1(\display_inst.pattern_gen_initial.n13594 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n281 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13594 ), 
    .F1(\display_inst.pattern_gen_initial.n2967[4] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9277 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13594 ));
  display_inst_pattern_gen_initial_SLICE_58 
    \display_inst.pattern_gen_initial.SLICE_58 ( 
    .D1(\display_inst.pattern_gen_initial.n13558 ), 
    .D0(\display_inst.pattern_gen_initial.n9299 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n411 ), 
    .CIN0(\display_inst.pattern_gen_initial.n9299 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13558 ), 
    .F0(\display_inst.pattern_gen_initial.n3038[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n13558 ));
  display_inst_pattern_gen_initial_SLICE_59 
    \display_inst.pattern_gen_initial.SLICE_59 ( 
    .D1(\display_inst.pattern_gen_initial.n13585 ), .C1(VCC_net), 
    .B1(\row_cnt[6] ), .D0(\display_inst.pattern_gen_initial.n9429 ), 
    .C0(VCC_net), .B0(\row_cnt[5] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9429 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13585 ), 
    .F0(\display_inst.pattern_gen_initial.n280 ), 
    .F1(\display_inst.pattern_gen_initial.n327 ), 
    .COUT1(\display_inst.pattern_gen_initial.n9431 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13585 ));
  display_inst_pattern_gen_initial_SLICE_60 
    \display_inst.pattern_gen_initial.SLICE_60 ( 
    .D1(\display_inst.pattern_gen_initial.n13582 ), .B1(\row_cnt[4] ), 
    .D0(\display_inst.pattern_gen_initial.n9427 ), .C0(VCC_net), 
    .B0(\row_cnt[3] ), .CIN0(\display_inst.pattern_gen_initial.n9427 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13582 ), 
    .F0(\display_inst.pattern_gen_initial.n282 ), 
    .F1(\display_inst.pattern_gen_initial.n281 ), 
    .COUT1(\display_inst.pattern_gen_initial.n9429 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13582 ));
  display_inst_pattern_gen_initial_SLICE_61 
    \display_inst.pattern_gen_initial.SLICE_61 ( 
    .D1(\display_inst.pattern_gen_initial.n13693 ), 
    .C1(\display_inst.pattern_gen_initial.n146[4] ), .B1(VCC_net), 
    .D0(\display_inst.pattern_gen_initial.n9259 ), 
    .C0(\display_inst.pattern_gen_initial.n146[3] ), .B0(VCC_net), 
    .CIN0(\display_inst.pattern_gen_initial.n9259 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13693 ), .F0(n45_adj_628), 
    .F1(n44_adj_630), .COUT1(\display_inst.pattern_gen_initial.n9261 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13693 ));
  display_inst_pattern_gen_initial_SLICE_62 
    \display_inst.pattern_gen_initial.SLICE_62 ( 
    .D1(\display_inst.pattern_gen_initial.n13579 ), .C1(VCC_net), 
    .B1(\row_cnt[2] ), .CIN1(\display_inst.pattern_gen_initial.n13579 ), 
    .F1(\display_inst.pattern_gen_initial.n283 ), 
    .COUT1(\display_inst.pattern_gen_initial.n9427 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13579 ));
  display_inst_pattern_gen_initial_SLICE_63 
    \display_inst.pattern_gen_initial.SLICE_63 ( 
    .D1(\display_inst.pattern_gen_initial.n13732 ), 
    .D0(\display_inst.pattern_gen_initial.n9424 ), 
    .C0(\display_inst.pattern_gen_initial.n90[9] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9424 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13732 ), .F0(n39_adj_610), 
    .COUT0(\display_inst.pattern_gen_initial.n13732 ));
  display_inst_pattern_gen_initial_SLICE_64 
    \display_inst.pattern_gen_initial.SLICE_64 ( 
    .D1(\display_inst.pattern_gen_initial.n13729 ), 
    .C1(\display_inst.pattern_gen_initial.n90[8] ), 
    .D0(\display_inst.pattern_gen_initial.n9422 ), 
    .C0(\display_inst.pattern_gen_initial.n90[7] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9422 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13729 ), .F0(n41_adj_629), 
    .F1(n40_adj_625), .COUT1(\display_inst.pattern_gen_initial.n9424 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13729 ));
  display_inst_pattern_gen_initial_SLICE_65 
    \display_inst.pattern_gen_initial.SLICE_65 ( 
    .D1(\display_inst.pattern_gen_initial.n13546 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n412_c ), 
    .D0(\display_inst.pattern_gen_initial.n9297 ), 
    .B0(\display_inst.pattern_gen_initial.n413 ), 
    .CIN0(\display_inst.pattern_gen_initial.n9297 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13546 ), 
    .F0(\display_inst.pattern_gen_initial.n3038[7] ), 
    .F1(\display_inst.pattern_gen_initial.n3038[8] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9299 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13546 ));
  display_inst_pattern_gen_initial_SLICE_66 
    \display_inst.pattern_gen_initial.SLICE_66 ( 
    .D1(\display_inst.pattern_gen_initial.n13543 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n11412 ), 
    .D0(\display_inst.pattern_gen_initial.n9295 ), 
    .B0(\display_inst.pattern_gen_initial.n4647 ), 
    .CIN0(\display_inst.pattern_gen_initial.n9295 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13543 ), 
    .F0(\display_inst.pattern_gen_initial.n3038[5] ), 
    .F1(\display_inst.pattern_gen_initial.n3038[6] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9297 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13543 ));
  display_inst_pattern_gen_initial_SLICE_67 
    \display_inst.pattern_gen_initial.SLICE_67 ( 
    .D1(\display_inst.pattern_gen_initial.n13540 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n176 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13540 ), 
    .F1(\display_inst.pattern_gen_initial.n3038[4] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9295 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13540 ));
  display_inst_pattern_gen_initial_SLICE_68 
    \display_inst.pattern_gen_initial.SLICE_68 ( 
    .D1(\display_inst.pattern_gen_initial.n13726 ), 
    .C1(\display_inst.pattern_gen_initial.n90[6] ), .B1(VCC_net), 
    .D0(\display_inst.pattern_gen_initial.n9420 ), 
    .C0(\display_inst.pattern_gen_initial.n90[5] ), .B0(VCC_net), 
    .CIN0(\display_inst.pattern_gen_initial.n9420 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13726 ), .F0(n43_adj_667), 
    .F1(n42_adj_652), .COUT1(\display_inst.pattern_gen_initial.n9422 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13726 ));
  display_inst_pattern_gen_initial_SLICE_69 
    \display_inst.pattern_gen_initial.SLICE_69 ( 
    .D1(\display_inst.pattern_gen_initial.n13723 ), 
    .C1(\display_inst.pattern_gen_initial.n90[4] ), 
    .D0(\display_inst.pattern_gen_initial.n9418 ), 
    .C0(\display_inst.pattern_gen_initial.n90[3] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9418 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13723 ), .F0(n45_adj_624), 
    .F1(n44_adj_685), .COUT1(\display_inst.pattern_gen_initial.n9420 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13723 ));
  display_inst_pattern_gen_initial_SLICE_70 
    \display_inst.pattern_gen_initial.SLICE_70 ( 
    .D1(\display_inst.pattern_gen_initial.n13690 ), 
    .C1(\display_inst.pattern_gen_initial.n146[2] ), .B1(VCC_net), 
    .CIN1(\display_inst.pattern_gen_initial.n13690 ), 
    .F1(\display_inst.pattern_gen_initial.n47_c[0] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9259 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13690 ));
  display_inst_pattern_gen_initial_SLICE_71 
    \display_inst.pattern_gen_initial.SLICE_71 ( 
    .D1(\display_inst.pattern_gen_initial.n13720 ), 
    .C1(\display_inst.pattern_gen_initial.n90[2] ), .B1(VCC_net), 
    .CIN1(\display_inst.pattern_gen_initial.n13720 ), .F1(n46), 
    .COUT1(\display_inst.pattern_gen_initial.n9418 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13720 ));
  display_inst_pattern_gen_initial_SLICE_72 
    \display_inst.pattern_gen_initial.SLICE_72 ( 
    .D1(\display_inst.pattern_gen_initial.n13630 ), 
    .D0(\display_inst.pattern_gen_initial.n9274 ), .C0(VCC_net), 
    .B0(\display_inst.n486 ), .CIN0(\display_inst.pattern_gen_initial.n9274 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13630 ), 
    .F0(\display_inst.n508[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n13630 ));
  display_inst_pattern_gen_initial_SLICE_73 
    \display_inst.pattern_gen_initial.SLICE_73 ( 
    .D1(\display_inst.pattern_gen_initial.n13645 ), 
    .D0(\display_inst.pattern_gen_initial.n9415 ), 
    .C0(\display_inst.pattern_gen_initial.n212[8] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9415 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13645 ), .F0(n39_adj_617), 
    .F1(cout), .COUT0(\display_inst.pattern_gen_initial.n13645 ));
  display_inst_pattern_gen_initial_SLICE_74 
    \display_inst.pattern_gen_initial.SLICE_74 ( 
    .D1(\display_inst.pattern_gen_initial.n13642 ), 
    .C1(\display_inst.pattern_gen_initial.n212[7] ), .B1(VCC_net), 
    .D0(\display_inst.pattern_gen_initial.n9413 ), 
    .C0(\display_inst.pattern_gen_initial.n212[6] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9413 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13642 ), .F0(n41_adj_616), 
    .F1(n40), .COUT1(\display_inst.pattern_gen_initial.n9415 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13642 ));
  display_inst_pattern_gen_initial_SLICE_75 
    \display_inst.pattern_gen_initial.SLICE_75 ( 
    .D1(\display_inst.pattern_gen_initial.n13639 ), 
    .C1(\display_inst.pattern_gen_initial.n212[5] ), 
    .D0(\display_inst.pattern_gen_initial.n9411 ), 
    .C0(\display_inst.pattern_gen_initial.n212[4] ), .B0(VCC_net), 
    .CIN0(\display_inst.pattern_gen_initial.n9411 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13639 ), .F0(n43_adj_613), 
    .F1(n42_adj_614), .COUT1(\display_inst.pattern_gen_initial.n9413 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13639 ));
  display_inst_pattern_gen_initial_SLICE_76 
    \display_inst.pattern_gen_initial.SLICE_76 ( 
    .D1(\display_inst.pattern_gen_initial.n13636 ), 
    .C1(\display_inst.pattern_gen_initial.n212[3] ), 
    .D0(\display_inst.pattern_gen_initial.n9409 ), 
    .C0(\display_inst.pattern_gen_initial.n212[2] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9409 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13636 ), .F0(n45_adj_609), 
    .F1(n44_adj_612), .COUT1(\display_inst.pattern_gen_initial.n9411 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13636 ));
  display_inst_pattern_gen_initial_SLICE_77 
    \display_inst.pattern_gen_initial.SLICE_77 ( 
    .D1(\display_inst.pattern_gen_initial.n13621 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n450_adj_436 ), 
    .D0(\display_inst.pattern_gen_initial.n9255 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n451_adj_435 ), 
    .CIN0(\display_inst.pattern_gen_initial.n9255 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13621 ), 
    .F0(\display_inst.pattern_gen_initial.n2917[8] ), 
    .F1(\display_inst.pattern_gen_initial.n2917[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n13621 ));
  display_inst_pattern_gen_initial_SLICE_78 
    \display_inst.pattern_gen_initial.SLICE_78 ( 
    .D1(\display_inst.pattern_gen_initial.n13633 ), 
    .C1(\display_inst.pattern_gen_initial.n212[1] ), .B1(VCC_net), 
    .CIN1(\display_inst.pattern_gen_initial.n13633 ), .F1(n46_adj_608), 
    .COUT1(\display_inst.pattern_gen_initial.n9409 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13633 ));
  display_inst_pattern_gen_initial_SLICE_79 
    \display_inst.pattern_gen_initial.SLICE_79 ( 
    .D1(\display_inst.pattern_gen_initial.n13672 ), 
    .D0(\display_inst.pattern_gen_initial.n9406 ), 
    .C0(\display_inst.pattern_gen_initial.n239[8] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9406 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13672 ), .F0(n39_adj_691), 
    .F1(cout_adj_621), .COUT0(\display_inst.pattern_gen_initial.n13672 ));
  display_inst_pattern_gen_initial_SLICE_80 
    \display_inst.pattern_gen_initial.SLICE_80 ( 
    .D1(\display_inst.pattern_gen_initial.n13669 ), 
    .C1(\display_inst.pattern_gen_initial.n239[7] ), .B1(VCC_net), 
    .D0(\display_inst.pattern_gen_initial.n9404 ), 
    .C0(\display_inst.pattern_gen_initial.n239[6] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9404 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13669 ), .F0(n41_adj_692), 
    .F1(n40_adj_686), .COUT1(\display_inst.pattern_gen_initial.n9406 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13669 ));
  display_inst_pattern_gen_initial_SLICE_81 
    \display_inst.pattern_gen_initial.SLICE_81 ( 
    .D1(\display_inst.pattern_gen_initial.n13666 ), 
    .C1(\display_inst.pattern_gen_initial.n239[5] ), 
    .D0(\display_inst.pattern_gen_initial.n9402 ), 
    .C0(\display_inst.pattern_gen_initial.n239[4] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9402 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13666 ), .F0(n43_adj_636), 
    .F1(n42_adj_615), .COUT1(\display_inst.pattern_gen_initial.n9404 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13666 ));
  display_inst_pattern_gen_initial_SLICE_82 
    \display_inst.pattern_gen_initial.SLICE_82 ( 
    .D1(\display_inst.pattern_gen_initial.n13663 ), 
    .C1(\display_inst.pattern_gen_initial.n239[3] ), .B1(VCC_net), 
    .D0(\display_inst.pattern_gen_initial.n9400 ), 
    .C0(\display_inst.pattern_gen_initial.n239[2] ), .B0(VCC_net), 
    .CIN0(\display_inst.pattern_gen_initial.n9400 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13663 ), .F0(n45_2), 
    .F1(n44_adj_620), .COUT1(\display_inst.pattern_gen_initial.n9402 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13663 ));
  display_inst_pattern_gen_initial_SLICE_83 
    \display_inst.pattern_gen_initial.SLICE_83 ( 
    .D1(\display_inst.pattern_gen_initial.n13660 ), 
    .C1(\display_inst.pattern_gen_initial.n239[1] ), .B1(VCC_net), 
    .CIN1(\display_inst.pattern_gen_initial.n13660 ), .F1(n46_adj_622), 
    .COUT1(\display_inst.pattern_gen_initial.n9400 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13660 ));
  display_inst_pattern_gen_initial_SLICE_84 
    \display_inst.pattern_gen_initial.SLICE_84 ( 
    .D1(\display_inst.pattern_gen_initial.n13717 ), 
    .D0(\display_inst.pattern_gen_initial.n9397 ), 
    .C0(\display_inst.pattern_gen_initial.n90[9] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9397 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13717 ), .F0(n39), 
    .COUT0(\display_inst.pattern_gen_initial.n13717 ));
  display_inst_pattern_gen_initial_SLICE_85 
    \display_inst.pattern_gen_initial.SLICE_85 ( 
    .D1(\display_inst.pattern_gen_initial.n13714 ), 
    .C1(\display_inst.pattern_gen_initial.n90[8] ), 
    .D0(\display_inst.pattern_gen_initial.n9395 ), 
    .C0(\display_inst.pattern_gen_initial.n90[7] ), .B0(VCC_net), 
    .CIN0(\display_inst.pattern_gen_initial.n9395 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13714 ), .F0(n41_adj_664), 
    .F1(n40_adj_645), .COUT1(\display_inst.pattern_gen_initial.n9397 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13714 ));
  display_inst_pattern_gen_initial_SLICE_86 
    \display_inst.pattern_gen_initial.SLICE_86 ( 
    .D1(\display_inst.pattern_gen_initial.n13711 ), 
    .C1(\display_inst.pattern_gen_initial.n90[6] ), 
    .D0(\display_inst.pattern_gen_initial.n9393 ), 
    .C0(\display_inst.pattern_gen_initial.n90[5] ), 
    .CIN0(\display_inst.pattern_gen_initial.n9393 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13711 ), .F0(n43), 
    .F1(n42_adj_656), .COUT1(\display_inst.pattern_gen_initial.n9395 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13711 ));
  display_inst_pattern_gen_initial_SLICE_87 
    \display_inst.pattern_gen_initial.SLICE_87 ( 
    .D1(\display_inst.pattern_gen_initial.n13627 ), .C1(VCC_net), 
    .B1(\display_inst.n487 ), .D0(\display_inst.pattern_gen_initial.n9272 ), 
    .C0(VCC_net), .B0(\display_inst.pattern_gen_initial.n488_adj_460 ), 
    .CIN0(\display_inst.pattern_gen_initial.n9272 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13627 ), 
    .F0(\display_inst.pattern_gen_initial.n508_adj_525[7] ), 
    .F1(\display_inst.n508[8] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9274 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13627 ));
  display_inst_pattern_gen_initial_SLICE_88 
    \display_inst.pattern_gen_initial.SLICE_88 ( 
    .D1(\display_inst.pattern_gen_initial.n13708 ), 
    .C1(\display_inst.pattern_gen_initial.n90[4] ), 
    .D0(\display_inst.pattern_gen_initial.n9391 ), 
    .C0(\display_inst.pattern_gen_initial.n90[3] ), .B0(VCC_net), 
    .CIN0(\display_inst.pattern_gen_initial.n9391 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13708 ), .F0(n45_adj_671), 
    .F1(n44), .COUT1(\display_inst.pattern_gen_initial.n9393 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13708 ));
  display_inst_pattern_gen_initial_SLICE_89 
    \display_inst.pattern_gen_initial.SLICE_89 ( 
    .D1(\display_inst.pattern_gen_initial.n13705 ), 
    .C1(\display_inst.pattern_gen_initial.n90[2] ), .B1(VCC_net), 
    .CIN1(\display_inst.pattern_gen_initial.n13705 ), .F1(n46_adj_670), 
    .COUT1(\display_inst.pattern_gen_initial.n9391 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13705 ));
  display_inst_pattern_gen_initial_SLICE_90 
    \display_inst.pattern_gen_initial.SLICE_90 ( 
    .D1(\display_inst.pattern_gen_initial.n13624 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n489_adj_471 ), 
    .D0(\display_inst.pattern_gen_initial.n9270 ), .B0(\display_inst.n490 ), 
    .CIN0(\display_inst.pattern_gen_initial.n9270 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13624 ), 
    .F0(\display_inst.n508[5] ), 
    .F1(\display_inst.pattern_gen_initial.n508_adj_525[6] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9272 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13624 ));
  display_inst_pattern_gen_initial_SLICE_91 
    \display_inst.pattern_gen_initial.SLICE_91 ( 
    .D1(\display_inst.pattern_gen_initial.n13618 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n452_adj_445 ), 
    .D0(\display_inst.pattern_gen_initial.n9253 ), 
    .B0(\display_inst.pattern_gen_initial.n453_adj_453 ), 
    .CIN0(\display_inst.pattern_gen_initial.n9253 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13618 ), 
    .F0(\display_inst.pattern_gen_initial.n2917[6] ), 
    .F1(\display_inst.pattern_gen_initial.n2917[7] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9255 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13618 ));
  display_inst_pattern_gen_initial_SLICE_92 
    \display_inst.pattern_gen_initial.SLICE_92 ( 
    .D1(\display_inst.pattern_gen_initial.n13657 ), 
    .C1(\display_inst.pattern_gen_initial.n294[6] ), 
    .D0(\display_inst.pattern_gen_initial.n9388 ), 
    .C0(\display_inst.pattern_gen_initial.n294[5] ), .B0(VCC_net), 
    .CIN0(\display_inst.pattern_gen_initial.n9388 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13657 ), .F0(n36), .F1(n35_2), 
    .COUT1(\display_inst.cout_c ), 
    .COUT0(\display_inst.pattern_gen_initial.n13657 ));
  display_inst_pattern_gen_initial_SLICE_93 
    \display_inst.pattern_gen_initial.SLICE_93 ( 
    .D1(\display_inst.pattern_gen_initial.n13654 ), 
    .C1(\display_inst.pattern_gen_initial.n294[4] ), .B1(VCC_net), 
    .D0(\display_inst.pattern_gen_initial.n9386 ), 
    .C0(\display_inst.pattern_gen_initial.n294[3] ), .B0(VCC_net), 
    .CIN0(\display_inst.pattern_gen_initial.n9386 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13654 ), .F0(n38), .F1(n37), 
    .COUT1(\display_inst.pattern_gen_initial.n9388 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13654 ));
  display_inst_pattern_gen_initial_SLICE_94 
    \display_inst.pattern_gen_initial.SLICE_94 ( 
    .D1(\display_inst.pattern_gen_initial.n13603 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n454_adj_452 ), 
    .D0(\display_inst.pattern_gen_initial.n9251 ), 
    .B0(\display_inst.pattern_gen_initial.n455_adj_447 ), 
    .CIN0(\display_inst.pattern_gen_initial.n9251 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13603 ), 
    .F0(\display_inst.pattern_gen_initial.n2917[4] ), 
    .F1(\display_inst.pattern_gen_initial.n2917[5] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9253 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13603 ));
  display_inst_pattern_gen_initial_SLICE_95 
    \display_inst.pattern_gen_initial.SLICE_95 ( 
    .D1(\display_inst.pattern_gen_initial.n13615 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n491_adj_469 ), 
    .D0(\display_inst.pattern_gen_initial.n9268 ), .B0(\display_inst.n492 ), 
    .CIN0(\display_inst.pattern_gen_initial.n9268 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13615 ), 
    .F0(\display_inst.n508[3] ), 
    .F1(\display_inst.pattern_gen_initial.n508_adj_525[4] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9270 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13615 ));
  display_inst_pattern_gen_initial_SLICE_96 
    \display_inst.pattern_gen_initial.SLICE_96 ( 
    .D1(\display_inst.pattern_gen_initial.n13600 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n282 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13600 ), 
    .F1(\display_inst.pattern_gen_initial.n2917[3] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9251 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13600 ));
  display_inst_pattern_gen_initial_SLICE_97 
    \display_inst.pattern_gen_initial.SLICE_97 ( 
    .D1(\display_inst.pattern_gen_initial.n13612 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n283 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13612 ), 
    .F1(\display_inst.pattern_gen_initial.n508_adj_525[2] ), 
    .COUT1(\display_inst.pattern_gen_initial.n9268 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13612 ));
  display_inst_pattern_gen_initial_SLICE_98 
    \display_inst.pattern_gen_initial.SLICE_98 ( 
    .D1(\display_inst.pattern_gen_initial.n13651 ), 
    .C1(\display_inst.pattern_gen_initial.n294[2] ), .B1(VCC_net), 
    .D0(\display_inst.pattern_gen_initial.n9384 ), 
    .C0(\display_inst.pattern_gen_initial.n294[1] ), .B0(VCC_net), 
    .CIN0(\display_inst.pattern_gen_initial.n9384 ), 
    .CIN1(\display_inst.pattern_gen_initial.n13651 ), .F0(n40_adj_684), 
    .F1(n39_adj_644), .COUT1(\display_inst.pattern_gen_initial.n9386 ), 
    .COUT0(\display_inst.pattern_gen_initial.n13651 ));
  NES_inst_SLICE_99 \NES_inst.SLICE_99 ( .DI1(\NES_inst.n85[6] ), 
    .DI0(\NES_inst.n85[5] ), .D1(\NES_inst.n13759 ), .C1(\NES_inst.n14 ), 
    .D0(\NES_inst.n9314 ), .C0(\NES_inst.n15 ), .CLK(CLK), 
    .CIN0(\NES_inst.n9314 ), .CIN1(\NES_inst.n13759 ), .Q0(\NES_inst.n15 ), 
    .Q1(\NES_inst.n14 ), .F0(\NES_inst.n85[5] ), .F1(\NES_inst.n85[6] ), 
    .COUT1(\NES_inst.n9316 ), .COUT0(\NES_inst.n13759 ));
  NES_inst_SLICE_100 \NES_inst.SLICE_100 ( .DI1(\NES_inst.n85[4] ), 
    .DI0(\NES_inst.n85[3] ), .D1(\NES_inst.n13756 ), .C1(\NES_inst.n16 ), 
    .D0(\NES_inst.n9312 ), .C0(\NES_inst.n17 ), .CLK(CLK), 
    .CIN0(\NES_inst.n9312 ), .CIN1(\NES_inst.n13756 ), .Q0(\NES_inst.n17 ), 
    .Q1(\NES_inst.n16 ), .F0(\NES_inst.n85[3] ), .F1(\NES_inst.n85[4] ), 
    .COUT1(\NES_inst.n9314 ), .COUT0(\NES_inst.n13756 ));
  NES_inst_SLICE_101 \NES_inst.SLICE_101 ( .DI1(\NES_inst.n85[2] ), 
    .DI0(\NES_inst.n85[1] ), .D1(\NES_inst.n13735 ), .C1(\NES_inst.n18 ), 
    .D0(\NES_inst.n9310 ), .C0(\NES_inst.n19 ), .CLK(CLK), 
    .CIN0(\NES_inst.n9310 ), .CIN1(\NES_inst.n13735 ), .Q0(\NES_inst.n19 ), 
    .Q1(\NES_inst.n18 ), .F0(\NES_inst.n85[1] ), .F1(\NES_inst.n85[2] ), 
    .COUT1(\NES_inst.n9312 ), .COUT0(\NES_inst.n13735 ));
  NES_inst_SLICE_102 \NES_inst.SLICE_102 ( .DI1(\NES_inst.n85[0] ), 
    .D1(\NES_inst.n13513 ), .C1(\NES_inst.n20 ), .B1(VCC_net), .CLK(CLK), 
    .CIN1(\NES_inst.n13513 ), .Q1(\NES_inst.n20 ), .F1(\NES_inst.n85[0] ), 
    .COUT1(\NES_inst.n9310 ), .COUT0(\NES_inst.n13513 ));
  NES_inst_SLICE_103 \NES_inst.SLICE_103 ( .DI0(\NES_inst.n85[19] ), 
    .D1(\NES_inst.n13780 ), .D0(\NES_inst.n9328 ), 
    .C0(\NES_inst.NEScount[11] ), .CLK(CLK), .CIN0(\NES_inst.n9328 ), 
    .CIN1(\NES_inst.n13780 ), .Q0(\NES_inst.NEScount[11] ), 
    .F0(\NES_inst.n85[19] ), .COUT0(\NES_inst.n13780 ));
  NES_inst_SLICE_104 \NES_inst.SLICE_104 ( .DI1(\NES_inst.n85[18] ), 
    .DI0(\NES_inst.n85[17] ), .D1(\NES_inst.n13777 ), 
    .C1(\NES_inst.NEScount[10] ), .D0(\NES_inst.n9326 ), 
    .C0(\NES_inst.NEScount[9] ), .CLK(CLK), .CIN0(\NES_inst.n9326 ), 
    .CIN1(\NES_inst.n13777 ), .Q0(\NES_inst.NEScount[9] ), 
    .Q1(\NES_inst.NEScount[10] ), .F0(\NES_inst.n85[17] ), 
    .F1(\NES_inst.n85[18] ), .COUT1(\NES_inst.n9328 ), 
    .COUT0(\NES_inst.n13777 ));
  NES_inst_SLICE_105 \NES_inst.SLICE_105 ( .DI1(\NES_inst.n85[16] ), 
    .DI0(\NES_inst.n85[15] ), .D1(\NES_inst.n13774 ), 
    .C1(\NES_inst.NEScount[8] ), .D0(\NES_inst.n9324 ), 
    .C0(\NES_inst.NEScount[7] ), .CLK(CLK), .CIN0(\NES_inst.n9324 ), 
    .CIN1(\NES_inst.n13774 ), .Q0(\NES_inst.NEScount[7] ), 
    .Q1(\NES_inst.NEScount[8] ), .F0(\NES_inst.n85[15] ), 
    .F1(\NES_inst.n85[16] ), .COUT1(\NES_inst.n9326 ), 
    .COUT0(\NES_inst.n13774 ));
  NES_inst_SLICE_106 \NES_inst.SLICE_106 ( .DI1(\NES_inst.n85[14] ), 
    .DI0(\NES_inst.n85[13] ), .D1(\NES_inst.n13771 ), 
    .C1(\NES_inst.NEScount[6] ), .D0(\NES_inst.n9322 ), 
    .C0(\NES_inst.NEScount[5] ), .CLK(CLK), .CIN0(\NES_inst.n9322 ), 
    .CIN1(\NES_inst.n13771 ), .Q0(\NES_inst.NEScount[5] ), 
    .Q1(\NES_inst.NEScount[6] ), .F0(\NES_inst.n85[13] ), 
    .F1(\NES_inst.n85[14] ), .COUT1(\NES_inst.n9324 ), 
    .COUT0(\NES_inst.n13771 ));
  NES_inst_SLICE_107 \NES_inst.SLICE_107 ( .DI1(\NES_inst.n85[12] ), 
    .DI0(\NES_inst.n85[11] ), .D1(\NES_inst.n13768 ), 
    .C1(\NES_inst.NEScount[4] ), .D0(\NES_inst.n9320 ), 
    .C0(\NES_inst.NEScount[3] ), .CLK(CLK), .CIN0(\NES_inst.n9320 ), 
    .CIN1(\NES_inst.n13768 ), .Q0(\NES_inst.NEScount[3] ), 
    .Q1(\NES_inst.NEScount[4] ), .F0(\NES_inst.n85[11] ), 
    .F1(\NES_inst.n85[12] ), .COUT1(\NES_inst.n9322 ), 
    .COUT0(\NES_inst.n13768 ));
  NES_inst_SLICE_108 \NES_inst.SLICE_108 ( .DI1(\NES_inst.n85[10] ), 
    .DI0(\NES_inst.n85[9] ), .D1(\NES_inst.n13765 ), 
    .C1(\NES_inst.NEScount[2] ), .D0(\NES_inst.n9318 ), 
    .C0(\NES_inst.NEScount[1] ), .CLK(CLK), .CIN0(\NES_inst.n9318 ), 
    .CIN1(\NES_inst.n13765 ), .Q0(\NES_inst.NEScount[1] ), 
    .Q1(\NES_inst.NEScount[2] ), .F0(\NES_inst.n85[9] ), 
    .F1(\NES_inst.n85[10] ), .COUT1(\NES_inst.n9320 ), 
    .COUT0(\NES_inst.n13765 ));
  NES_inst_SLICE_109 \NES_inst.SLICE_109 ( .DI1(\NES_inst.n85[8] ), 
    .DI0(\NES_inst.n85[7] ), .D1(\NES_inst.n13762 ), 
    .C1(\NES_inst.NEScount[0] ), .D0(\NES_inst.n9316 ), .C0(\NES_inst.NESclk ), 
    .CLK(CLK), .CIN0(\NES_inst.n9316 ), .CIN1(\NES_inst.n13762 ), 
    .Q0(\NES_inst.NESclk ), .Q1(\NES_inst.NEScount[0] ), 
    .F0(\NES_inst.n85[7] ), .F1(\NES_inst.n85[8] ), .COUT1(\NES_inst.n9318 ), 
    .COUT0(\NES_inst.n13762 ));
  board_inst_SLICE_110 \board_inst.SLICE_110 ( 
    .DI0(\board_inst.button[2].sig_000.FeedThruLUT ), 
    .C0(\board_inst.button[2] ), .LSR(\board_inst.button[3] ), .CLK(CLK), 
    .Q0(\apple[2] ), .F0(\board_inst.button[2].sig_000.FeedThruLUT ));
  board_inst_SLICE_111 \board_inst.SLICE_111 ( .DI1(\board_inst.n6 ), 
    .DI0(\board_inst.n2829 ), .D1(\board_inst.button[1] ), 
    .C1(\board_inst.button[0] ), .B0(\board_inst.button[0] ), 
    .LSR(\board_inst.n4356 ), .CLK(CLK), .Q0(\apple[4] ), .Q1(\apple[0] ), 
    .F0(\board_inst.n2829 ), .F1(\board_inst.n6 ));
  board_inst_snakePos_inst_SLICE_116 \board_inst.snakePos_inst.SLICE_116 ( 
    .DI1(\board_inst.snakePos_inst.n5584 ), 
    .DI0(\board_inst.snakePos_inst.n5583 ), .D1(\snake_arr[18] ), 
    .C1(\board_inst.snakePos_inst.n10_adj_582 ), 
    .B1(\board_inst.snakePos_inst.n11_adj_581 ), .A1(n9_adj_701), 
    .D0(n9_adj_680), .C0(\board_inst.snakePos_inst.n11_adj_581 ), 
    .B0(\snake_arr[19] ), .A0(\board_inst.snakePos_inst.n10_adj_582 ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[19] ), 
    .Q1(\snake_arr[18] ), .F0(\board_inst.snakePos_inst.n5583 ), 
    .F1(\board_inst.snakePos_inst.n5584 ));
  board_inst_snakePos_inst_SLICE_117 \board_inst.snakePos_inst.SLICE_117 ( 
    .DI1(\board_inst.snakePos_inst.n5581 ), 
    .DI0(\board_inst.snakePos_inst.n5582 ), 
    .D1(\board_inst.snakePos_inst.n10_adj_582 ), 
    .C1(\board_inst.snakePos_inst.n11_adj_581 ), .B1(\snake_arr[21] ), 
    .A1(n9_adj_668), .D0(\snake_arr[20] ), 
    .C0(\board_inst.snakePos_inst.n10_adj_582 ), 
    .B0(\board_inst.snakePos_inst.n11_adj_581 ), .A0(n9_adj_694), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[20] ), 
    .Q1(\snake_arr[21] ), .F0(\board_inst.snakePos_inst.n5582 ), 
    .F1(\board_inst.snakePos_inst.n5581 ));
  board_inst_snakePos_inst_SLICE_119 \board_inst.snakePos_inst.SLICE_119 ( 
    .DI1(\board_inst.snakePos_inst.n5579 ), 
    .DI0(\board_inst.snakePos_inst.n5580 ), 
    .D1(\board_inst.snakePos_inst.n11_adj_581 ), 
    .C1(\board_inst.snakePos_inst.n10_adj_582 ), .B1(\snake_arr[23] ), 
    .A1(n7521), .D0(\board_inst.snakePos_inst.n10_adj_582 ), 
    .C0(\board_inst.snakePos_inst.n11_adj_581 ), .B0(\snake_arr[22] ), 
    .A0(n9_adj_693), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[22] ), .Q1(\snake_arr[23] ), 
    .F0(\board_inst.snakePos_inst.n5580 ), 
    .F1(\board_inst.snakePos_inst.n5579 ));
  board_inst_snakePos_inst_SLICE_121 \board_inst.snakePos_inst.SLICE_121 ( 
    .DI1(\board_inst.snakePos_inst.n5577 ), 
    .DI0(\board_inst.snakePos_inst.n5578 ), 
    .D1(\board_inst.snakePos_inst.n11_adj_581 ), 
    .C1(\board_inst.snakePos_inst.n7155 ), .B1(\snake_arr[25] ), 
    .A1(n9_adj_669), .D0(\board_inst.snakePos_inst.n7155 ), 
    .C0(\board_inst.snakePos_inst.n11_adj_581 ), .B0(\snake_arr[24] ), .A0(n9), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[24] ), 
    .Q1(\snake_arr[25] ), .F0(\board_inst.snakePos_inst.n5578 ), 
    .F1(\board_inst.snakePos_inst.n5577 ));
  board_inst_snakePos_inst_SLICE_123 \board_inst.snakePos_inst.SLICE_123 ( 
    .DI1(\board_inst.snakePos_inst.n5575 ), 
    .DI0(\board_inst.snakePos_inst.n5576 ), 
    .D1(\board_inst.snakePos_inst.n11_adj_581 ), 
    .C1(\board_inst.snakePos_inst.n7155 ), .B1(\snake_arr[27] ), 
    .A1(n9_adj_680), .D0(\snake_arr[26] ), 
    .C0(\board_inst.snakePos_inst.n11_adj_581 ), 
    .B0(\board_inst.snakePos_inst.n7155 ), .A0(n9_adj_701), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[26] ), 
    .Q1(\snake_arr[27] ), .F0(\board_inst.snakePos_inst.n5576 ), 
    .F1(\board_inst.snakePos_inst.n5575 ));
  board_inst_snakePos_inst_SLICE_125 \board_inst.snakePos_inst.SLICE_125 ( 
    .DI1(\board_inst.snakePos_inst.n5573 ), 
    .DI0(\board_inst.snakePos_inst.n5574 ), 
    .D1(\board_inst.snakePos_inst.n11_adj_581 ), 
    .C1(\board_inst.snakePos_inst.n7155 ), .B1(\snake_arr[29] ), 
    .A1(n9_adj_668), .D0(\snake_arr[28] ), 
    .C0(\board_inst.snakePos_inst.n11_adj_581 ), 
    .B0(\board_inst.snakePos_inst.n7155 ), .A0(n9_adj_694), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[28] ), 
    .Q1(\snake_arr[29] ), .F0(\board_inst.snakePos_inst.n5574 ), 
    .F1(\board_inst.snakePos_inst.n5573 ));
  board_inst_snakePos_inst_SLICE_127 \board_inst.snakePos_inst.SLICE_127 ( 
    .DI1(\board_inst.snakePos_inst.n5571 ), 
    .DI0(\board_inst.snakePos_inst.n5572 ), 
    .D1(\board_inst.snakePos_inst.n11_adj_581 ), 
    .C1(\board_inst.snakePos_inst.n7155 ), .B1(\snake_arr[31] ), .A1(n7521), 
    .D0(\board_inst.snakePos_inst.n7155 ), 
    .C0(\board_inst.snakePos_inst.n11_adj_581 ), .B0(\snake_arr[30] ), 
    .A0(n9_adj_693), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[30] ), .Q1(\snake_arr[31] ), 
    .F0(\board_inst.snakePos_inst.n5572 ), 
    .F1(\board_inst.snakePos_inst.n5571 ));
  board_inst_snakePos_inst_SLICE_129 \board_inst.snakePos_inst.SLICE_129 ( 
    .DI1(\board_inst.snakePos_inst.n5569 ), 
    .DI0(\board_inst.snakePos_inst.n5570 ), 
    .D1(\board_inst.snakePos_inst.n10_adj_580 ), 
    .C1(\board_inst.snakePos_inst.n11_adj_579 ), .B1(\snake_arr[33] ), 
    .A1(n9_adj_669), .D0(\board_inst.snakePos_inst.n11_adj_579 ), 
    .C0(\board_inst.snakePos_inst.n10_adj_580 ), .B0(\snake_arr[32] ), .A0(n9), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[32] ), 
    .Q1(\snake_arr[33] ), .F0(\board_inst.snakePos_inst.n5570 ), 
    .F1(\board_inst.snakePos_inst.n5569 ));
  board_inst_snakePos_inst_SLICE_131 \board_inst.snakePos_inst.SLICE_131 ( 
    .DI1(\board_inst.snakePos_inst.n5566 ), 
    .DI0(\board_inst.snakePos_inst.n5568 ), 
    .D1(\board_inst.snakePos_inst.n11_adj_579 ), 
    .C1(\board_inst.snakePos_inst.n10_adj_580 ), .B1(\snake_arr[35] ), 
    .A1(n9_adj_680), .D0(\board_inst.snakePos_inst.n10_adj_580 ), 
    .C0(\board_inst.snakePos_inst.n11_adj_579 ), .B0(\snake_arr[34] ), 
    .A0(n9_adj_701), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[34] ), .Q1(\snake_arr[35] ), 
    .F0(\board_inst.snakePos_inst.n5568 ), 
    .F1(\board_inst.snakePos_inst.n5566 ));
  board_inst_snakePos_inst_SLICE_132 \board_inst.snakePos_inst.SLICE_132 ( 
    .DI1(\board_inst.snakePos_inst.n5555 ), 
    .DI0(\board_inst.snakePos_inst.n5567 ), 
    .D1(\board_inst.snakePos_inst.n10_adj_582 ), 
    .C1(\board_inst.snakePos_inst.n11_adj_581 ), .B1(\snake_arr[16] ), .A1(n9), 
    .D0(\snake_arr[17] ), .C0(\board_inst.snakePos_inst.n10_adj_582 ), 
    .B0(\board_inst.snakePos_inst.n11_adj_581 ), .A0(n9_adj_669), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[17] ), 
    .Q1(\snake_arr[16] ), .F0(\board_inst.snakePos_inst.n5567 ), 
    .F1(\board_inst.snakePos_inst.n5555 ));
  board_inst_snakePos_inst_SLICE_134 \board_inst.snakePos_inst.SLICE_134 ( 
    .DI1(\board_inst.snakePos_inst.n5564 ), 
    .DI0(\board_inst.snakePos_inst.n5565 ), 
    .D1(\board_inst.snakePos_inst.n10_adj_580 ), 
    .C1(\board_inst.snakePos_inst.n11_adj_579 ), .B1(\snake_arr[37] ), 
    .A1(n9_adj_668), .D0(\snake_arr[36] ), 
    .C0(\board_inst.snakePos_inst.n10_adj_580 ), 
    .B0(\board_inst.snakePos_inst.n11_adj_579 ), .A0(n9_adj_694), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[36] ), 
    .Q1(\snake_arr[37] ), .F0(\board_inst.snakePos_inst.n5565 ), 
    .F1(\board_inst.snakePos_inst.n5564 ));
  board_inst_snakePos_inst_SLICE_136 \board_inst.snakePos_inst.SLICE_136 ( 
    .DI1(\board_inst.snakePos_inst.n5562 ), 
    .DI0(\board_inst.snakePos_inst.n5563 ), .D1(n7521), 
    .C1(\board_inst.snakePos_inst.n11_adj_579 ), .B1(\snake_arr[39] ), 
    .A1(\board_inst.snakePos_inst.n10_adj_580 ), 
    .D0(\board_inst.snakePos_inst.n11_adj_579 ), 
    .C0(\board_inst.snakePos_inst.n10_adj_580 ), .B0(\snake_arr[38] ), 
    .A0(n9_adj_693), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[38] ), .Q1(\snake_arr[39] ), 
    .F0(\board_inst.snakePos_inst.n5563 ), 
    .F1(\board_inst.snakePos_inst.n5562 ));
  board_inst_snakePos_inst_SLICE_138 \board_inst.snakePos_inst.SLICE_138 ( 
    .DI1(\board_inst.snakePos_inst.n5560 ), 
    .DI0(\board_inst.snakePos_inst.n5561 ), 
    .D1(\board_inst.snakePos_inst.n10_adj_578 ), 
    .C1(\board_inst.snakePos_inst.n11_adj_579 ), .B1(\snake_arr[41] ), 
    .A1(n9_adj_669), .D0(\board_inst.snakePos_inst.n11_adj_579 ), 
    .C0(\board_inst.snakePos_inst.n10_adj_578 ), .B0(\snake_arr[40] ), .A0(n9), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[40] ), 
    .Q1(\snake_arr[41] ), .F0(\board_inst.snakePos_inst.n5561 ), 
    .F1(\board_inst.snakePos_inst.n5560 ));
  board_inst_snakePos_inst_SLICE_140 \board_inst.snakePos_inst.SLICE_140 ( 
    .DI1(\board_inst.snakePos_inst.n5558 ), 
    .DI0(\board_inst.snakePos_inst.n5559 ), 
    .D1(\board_inst.snakePos_inst.n11_adj_579 ), 
    .C1(\board_inst.snakePos_inst.n10_adj_578 ), .B1(\snake_arr[43] ), 
    .A1(n9_adj_680), .D0(\board_inst.snakePos_inst.n10_adj_578 ), 
    .C0(\board_inst.snakePos_inst.n11_adj_579 ), .B0(\snake_arr[42] ), 
    .A0(n9_adj_701), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[42] ), .Q1(\snake_arr[43] ), 
    .F0(\board_inst.snakePos_inst.n5559 ), 
    .F1(\board_inst.snakePos_inst.n5558 ));
  board_inst_snakePos_inst_SLICE_142 \board_inst.snakePos_inst.SLICE_142 ( 
    .DI1(\board_inst.snakePos_inst.n5556 ), 
    .DI0(\board_inst.snakePos_inst.n5557 ), 
    .D1(\board_inst.snakePos_inst.n11_adj_579 ), 
    .C1(\board_inst.snakePos_inst.n10_adj_578 ), .B1(\snake_arr[45] ), 
    .A1(n9_adj_668), .D0(\snake_arr[44] ), 
    .C0(\board_inst.snakePos_inst.n11_adj_579 ), 
    .B0(\board_inst.snakePos_inst.n10_adj_578 ), .A0(n9_adj_694), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[44] ), 
    .Q1(\snake_arr[45] ), .F0(\board_inst.snakePos_inst.n5557 ), 
    .F1(\board_inst.snakePos_inst.n5556 ));
  board_inst_snakePos_inst_SLICE_145 \board_inst.snakePos_inst.SLICE_145 ( 
    .DI1(\board_inst.snakePos_inst.n5499 ), 
    .DI0(\board_inst.snakePos_inst.n5554 ), .D1(\snake_arr[14] ), 
    .C1(\board_inst.snakePos_inst.n11_adj_581 ), 
    .B1(\board_inst.snakePos_inst.n10_adj_578 ), .A1(n9_adj_693), 
    .D0(\board_inst.snakePos_inst.n11_adj_581 ), 
    .C0(\board_inst.snakePos_inst.n10_adj_578 ), .B0(\snake_arr[15] ), 
    .A0(n7521), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[15] ), .Q1(\snake_arr[14] ), 
    .F0(\board_inst.snakePos_inst.n5554 ), 
    .F1(\board_inst.snakePos_inst.n5499 ));
  board_inst_snakePos_inst_SLICE_146 \board_inst.snakePos_inst.SLICE_146 ( 
    .DI1(\board_inst.snakePos_inst.n5552 ), 
    .DI0(\board_inst.snakePos_inst.n5553 ), 
    .D1(\board_inst.snakePos_inst.n11_adj_579 ), 
    .C1(\board_inst.snakePos_inst.n10_adj_578 ), .B1(\snake_arr[47] ), 
    .A1(n7521), .D0(\board_inst.snakePos_inst.n10_adj_578 ), 
    .C0(\board_inst.snakePos_inst.n11_adj_579 ), .B0(\snake_arr[46] ), 
    .A0(n9_adj_693), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[46] ), .Q1(\snake_arr[47] ), 
    .F0(\board_inst.snakePos_inst.n5553 ), 
    .F1(\board_inst.snakePos_inst.n5552 ));
  board_inst_snakePos_inst_SLICE_148 \board_inst.snakePos_inst.SLICE_148 ( 
    .DI1(\board_inst.snakePos_inst.n5550 ), 
    .DI0(\board_inst.snakePos_inst.n5551 ), 
    .D1(\board_inst.snakePos_inst.n10_adj_582 ), 
    .C1(\board_inst.snakePos_inst.n11_adj_579 ), .B1(\snake_arr[49] ), 
    .A1(n9_adj_669), .D0(\board_inst.snakePos_inst.n11_adj_579 ), 
    .C0(\board_inst.snakePos_inst.n10_adj_582 ), .B0(\snake_arr[48] ), .A0(n9), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[48] ), 
    .Q1(\snake_arr[49] ), .F0(\board_inst.snakePos_inst.n5551 ), 
    .F1(\board_inst.snakePos_inst.n5550 ));
  board_inst_snakePos_inst_SLICE_150 \board_inst.snakePos_inst.SLICE_150 ( 
    .DI1(\board_inst.snakePos_inst.n5548 ), 
    .DI0(\board_inst.snakePos_inst.n5549 ), 
    .D1(\board_inst.snakePos_inst.n10_adj_582 ), 
    .C1(\board_inst.snakePos_inst.n11_adj_579 ), .B1(\snake_arr[51] ), 
    .A1(n9_adj_680), .D0(\board_inst.snakePos_inst.n11_adj_579 ), 
    .C0(\board_inst.snakePos_inst.n10_adj_582 ), .B0(\snake_arr[50] ), 
    .A0(n9_adj_701), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[50] ), .Q1(\snake_arr[51] ), 
    .F0(\board_inst.snakePos_inst.n5549 ), 
    .F1(\board_inst.snakePos_inst.n5548 ));
  board_inst_snakePos_inst_SLICE_152 \board_inst.snakePos_inst.SLICE_152 ( 
    .DI1(\board_inst.snakePos_inst.n5546 ), 
    .DI0(\board_inst.snakePos_inst.n5547 ), 
    .D1(\board_inst.snakePos_inst.n10_adj_582 ), .C1(\snake_arr[53] ), 
    .B1(\board_inst.snakePos_inst.n11_adj_579 ), .A1(n9_adj_668), 
    .D0(\snake_arr[52] ), .C0(\board_inst.snakePos_inst.n10_adj_582 ), 
    .B0(n9_adj_694), .A0(\board_inst.snakePos_inst.n11_adj_579 ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[52] ), 
    .Q1(\snake_arr[53] ), .F0(\board_inst.snakePos_inst.n5547 ), 
    .F1(\board_inst.snakePos_inst.n5546 ));
  board_inst_snakePos_inst_SLICE_154 \board_inst.snakePos_inst.SLICE_154 ( 
    .DI1(\board_inst.snakePos_inst.n5544 ), 
    .DI0(\board_inst.snakePos_inst.n5545 ), .D1(n7521), 
    .C1(\board_inst.snakePos_inst.n11_adj_579 ), .B1(\snake_arr[55] ), 
    .A1(\board_inst.snakePos_inst.n10_adj_582 ), 
    .D0(\board_inst.snakePos_inst.n11_adj_579 ), 
    .C0(\board_inst.snakePos_inst.n10_adj_582 ), .B0(\snake_arr[54] ), 
    .A0(n9_adj_693), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[54] ), .Q1(\snake_arr[55] ), 
    .F0(\board_inst.snakePos_inst.n5545 ), 
    .F1(\board_inst.snakePos_inst.n5544 ));
  board_inst_snakePos_inst_SLICE_156 \board_inst.snakePos_inst.SLICE_156 ( 
    .DI1(\board_inst.snakePos_inst.n5542 ), 
    .DI0(\board_inst.snakePos_inst.n5543 ), .D1(\snake_arr[57] ), 
    .C1(\board_inst.snakePos_inst.n7155 ), .B1(n9_adj_669), 
    .A1(\board_inst.snakePos_inst.n11_adj_579 ), 
    .D0(\board_inst.snakePos_inst.n7155 ), .C0(\snake_arr[56] ), 
    .B0(\board_inst.snakePos_inst.n11_adj_579 ), .A0(n9), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[56] ), 
    .Q1(\snake_arr[57] ), .F0(\board_inst.snakePos_inst.n5543 ), 
    .F1(\board_inst.snakePos_inst.n5542 ));
  board_inst_snakePos_inst_SLICE_158 \board_inst.snakePos_inst.SLICE_158 ( 
    .DI1(\board_inst.snakePos_inst.n5540 ), 
    .DI0(\board_inst.snakePos_inst.n5541 ), .D1(\snake_arr[59] ), 
    .C1(\board_inst.snakePos_inst.n7155 ), .B1(n9_adj_680), 
    .A1(\board_inst.snakePos_inst.n11_adj_579 ), 
    .D0(\board_inst.snakePos_inst.n7155 ), .C0(\snake_arr[58] ), 
    .B0(\board_inst.snakePos_inst.n11_adj_579 ), .A0(n9_adj_701), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[58] ), 
    .Q1(\snake_arr[59] ), .F0(\board_inst.snakePos_inst.n5541 ), 
    .F1(\board_inst.snakePos_inst.n5540 ));
  board_inst_snakePos_inst_SLICE_160 \board_inst.snakePos_inst.SLICE_160 ( 
    .DI1(\board_inst.snakePos_inst.n5538 ), 
    .DI0(\board_inst.snakePos_inst.n5539 ), 
    .D1(\board_inst.snakePos_inst.n11_adj_579 ), 
    .C1(\board_inst.snakePos_inst.n7155 ), .B1(\snake_arr[61] ), 
    .A1(n9_adj_668), .D0(\board_inst.snakePos_inst.n7155 ), 
    .C0(\board_inst.snakePos_inst.n11_adj_579 ), .B0(\snake_arr[60] ), 
    .A0(n9_adj_694), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[60] ), .Q1(\snake_arr[61] ), 
    .F0(\board_inst.snakePos_inst.n5539 ), 
    .F1(\board_inst.snakePos_inst.n5538 ));
  board_inst_snakePos_inst_SLICE_162 \board_inst.snakePos_inst.SLICE_162 ( 
    .DI1(\board_inst.snakePos_inst.n5536 ), 
    .DI0(\board_inst.snakePos_inst.n5537 ), 
    .D1(\board_inst.snakePos_inst.n7155 ), 
    .C1(\board_inst.snakePos_inst.n11_adj_579 ), .B1(\snake_arr[63] ), 
    .A1(n7521), .D0(\board_inst.snakePos_inst.n11_adj_579 ), 
    .C0(\board_inst.snakePos_inst.n7155 ), .B0(\snake_arr[62] ), 
    .A0(n9_adj_693), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[62] ), .Q1(\snake_arr[63] ), 
    .F0(\board_inst.snakePos_inst.n5537 ), 
    .F1(\board_inst.snakePos_inst.n5536 ));
  SLICE_164 SLICE_164( .DI1(n5534), .DI0(n5535), .D1(\snake_arr[65] ), 
    .C1(n9_adj_669), .B1(n12_adj_697), .D0(n9), .C0(n12_adj_697), 
    .B0(\snake_arr[64] ), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[64] ), .Q1(\snake_arr[65] ), .F0(n5535), .F1(n5534));
  SLICE_166 SLICE_166( .DI1(n5532), .DI0(n5533), .D1(\snake_arr[67] ), 
    .C1(n9_adj_680), .B1(n12_adj_697), .D0(\snake_arr[66] ), .C0(n9_adj_701), 
    .A0(n12_adj_697), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[66] ), .Q1(\snake_arr[67] ), .F0(n5533), .F1(n5532));
  SLICE_168 SLICE_168( .DI1(n5530), .DI0(n5531), .D1(\snake_arr[69] ), 
    .C1(n9_adj_668), .B1(n12_adj_697), .D0(\snake_arr[68] ), .C0(n9_adj_694), 
    .A0(n12_adj_697), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[68] ), .Q1(\snake_arr[69] ), .F0(n5531), .F1(n5530));
  SLICE_170 SLICE_170( .DI1(n5528), .DI0(n5529), .D1(\snake_arr[71] ), 
    .C1(n7521), .A1(n12_adj_697), .D0(\snake_arr[70] ), .C0(n9_adj_693), 
    .B0(n12_adj_697), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[70] ), .Q1(\snake_arr[71] ), .F0(n5529), .F1(n5528));
  SLICE_172 SLICE_172( .DI1(n5526), .DI0(n5527), .D1(\snake_arr[73] ), 
    .C1(n12_adj_678), .A1(n9_adj_669), .D0(n9), .C0(\snake_arr[72] ), 
    .B0(n12_adj_678), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[72] ), .Q1(\snake_arr[73] ), .F0(n5527), .F1(n5526));
  SLICE_174 SLICE_174( .DI1(n5524), .DI0(n5525), .D1(\snake_arr[75] ), 
    .C1(n12_adj_678), .B1(n9_adj_680), .D0(\snake_arr[74] ), .C0(n9_adj_701), 
    .B0(n12_adj_678), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[74] ), .Q1(\snake_arr[75] ), .F0(n5525), .F1(n5524));
  SLICE_176 SLICE_176( .DI1(n5522), .DI0(n5523), .D1(\snake_arr[77] ), 
    .C1(n12_adj_678), .B1(n9_adj_668), .D0(\snake_arr[76] ), .C0(n9_adj_694), 
    .B0(n12_adj_678), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[76] ), .Q1(\snake_arr[77] ), .F0(n5523), .F1(n5522));
  SLICE_178 SLICE_178( .DI1(n5520), .DI0(n5521), .D1(\snake_arr[79] ), 
    .C1(n7521), .B1(n12_adj_678), .D0(\snake_arr[78] ), .C0(n12_adj_678), 
    .A0(n9_adj_693), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[78] ), .Q1(\snake_arr[79] ), .F0(n5521), .F1(n5520));
  board_inst_snakePos_inst_SLICE_179 \board_inst.snakePos_inst.SLICE_179 ( 
    .DI1(\board_inst.snakePos_inst.n5494 ), 
    .DI0(\board_inst.snakePos_inst.n5493 ), .D1(\snake_arr[9] ), 
    .C1(\board_inst.snakePos_inst.n11_adj_581 ), 
    .B1(\board_inst.snakePos_inst.n10_adj_578 ), .A1(n9_adj_669), 
    .D0(\snake_arr[8] ), .C0(\board_inst.snakePos_inst.n10_adj_578 ), 
    .B0(\board_inst.snakePos_inst.n11_adj_581 ), .A0(n9), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[8] ), 
    .Q1(\snake_arr[9] ), .F0(\board_inst.snakePos_inst.n5493 ), 
    .F1(\board_inst.snakePos_inst.n5494 ));
  SLICE_181 SLICE_181( .DI1(n5518), .DI0(n5519), .D1(\snake_arr[81] ), 
    .C1(n9_adj_669), .B1(n12_adj_700), .D0(\snake_arr[80] ), .C0(n12_adj_700), 
    .B0(n9), .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[80] ), 
    .Q1(\snake_arr[81] ), .F0(n5519), .F1(n5518));
  SLICE_183 SLICE_183( .DI1(n5516), .DI0(n5517), .D1(\snake_arr[83] ), 
    .C1(n12_adj_700), .A1(n9_adj_680), .D0(\snake_arr[82] ), .C0(n9_adj_701), 
    .B0(n12_adj_700), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[82] ), .Q1(\snake_arr[83] ), .F0(n5517), .F1(n5516));
  SLICE_185 SLICE_185( .DI1(n5514), .DI0(n5515), .D1(\snake_arr[85] ), 
    .C1(n12_adj_700), .B1(n9_adj_668), .D0(\snake_arr[84] ), .C0(n9_adj_694), 
    .B0(n12_adj_700), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[84] ), .Q1(\snake_arr[85] ), .F0(n5515), .F1(n5514));
  SLICE_187 SLICE_187( .DI1(n5512), .DI0(n5513), .D1(n12_adj_700), 
    .C1(\snake_arr[87] ), .A1(n7521), .D0(\snake_arr[86] ), .C0(n12_adj_700), 
    .A0(n9_adj_693), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[86] ), .Q1(\snake_arr[87] ), .F0(n5513), .F1(n5512));
  SLICE_189 SLICE_189( .DI1(n5510), .DI0(n5511), .D1(\snake_arr[89] ), 
    .C1(n12_adj_677), .A1(n9_adj_669), .D0(n9), .C0(\snake_arr[88] ), 
    .B0(n12_adj_677), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[88] ), .Q1(\snake_arr[89] ), .F0(n5511), .F1(n5510));
  SLICE_191 SLICE_191( .DI1(n5508), .DI0(n5509), .D1(\snake_arr[91] ), 
    .C1(n9_adj_680), .B1(n12_adj_677), .D0(\snake_arr[90] ), .C0(n12_adj_677), 
    .B0(n9_adj_701), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[90] ), .Q1(\snake_arr[91] ), .F0(n5509), .F1(n5508));
  SLICE_193 SLICE_193( .DI1(n5506), .DI0(n5507), .D1(n9_adj_668), 
    .C1(\snake_arr[93] ), .B1(n12_adj_677), .D0(n9_adj_694), 
    .C0(\snake_arr[92] ), .A0(n12_adj_677), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[92] ), 
    .Q1(\snake_arr[93] ), .F0(n5507), .F1(n5506));
  SLICE_195 SLICE_195( .DI1(n5504), .DI0(n5505), .D1(n12_adj_677), .C1(n7521), 
    .B1(\snake_arr[95] ), .D0(n9_adj_693), .C0(\snake_arr[94] ), 
    .A0(n12_adj_677), .CLK(\board_inst.snakePos_inst.snakeCLK ), 
    .Q0(\snake_arr[94] ), .Q1(\snake_arr[95] ), .F0(n5505), .F1(n5504));
  board_inst_snakePos_inst_SLICE_197 \board_inst.snakePos_inst.SLICE_197 ( 
    .DI1(\board_inst.snakePos_inst.n5491 ), 
    .DI0(\board_inst.snakePos_inst.n5492 ), .D1(\snake_arr[6] ), 
    .C1(n9_adj_693), .B1(\board_inst.snakePos_inst.n11_adj_581 ), 
    .A1(\board_inst.snakePos_inst.n10_adj_580 ), 
    .D0(\board_inst.snakePos_inst.n10_adj_580 ), .C0(n7521), 
    .B0(\board_inst.snakePos_inst.n11_adj_581 ), .A0(\snake_arr[7] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[7] ), 
    .Q1(\snake_arr[6] ), .F0(\board_inst.snakePos_inst.n5492 ), 
    .F1(\board_inst.snakePos_inst.n5491 ));
  board_inst_snakePos_inst_SLICE_199 \board_inst.snakePos_inst.SLICE_199 ( 
    .DI1(\board_inst.snakePos_inst.n5489 ), 
    .DI0(\board_inst.snakePos_inst.n5490 ), .D1(\snake_arr[4] ), 
    .C1(\board_inst.snakePos_inst.n11_adj_581 ), .B1(n9_adj_694), 
    .A1(\board_inst.snakePos_inst.n10_adj_580 ), 
    .D0(\board_inst.snakePos_inst.n10_adj_580 ), .C0(n9_adj_668), 
    .B0(\board_inst.snakePos_inst.n11_adj_581 ), .A0(\snake_arr[5] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[5] ), 
    .Q1(\snake_arr[4] ), .F0(\board_inst.snakePos_inst.n5490 ), 
    .F1(\board_inst.snakePos_inst.n5489 ));
  board_inst_snakePos_inst_SLICE_201 \board_inst.snakePos_inst.SLICE_201 ( 
    .DI1(\board_inst.snakePos_inst.n5487 ), 
    .DI0(\board_inst.snakePos_inst.n5488 ), .D1(\snake_arr[2] ), 
    .C1(\board_inst.snakePos_inst.n10_adj_580 ), 
    .B1(\board_inst.snakePos_inst.n11_adj_581 ), .A1(n9_adj_701), 
    .D0(\snake_arr[3] ), .C0(\board_inst.snakePos_inst.n11_adj_581 ), 
    .B0(\board_inst.snakePos_inst.n10_adj_580 ), .A0(n9_adj_680), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[3] ), 
    .Q1(\snake_arr[2] ), .F0(\board_inst.snakePos_inst.n5488 ), 
    .F1(\board_inst.snakePos_inst.n5487 ));
  board_inst_snakePos_inst_SLICE_203 \board_inst.snakePos_inst.SLICE_203 ( 
    .DI1(\board_inst.snakePos_inst.n5485 ), 
    .DI0(\board_inst.snakePos_inst.n5486 ), .D1(\snake_arr[0] ), 
    .C1(\board_inst.snakePos_inst.n11_adj_581 ), .B1(n9), 
    .A1(\board_inst.snakePos_inst.n10_adj_580 ), 
    .D0(\board_inst.snakePos_inst.n10_adj_580 ), .C0(n9_adj_669), 
    .B0(\board_inst.snakePos_inst.n11_adj_581 ), .A0(\snake_arr[1] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[1] ), 
    .Q1(\snake_arr[0] ), .F0(\board_inst.snakePos_inst.n5486 ), 
    .F1(\board_inst.snakePos_inst.n5485 ));
  SLICE_205 SLICE_205( .DI1(n5502), .DI0(n5503), .D1(n9_adj_669), 
    .C1(\snake_arr[97] ), .B1(n12), .D0(\snake_arr[96] ), .C0(n12), .B0(n9), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[96] ), 
    .Q1(\snake_arr[97] ), .F0(n5503), .F1(n5502));
  SLICE_207 SLICE_207( .DI1(n5500), .DI0(n5501), .D1(n9_adj_680), .C1(n12), 
    .A1(\snake_arr[99] ), .D0(n9_adj_701), .C0(\snake_arr[98] ), .B0(n12), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[98] ), 
    .Q1(\snake_arr[99] ), .F0(n5501), .F1(n5500));
  board_inst_snakePos_inst_SLICE_210 \board_inst.snakePos_inst.SLICE_210 ( 
    .DI1(\board_inst.snakePos_inst.n5497 ), 
    .DI0(\board_inst.snakePos_inst.n5498 ), .D1(\snake_arr[12] ), 
    .C1(\board_inst.snakePos_inst.n11_adj_581 ), .B1(n9_adj_694), 
    .A1(\board_inst.snakePos_inst.n10_adj_578 ), .D0(n9_adj_668), 
    .C0(\snake_arr[13] ), .B0(\board_inst.snakePos_inst.n10_adj_578 ), 
    .A0(\board_inst.snakePos_inst.n11_adj_581 ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[13] ), 
    .Q1(\snake_arr[12] ), .F0(\board_inst.snakePos_inst.n5498 ), 
    .F1(\board_inst.snakePos_inst.n5497 ));
  board_inst_snakePos_inst_SLICE_212 \board_inst.snakePos_inst.SLICE_212 ( 
    .DI1(\board_inst.snakePos_inst.n5495 ), 
    .DI0(\board_inst.snakePos_inst.n5496 ), .D1(\snake_arr[10] ), 
    .C1(\board_inst.snakePos_inst.n11_adj_581 ), 
    .B1(\board_inst.snakePos_inst.n10_adj_578 ), .A1(n9_adj_701), 
    .D0(\snake_arr[11] ), .C0(\board_inst.snakePos_inst.n10_adj_578 ), 
    .B0(\board_inst.snakePos_inst.n11_adj_581 ), .A0(n9_adj_680), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\snake_arr[11] ), 
    .Q1(\snake_arr[10] ), .F0(\board_inst.snakePos_inst.n5496 ), 
    .F1(\board_inst.snakePos_inst.n5495 ));
  NES_inst_SLICE_220 \NES_inst.SLICE_220 ( 
    .DI1(\NES_inst.output[1].sig_002.FeedThruLUT ), 
    .DI0(\NES_inst.output[0].sig_001.FeedThruLUT ), .D1(\NES_inst.output[1] ), 
    .D0(\NES_inst.output[0] ), .CE(\NES_inst.output_7__N_34 ), 
    .CLK(\NES_inst.NESclk ), .Q0(\NES_inst.output[1] ), 
    .Q1(\NES_inst.output[2] ), .F0(\NES_inst.output[0].sig_001.FeedThruLUT ), 
    .F1(\NES_inst.output[1].sig_002.FeedThruLUT ));
  NES_inst_SLICE_222 \NES_inst.SLICE_222 ( 
    .DI1(\NES_inst.output[3].sig_004.FeedThruLUT ), 
    .DI0(\NES_inst.output[2].sig_003.FeedThruLUT ), .D1(\NES_inst.output[3] ), 
    .D0(\NES_inst.output[2] ), .CE(\NES_inst.output_7__N_34 ), 
    .CLK(\NES_inst.NESclk ), .Q0(\NES_inst.output[3] ), 
    .Q1(\NES_inst.output[4] ), .F0(\NES_inst.output[2].sig_003.FeedThruLUT ), 
    .F1(\NES_inst.output[3].sig_004.FeedThruLUT ));
  NES_inst_SLICE_224 \NES_inst.SLICE_224 ( 
    .DI1(\NES_inst.output[5].sig_006.FeedThruLUT ), 
    .DI0(\NES_inst.output[4].sig_005.FeedThruLUT ), .D1(\NES_inst.output[5] ), 
    .D0(\NES_inst.output[4] ), .CE(\NES_inst.output_7__N_34 ), 
    .CLK(\NES_inst.NESclk ), .Q0(\NES_inst.output[5] ), 
    .Q1(\NES_inst.output[6] ), .F0(\NES_inst.output[4].sig_005.FeedThruLUT ), 
    .F1(\NES_inst.output[5].sig_006.FeedThruLUT ));
  NES_inst_SLICE_226 \NES_inst.SLICE_226 ( 
    .DI0(\NES_inst.output[6].sig_007.FeedThruLUT ), .C0(\NES_inst.output[6] ), 
    .CE(\NES_inst.output_7__N_34 ), .CLK(\NES_inst.NESclk ), 
    .Q0(\NES_inst.output[7] ), .F0(\NES_inst.output[6].sig_007.FeedThruLUT ));
  display_inst_pattern_gen_initial_SLICE_227 
    \display_inst.pattern_gen_initial.SLICE_227 ( 
    .D1(\display_inst.pattern_gen_initial.n10298 ), 
    .C1(\display_inst.pattern_gen_initial.n11418 ), 
    .B1(\display_inst.pattern_gen_initial.n2967[6] ), 
    .D0(\display_inst.pattern_gen_initial.n10252 ), 
    .C0(\display_inst.pattern_gen_initial.n3710 ), 
    .B0(\display_inst.pattern_gen_initial.n280 ), 
    .A0(\display_inst.pattern_gen_initial.n369 ), 
    .F0(\display_inst.pattern_gen_initial.n11418 ), 
    .F1(\display_inst.pattern_gen_initial.n453_adj_453 ));
  display_inst_pattern_gen_initial_SLICE_228 
    \display_inst.pattern_gen_initial.SLICE_228 ( 
    .D1(\display_inst.pattern_gen_initial.n371_adj_363 ), 
    .C1(\display_inst.pattern_gen_initial.n370_adj_464 ), 
    .B1(\display_inst.pattern_gen_initial.n10252 ), 
    .A1(\display_inst.pattern_gen_initial.n280 ), 
    .D0(\display_inst.pattern_gen_initial.n327 ), 
    .C0(\display_inst.pattern_gen_initial.n278 ), 
    .B0(\display_inst.pattern_gen_initial.n226 ), 
    .A0(\display_inst.pattern_gen_initial.n225 ), 
    .F0(\display_inst.pattern_gen_initial.n370_adj_464 ), 
    .F1(\display_inst.pattern_gen_initial.n3710 ));
  display_inst_pattern_gen_initial_SLICE_229 
    \display_inst.pattern_gen_initial.SLICE_229 ( 
    .D1(\display_inst.pattern_gen_initial.n175 ), 
    .C1(\display_inst.pattern_gen_initial.n335 ), 
    .B1(\display_inst.pattern_gen_initial.n174 ), 
    .A1(\display_inst.pattern_gen_initial.n380 ), 
    .D0(\display_inst.pattern_gen_initial.n171 ), 
    .C0(\display_inst.pattern_gen_initial.n174 ), 
    .B0(\display_inst.pattern_gen_initial.n172 ), 
    .A0(\display_inst.pattern_gen_initial.n173_c ), 
    .F0(\display_inst.pattern_gen_initial.n335 ), 
    .F1(\display_inst.pattern_gen_initial.n11412 ));
  display_inst_pattern_gen_initial_SLICE_230 
    \display_inst.pattern_gen_initial.SLICE_230 ( 
    .D1(\display_inst.pattern_gen_initial.n412_c ), 
    .C1(\display_inst.pattern_gen_initial.n14_adj_361 ), 
    .B1(\display_inst.pattern_gen_initial.n411 ), 
    .A1(\display_inst.pattern_gen_initial.n413 ), 
    .D0(\display_inst.pattern_gen_initial.n176 ), 
    .C0(\display_inst.pattern_gen_initial.n11412 ), 
    .B0(\display_inst.pattern_gen_initial.n380 ), 
    .A0(\display_inst.pattern_gen_initial.n175 ), 
    .F0(\display_inst.pattern_gen_initial.n14_adj_361 ), 
    .F1(\display_inst.pattern_gen_initial.n10291 ));
  display_inst_pattern_gen_initial_SLICE_231 
    \display_inst.pattern_gen_initial.SLICE_231 ( .D1(\row_cnt[5] ), 
    .C1(\row_cnt[4] ), .B1(\row_cnt[3] ), .D0(\row_cnt[4] ), 
    .C0(\display_inst.pattern_gen_initial.n11456 ), .B0(\row_cnt[3] ), 
    .A0(\row_cnt[5] ), .F0(\display_inst.pattern_gen_initial.n35 ), 
    .F1(\display_inst.n13096 ));
  display_inst_pattern_gen_initial_SLICE_232 
    \display_inst.pattern_gen_initial.SLICE_232 ( .D1(\row_cnt[6] ), 
    .C1(\display_inst.n8289 ), .B1(\row_cnt[5] ), .A1(\row_cnt[3] ), 
    .D0(\row_cnt[0] ), .C0(\row_cnt[2] ), .B0(\row_cnt[1] ), 
    .F0(\display_inst.n8289 ), .F1(\display_inst.pattern_gen_initial.n11456 ));
  display_inst_pattern_gen_initial_SLICE_233 
    \display_inst.pattern_gen_initial.SLICE_233 ( 
    .D0(\display_inst.pattern_gen_initial.n1388 ), 
    .C0(\display_inst.pattern_gen_initial.n408 ), .B0(\row_cnt[9] ), 
    .A0(\row_cnt[8] ), .F0(\display_inst.pattern_gen_initial.n4877 ));
  display_inst_pattern_gen_initial_SLICE_234 
    \display_inst.pattern_gen_initial.SLICE_234 ( .D1(\row_cnt[8] ), 
    .C1(\display_inst.n162 ), .B1(\row_cnt[4] ), .A1(\row_cnt[9] ), 
    .D0(\row_cnt[7] ), .C0(\row_cnt[6] ), .B0(\row_cnt[5] ), 
    .F0(\display_inst.n162 ), .F1(\display_inst.pattern_gen_initial.n1388 ));
  display_inst_pattern_gen_initial_SLICE_235 
    \display_inst.pattern_gen_initial.SLICE_235 ( .D1(\column_cnt[9] ), 
    .C1(\display_inst.pattern_gen_initial.n7578 ), .B1(\display_inst.n16 ), 
    .A1(\column_cnt[8] ), .D0(\display_inst.pattern_gen_initial.n4937 ), 
    .C0(\display_inst.pattern_gen_initial.n7517 ), .B0(\column_cnt[8] ), 
    .A0(\column_cnt[9] ), .F0(\display_inst.pattern_gen_initial.n7578 ), 
    .F1(\display_inst.pattern_gen_initial.n529 ));
  SLICE_237 SLICE_237( .D1(\digital[4] ), .C1(\digital[3] ), 
    .D0(\NES_inst.n11018 ), .C0(\NES_inst.output[3] ), .B0(\digital[3] ), 
    .F0(\digital[3] ), .F1(n10999));
  NES_inst_SLICE_238 \NES_inst.SLICE_238 ( .DI1(\board_inst.n10184 ), 
    .D1(\digital[2] ), .C1(\digital[4] ), .B1(\digital[3] ), .A1(\digital[5] ), 
    .D0(\NES_inst.n11018 ), .C0(\NES_inst.output[4] ), .B0(\digital[4] ), 
    .LSR(\board_inst.n4286 ), .CLK(CLK), .Q1(\board_inst.button[1] ), 
    .F0(\digital[4] ), .F1(\board_inst.n10184 ));
  board_inst_SLICE_239 \board_inst.SLICE_239 ( .D1(\digital[5] ), 
    .C1(\digital[6] ), .D0(\NES_inst.n11018 ), .C0(\digital[6] ), 
    .B0(\NES_inst.output[6] ), .F0(\digital[6] ), .F1(n7162));
  NES_inst_SLICE_240 \NES_inst.SLICE_240 ( .D0(\NES_inst.n11018 ), 
    .C0(\NES_inst.output[5] ), .B0(\digital[5] ), .F0(\digital[5] ));
  board_inst_SLICE_241 \board_inst.SLICE_241 ( 
    .DI1(\board_inst.button_3__N_49[0] ), .D1(\digital[1] ), .C1(\digital[2] ), 
    .B1(n7162), .A1(n10999), .D0(\digital[0] ), .C0(\digital[1] ), .LSR(n5469), 
    .CLK(CLK), .Q1(\board_inst.button[0] ), .F0(\board_inst.n4286 ), 
    .F1(\board_inst.button_3__N_49[0] ));
  NES_inst_SLICE_242 \NES_inst.SLICE_242 ( .C1(\digital[0] ), 
    .D0(\digital[0] ), .C0(\NES_inst.n11018 ), .B0(\NES_inst.output[0] ), 
    .F0(\digital[0] ), .F1(n5469));
  board_inst_SLICE_243 \board_inst.SLICE_243 ( .D1(\digital[0] ), 
    .C1(\digital[2] ), .A1(\digital[1] ), .D0(\NES_inst.output[2] ), 
    .C0(\NES_inst.n11018 ), .B0(\digital[2] ), .F0(\digital[2] ), .F1(n4793));
  NES_inst_SLICE_244 \NES_inst.SLICE_244 ( .D1(\NES_inst.n4991 ), 
    .C1(\NES_inst.n11017 ), .B1(\NES_inst.NEScount[3] ), 
    .D0(\NES_inst.n11018 ), .C0(\NES_inst.output[1] ), .B0(\digital[1] ), 
    .F0(\digital[1] ), .F1(\NES_inst.n11018 ));
  display_inst_vga_init_SLICE_245 \display_inst.vga_init.SLICE_245 ( 
    .D1(\display_inst.vga_init.n9 ), .C1(\display_inst.vga_init.n12 ), 
    .B1(\display_inst.vga_init.n10 ), .A1(\display_inst.vga_init.n11 ), 
    .D0(\display_inst.n497 ), .C0(\display_inst.n7 ), 
    .B0(\display_inst.n508[8] ), .A0(\display_inst.n487 ), 
    .F0(\display_inst.vga_init.n12 ), .F1(\display_inst.n10260 ));
  display_inst_pattern_gen_initial_SLICE_246 
    \display_inst.pattern_gen_initial.SLICE_246 ( 
    .D1(\display_inst.pattern_gen_initial.n508_adj_525[6] ), 
    .C1(\display_inst.pattern_gen_initial.n489_adj_471 ), 
    .A1(\display_inst.n497 ), .D0(\display_inst.pattern_gen_initial.n2917[6] ), 
    .C0(\display_inst.pattern_gen_initial.n453_adj_453 ), 
    .A0(\display_inst.pattern_gen_initial.n461_adj_454 ), 
    .F0(\display_inst.pattern_gen_initial.n489_adj_471 ), 
    .F1(\display_inst.n7 ));
  display_inst_vga_init_SLICE_247 \display_inst.vga_init.SLICE_247 ( 
    .D0(\display_inst.n508[9] ), .C0(\display_inst.n497 ), 
    .B0(\display_inst.n3 ), .A0(\display_inst.n486 ), 
    .F0(\display_inst.vga_init.n10 ));
  display_inst_pattern_gen_initial_SLICE_248 
    \display_inst.pattern_gen_initial.SLICE_248 ( .D1(\display_inst.n487 ), 
    .C1(\display_inst.pattern_gen_initial.n488_adj_460 ), 
    .B1(\display_inst.n486 ), 
    .A1(\display_inst.pattern_gen_initial.n6_adj_480 ), 
    .D0(\display_inst.pattern_gen_initial.n283 ), 
    .C0(\display_inst.pattern_gen_initial.n508_adj_525[2] ), 
    .B0(\display_inst.n497 ), .F0(\display_inst.n3 ), .F1(\display_inst.n497 ));
  display_inst_vga_init_SLICE_249 \display_inst.vga_init.SLICE_249 ( 
    .D1(\display_inst.n508[3] ), .C1(\display_inst.n492 ), 
    .B1(\display_inst.n497 ), .A1(\display_inst.n8 ), 
    .D0(\display_inst.pattern_gen_initial.n2917[3] ), 
    .C0(\display_inst.pattern_gen_initial.n461_adj_454 ), 
    .B0(\display_inst.pattern_gen_initial.n282 ), .F0(\display_inst.n492 ), 
    .F1(\display_inst.vga_init.n11 ));
  display_inst_pattern_gen_initial_SLICE_250 
    \display_inst.pattern_gen_initial.SLICE_250 ( 
    .D1(\display_inst.pattern_gen_initial.n508_adj_525[7] ), 
    .C1(\display_inst.pattern_gen_initial.n488_adj_460 ), 
    .B1(\display_inst.n497 ), .D0(\display_inst.pattern_gen_initial.n2917[7] ), 
    .C0(\display_inst.pattern_gen_initial.n452_adj_445 ), 
    .A0(\display_inst.pattern_gen_initial.n461_adj_454 ), 
    .F0(\display_inst.pattern_gen_initial.n488_adj_460 ), 
    .F1(\display_inst.n8 ));
  display_inst_vga_init_SLICE_251 \display_inst.vga_init.SLICE_251 ( 
    .D0(\display_inst.n508[5] ), .C0(\display_inst.n5 ), 
    .B0(\display_inst.n490 ), .A0(\display_inst.n497 ), 
    .F0(\display_inst.vga_init.n9 ));
  display_inst_pattern_gen_initial_SLICE_252 
    \display_inst.pattern_gen_initial.SLICE_252 ( 
    .D1(\display_inst.pattern_gen_initial.n508_adj_525[4] ), 
    .C1(\display_inst.pattern_gen_initial.n491_adj_469 ), 
    .B1(\display_inst.n497 ), .D0(\display_inst.pattern_gen_initial.n2917[4] ), 
    .C0(\display_inst.pattern_gen_initial.n461_adj_454 ), 
    .B0(\display_inst.pattern_gen_initial.n455_adj_447 ), 
    .F0(\display_inst.pattern_gen_initial.n491_adj_469 ), 
    .F1(\display_inst.n5 ));
  display_inst_pattern_gen_initial_SLICE_253 
    \display_inst.pattern_gen_initial.SLICE_253 ( 
    .D1(\display_inst.pattern_gen_initial.n10990 ), 
    .C1(\display_inst.pattern_gen_initial.n9814 ), .B1(\snake_arr[40] ), 
    .A1(\row_cnt[6] ), .D0(\display_inst.n8285 ), 
    .C0(\display_inst.pattern_gen_initial.n9813 ), .B0(\row_cnt[5] ), 
    .A0(\row_cnt[4] ), .F0(\display_inst.pattern_gen_initial.n9814 ), 
    .F1(\display_inst.pattern_gen_initial.n10992 ));
  display_inst_pattern_gen_initial_SLICE_254 
    \display_inst.pattern_gen_initial.SLICE_254 ( .D1(\row_cnt[3] ), 
    .C1(\display_inst.n8276 ), .B1(\row_cnt[2] ), .A1(\row_cnt[5] ), 
    .D0(\row_cnt[0] ), .C0(\row_cnt[1] ), .F0(\display_inst.n8276 ), 
    .F1(\display_inst.pattern_gen_initial.n9813 ));
  display_inst_pattern_gen_initial_SLICE_256 
    \display_inst.pattern_gen_initial.SLICE_256 ( 
    .D1(\display_inst.pattern_gen_initial.n3038[7] ), 
    .C1(\display_inst.pattern_gen_initial.n413 ), 
    .B1(\display_inst.pattern_gen_initial.n10291 ), 
    .D0(\display_inst.pattern_gen_initial.n370 ), 
    .C0(\display_inst.pattern_gen_initial.n3867 ), 
    .B0(\display_inst.pattern_gen_initial.n369_adj_365 ), 
    .A0(\display_inst.pattern_gen_initial.n371 ), 
    .F0(\display_inst.pattern_gen_initial.n413 ), 
    .F1(\display_inst.pattern_gen_initial.n452 ));
  display_inst_pattern_gen_initial_SLICE_257 
    \display_inst.pattern_gen_initial.SLICE_257 ( 
    .D1(\display_inst.pattern_gen_initial.n3052[3] ), 
    .C1(\display_inst.pattern_gen_initial.n461 ), 
    .B1(\display_inst.pattern_gen_initial.n178 ), 
    .A1(\display_inst.pattern_gen_initial.n177 ), 
    .D0(\display_inst.pattern_gen_initial.n451 ), 
    .C0(\display_inst.pattern_gen_initial.n7309 ), 
    .B0(\display_inst.pattern_gen_initial.n452 ), 
    .A0(\display_inst.pattern_gen_initial.n450 ), 
    .F0(\display_inst.pattern_gen_initial.n461 ), 
    .F1(\display_inst.pattern_gen_initial.n7511 ));
  display_inst_pattern_gen_initial_SLICE_258 
    \display_inst.pattern_gen_initial.SLICE_258 ( 
    .D1(\display_inst.pattern_gen_initial.n461 ), 
    .C1(\display_inst.pattern_gen_initial.n3052[3] ), 
    .B1(\display_inst.pattern_gen_initial.n177 ), 
    .D0(\display_inst.pattern_gen_initial.n3052[7] ), 
    .C0(\display_inst.pattern_gen_initial.n452 ), 
    .A0(\display_inst.pattern_gen_initial.n461 ), 
    .F0(\display_inst.pattern_gen_initial.n488 ), 
    .F1(\display_inst.pattern_gen_initial.n492_c ));
  display_inst_pattern_gen_initial_SLICE_260 
    \display_inst.pattern_gen_initial.SLICE_260 ( 
    .D1(\display_inst.pattern_gen_initial.n370 ), 
    .C1(\display_inst.pattern_gen_initial.n3867 ), 
    .B1(\display_inst.pattern_gen_initial.n369_adj_365 ), 
    .A1(\display_inst.pattern_gen_initial.n371 ), 
    .D0(\display_inst.pattern_gen_initial.n175 ), 
    .C0(\display_inst.pattern_gen_initial.n335 ), 
    .B0(\display_inst.pattern_gen_initial.n174 ), 
    .F0(\display_inst.pattern_gen_initial.n3867 ), 
    .F1(\display_inst.pattern_gen_initial.n380 ));
  display_inst_pattern_gen_initial_SLICE_261 
    \display_inst.pattern_gen_initial.SLICE_261 ( .D1(\row_cnt[7] ), 
    .B1(\row_cnt[6] ), .D0(\display_inst.pattern_gen_initial.n35 ), 
    .C0(\display_inst.pattern_gen_initial.n10239 ), .B0(\display_inst.n10947 ), 
    .A0(\row_cnt[6] ), .F0(\display_inst.pattern_gen_initial.n5037 ), 
    .F1(\display_inst.n13094 ));
  display_inst_pattern_gen_initial_SLICE_262 
    \display_inst.pattern_gen_initial.SLICE_262 ( 
    .D0(\display_inst.pattern_gen_initial.n10214 ), 
    .C0(\display_inst.pattern_gen_initial.n10985 ), 
    .B0(\display_inst.pattern_gen_initial.n5037 ), .A0(\display_inst.n10947 ), 
    .F0(\display_inst.pattern_gen_initial.n14_adj_423 ));
  display_inst_pattern_gen_initial_SLICE_263 
    \display_inst.pattern_gen_initial.SLICE_263 ( 
    .D1(\display_inst.pattern_gen_initial.n10298 ), 
    .C1(\display_inst.pattern_gen_initial.n412_adj_367 ), 
    .B1(\display_inst.pattern_gen_initial.n2967[8] ), 
    .D0(\display_inst.pattern_gen_initial.n370_adj_464 ), 
    .C0(\display_inst.pattern_gen_initial.n371_adj_363 ), 
    .B0(\display_inst.pattern_gen_initial.n3695 ), 
    .A0(\display_inst.pattern_gen_initial.n369 ), 
    .F0(\display_inst.pattern_gen_initial.n412_adj_367 ), 
    .F1(\display_inst.pattern_gen_initial.n451_adj_435 ));
  display_inst_pattern_gen_initial_SLICE_264 
    \display_inst.pattern_gen_initial.SLICE_264 ( 
    .D1(\display_inst.pattern_gen_initial.n2967[4] ), 
    .C1(\display_inst.pattern_gen_initial.n10298 ), 
    .B1(\display_inst.pattern_gen_initial.n281 ), 
    .D0(\display_inst.pattern_gen_initial.n412_adj_367 ), 
    .C0(\display_inst.pattern_gen_initial.n14_adj_446 ), 
    .B0(\display_inst.pattern_gen_initial.n413_adj_364 ), 
    .A0(\display_inst.pattern_gen_initial.n411_adj_362 ), 
    .F0(\display_inst.pattern_gen_initial.n10298 ), 
    .F1(\display_inst.pattern_gen_initial.n455_adj_447 ));
  display_inst_pattern_gen_initial_SLICE_265 
    \display_inst.pattern_gen_initial.SLICE_265 ( 
    .D1(\display_inst.pattern_gen_initial.n452_adj_445 ), 
    .C1(\display_inst.pattern_gen_initial.n7495 ), 
    .B1(\display_inst.pattern_gen_initial.n450_adj_436 ), 
    .A1(\display_inst.pattern_gen_initial.n451_adj_435 ), 
    .D0(\display_inst.pattern_gen_initial.n453_adj_453 ), 
    .C0(\display_inst.pattern_gen_initial.n455_adj_447 ), 
    .B0(\display_inst.pattern_gen_initial.n454_adj_452 ), 
    .A0(\display_inst.pattern_gen_initial.n282 ), 
    .F0(\display_inst.pattern_gen_initial.n7495 ), 
    .F1(\display_inst.pattern_gen_initial.n461_adj_454 ));
  display_inst_pattern_gen_initial_SLICE_267 
    \display_inst.pattern_gen_initial.SLICE_267 ( .D1(\display_inst.n321 ), 
    .C1(\display_inst.pattern_gen_initial.n204 ), .A1(\apple[2] ), .D0(n1509), 
    .C0(n1500), .B0(n173), .A0(n1503), 
    .F0(\display_inst.pattern_gen_initial.n204 ), 
    .F1(\display_inst.pattern_gen_initial.n7493 ));
  display_inst_pattern_gen_initial_SLICE_268 
    \display_inst.pattern_gen_initial.SLICE_268 ( 
    .D0(\display_inst.pattern_gen_initial.n11870 ), 
    .C0(\display_inst.pattern_gen_initial.n7493 ), 
    .B0(\display_inst.pattern_gen_initial.n10987 ), .A0(\display_inst.n321 ), 
    .F0(rgb_c_2));
  display_inst_pattern_gen_initial_SLICE_269 
    \display_inst.pattern_gen_initial.SLICE_269 ( 
    .D1(\display_inst.pattern_gen_initial.n369_adj_365 ), 
    .C1(\display_inst.pattern_gen_initial.n11500 ), 
    .A1(\display_inst.pattern_gen_initial.n380 ), 
    .D0(\display_inst.pattern_gen_initial.n370 ), 
    .C0(\display_inst.pattern_gen_initial.n3867 ), 
    .B0(\display_inst.pattern_gen_initial.n371 ), 
    .F0(\display_inst.pattern_gen_initial.n11500 ), 
    .F1(\display_inst.pattern_gen_initial.n411 ));
  display_inst_pattern_gen_initial_SLICE_271 
    \display_inst.pattern_gen_initial.SLICE_271 ( 
    .D1(\display_inst.pattern_gen_initial.n16_adj_444 ), 
    .C1(\display_inst.n412 ), .B1(\row_cnt[4] ), .A1(\row_cnt[7] ), 
    .D0(\row_cnt[9] ), .C0(\row_cnt[8] ), .B0(\row_cnt[6] ), .A0(\row_cnt[5] ), 
    .F0(\display_inst.n412 ), .F1(\display_inst.pattern_gen_initial.n12703 ));
  display_inst_pattern_gen_initial_SLICE_272 
    \display_inst.pattern_gen_initial.SLICE_272 ( 
    .D1(\display_inst.pattern_gen_initial.n12703 ), 
    .C1(\display_inst.pattern_gen_initial.n11902 ), .B1(\display_inst.n6610 ), 
    .A1(\row_cnt[4] ), .D0(\display_inst.n4947 ), .C0(\display_inst.n155 ), 
    .B0(\row_cnt[2] ), .A0(\row_cnt[3] ), 
    .F0(\display_inst.pattern_gen_initial.n11902 ), 
    .F1(\display_inst.pattern_gen_initial.n4844 ));
  display_inst_pattern_gen_initial_SLICE_273 
    \display_inst.pattern_gen_initial.SLICE_273 ( 
    .DI1(\display_inst.vga_init.HSYNC_N_338 ), .D1(\column_cnt[8] ), 
    .C1(\display_inst.n16_adj_529 ), .A1(\column_cnt[9] ), 
    .D0(\column_cnt[7] ), .C0(\column_cnt[6] ), .B0(\column_cnt[5] ), 
    .A0(\column_cnt[4] ), .LSR(\display_inst.vga_init.HSYNC_N_339 ), 
    .CLK(\display_inst.clk ), .Q1(HSYNC_c), .F0(\display_inst.n16_adj_529 ), 
    .F1(\display_inst.vga_init.HSYNC_N_338 ));
  display_inst_pattern_gen_initial_SLICE_274 
    \display_inst.pattern_gen_initial.SLICE_274 ( 
    .D1(\display_inst.pattern_gen_initial.n4976 ), 
    .C1(\display_inst.pattern_gen_initial.n7542 ), 
    .B1(\display_inst.n16_adj_529 ), .A1(\column_cnt[7] ), 
    .D0(\display_inst.pattern_gen_initial.n7499 ), 
    .C0(\display_inst.pattern_gen_initial.n4_c ), .B0(\column_cnt[6] ), 
    .A0(\column_cnt[5] ), .F0(\display_inst.pattern_gen_initial.n7542 ), 
    .F1(\display_inst.pattern_gen_initial.n361 ));
  display_inst_pattern_gen_initial_SLICE_275 
    \display_inst.pattern_gen_initial.SLICE_275 ( 
    .D1(\display_inst.pattern_gen_initial.n487_adj_374 ), 
    .C1(\display_inst.pattern_gen_initial.n6_adj_482 ), 
    .B1(\display_inst.pattern_gen_initial.n488 ), 
    .A1(\display_inst.pattern_gen_initial.n486_c ), 
    .D0(\display_inst.pattern_gen_initial.n491 ), 
    .C0(\display_inst.pattern_gen_initial.n7511 ), 
    .B0(\display_inst.pattern_gen_initial.n489 ), 
    .A0(\display_inst.pattern_gen_initial.n490_c ), 
    .F0(\display_inst.pattern_gen_initial.n6_adj_482 ), 
    .F1(\display_inst.pattern_gen_initial.n497_adj_485 ));
  display_inst_pattern_gen_initial_SLICE_276 
    \display_inst.pattern_gen_initial.SLICE_276 ( 
    .D0(\display_inst.pattern_gen_initial.n497_adj_485 ), 
    .C0(\display_inst.pattern_gen_initial.n5_adj_493 ), 
    .B0(\display_inst.pattern_gen_initial.n508[7] ), 
    .A0(\display_inst.pattern_gen_initial.n488 ), 
    .F0(\display_inst.pattern_gen_initial.n9_adj_498 ));
  display_inst_pattern_gen_initial_SLICE_277 
    \display_inst.pattern_gen_initial.SLICE_277 ( 
    .D1(\display_inst.pattern_gen_initial.n497_adj_485 ), 
    .C1(\display_inst.pattern_gen_initial.n6_adj_486 ), 
    .B1(\display_inst.pattern_gen_initial.n508[2] ), 
    .A1(\display_inst.pattern_gen_initial.n178 ), 
    .D0(\display_inst.pattern_gen_initial.n508[5] ), 
    .C0(\display_inst.pattern_gen_initial.n490_c ), 
    .A0(\display_inst.pattern_gen_initial.n497_adj_485 ), 
    .F0(\display_inst.pattern_gen_initial.n6_adj_486 ), 
    .F1(\display_inst.pattern_gen_initial.n12_adj_495 ));
  display_inst_pattern_gen_initial_SLICE_279 
    \display_inst.pattern_gen_initial.SLICE_279 ( 
    .D1(\display_inst.pattern_gen_initial.n497_adj_485 ), 
    .C1(\display_inst.pattern_gen_initial.n7_adj_494 ), 
    .B1(\display_inst.pattern_gen_initial.n508[3] ), 
    .A1(\display_inst.pattern_gen_initial.n492_c ), 
    .D0(\display_inst.pattern_gen_initial.n508[6] ), 
    .C0(\display_inst.pattern_gen_initial.n489 ), 
    .A0(\display_inst.pattern_gen_initial.n497_adj_485 ), 
    .F0(\display_inst.pattern_gen_initial.n7_adj_494 ), 
    .F1(\display_inst.pattern_gen_initial.n10_adj_496 ));
  display_inst_pattern_gen_initial_SLICE_281 
    \display_inst.pattern_gen_initial.SLICE_281 ( 
    .D1(\display_inst.pattern_gen_initial.n497_adj_485 ), 
    .C1(\display_inst.pattern_gen_initial.n9 ), 
    .B1(\display_inst.pattern_gen_initial.n508[9] ), 
    .A1(\display_inst.pattern_gen_initial.n486_c ), 
    .D0(\display_inst.pattern_gen_initial.n508[8] ), 
    .C0(\display_inst.pattern_gen_initial.n487_adj_374 ), 
    .A0(\display_inst.pattern_gen_initial.n497_adj_485 ), 
    .F0(\display_inst.pattern_gen_initial.n9 ), 
    .F1(\display_inst.pattern_gen_initial.n11_adj_497 ));
  display_inst_pattern_gen_initial_SLICE_283 
    \display_inst.pattern_gen_initial.SLICE_283 ( .D1(\display_inst.n425 ), 
    .C1(\row_cnt[6] ), .B1(\row_cnt[4] ), .A1(\row_cnt[5] ), 
    .D0(\display_inst.n11027 ), .C0(\display_inst.n445 ), .B0(\row_cnt[1] ), 
    .A0(\row_cnt[4] ), .F0(\display_inst.pattern_gen_initial.n398 ), 
    .F1(\display_inst.pattern_gen_initial.n449 ));
  display_inst_pattern_gen_initial_SLICE_284 
    \display_inst.pattern_gen_initial.SLICE_284 ( 
    .D1(\display_inst.pattern_gen_initial.n4809 ), 
    .C1(\display_inst.pattern_gen_initial.n4_adj_501 ), .B1(\row_cnt[5] ), 
    .A1(\row_cnt[9] ), .D0(\display_inst.pattern_gen_initial.n398 ), 
    .C0(\display_inst.pattern_gen_initial.n402 ), .B0(\row_cnt[0] ), 
    .A0(\row_cnt[1] ), .F0(\display_inst.pattern_gen_initial.n4_adj_501 ), 
    .F1(\display_inst.pattern_gen_initial.n10180 ));
  display_inst_pattern_gen_initial_SLICE_285 
    \display_inst.pattern_gen_initial.SLICE_285 ( 
    .D1(\display_inst.pattern_gen_initial.n4985 ), 
    .C1(\display_inst.pattern_gen_initial.n7149 ), 
    .B1(\display_inst.pattern_gen_initial.n4809 ), 
    .A1(\display_inst.pattern_gen_initial.n11_adj_499 ), 
    .D0(\display_inst.pattern_gen_initial.n10262 ), .C0(\display_inst.n10260 ), 
    .B0(\display_inst.n8276 ), .A0(\display_inst.pattern_gen_initial.n7499 ), 
    .F0(\display_inst.pattern_gen_initial.n7149 ), 
    .F1(\display_inst.pattern_gen_initial.n6_adj_502 ));
  display_inst_pattern_gen_initial_SLICE_286 
    \display_inst.pattern_gen_initial.SLICE_286 ( 
    .D1(\display_inst.pattern_gen_initial.n6_adj_502 ), 
    .C1(\display_inst.pattern_gen_initial.n11492 ), 
    .B1(\display_inst.pattern_gen_initial.n4985 ), .A1(n4), 
    .D0(\display_inst.n11020 ), .C0(\column_cnt[1] ), .B0(\column_cnt[0] ), 
    .A0(\column_cnt[8] ), .F0(\display_inst.pattern_gen_initial.n11492 ), 
    .F1(\display_inst.pattern_gen_initial.n11873 ));
  display_inst_pattern_gen_initial_SLICE_287 
    \display_inst.pattern_gen_initial.SLICE_287 ( 
    .D1(\display_inst.pattern_gen_initial.n281 ), 
    .C1(\display_inst.pattern_gen_initial.n4657 ), 
    .B1(\display_inst.pattern_gen_initial.n11418 ), 
    .D0(\display_inst.pattern_gen_initial.n370_adj_464 ), 
    .C0(\display_inst.pattern_gen_initial.n16_adj_507 ), 
    .B0(\display_inst.pattern_gen_initial.n280 ), 
    .A0(\display_inst.pattern_gen_initial.n369 ), 
    .F0(\display_inst.pattern_gen_initial.n4657 ), 
    .F1(\display_inst.pattern_gen_initial.n14_adj_446 ));
  display_inst_pattern_gen_initial_SLICE_288 
    \display_inst.pattern_gen_initial.SLICE_288 ( 
    .D1(\display_inst.pattern_gen_initial.n10252 ), 
    .C1(\display_inst.pattern_gen_initial.n371_adj_363 ), 
    .A1(\display_inst.pattern_gen_initial.n280 ), 
    .D0(\display_inst.pattern_gen_initial.n226 ), 
    .C0(\display_inst.pattern_gen_initial.n327 ), 
    .B0(\display_inst.pattern_gen_initial.n278 ), 
    .A0(\display_inst.pattern_gen_initial.n225 ), 
    .F0(\display_inst.pattern_gen_initial.n371_adj_363 ), 
    .F1(\display_inst.pattern_gen_initial.n16_adj_507 ));
  display_inst_pattern_gen_initial_SLICE_289 
    \display_inst.pattern_gen_initial.SLICE_289 ( .D1(\display_inst.n160 ), 
    .C1(\display_inst.n148 ), .B1(\row_cnt[6] ), .A1(\display_inst.n164 ), 
    .D0(\row_cnt[8] ), .C0(\row_cnt[3] ), .F0(\display_inst.n148 ), 
    .F1(\display_inst.pattern_gen_initial.n11436 ));
  display_inst_vga_init_SLICE_290 \display_inst.vga_init.SLICE_290 ( 
    .D1(\row_cnt[1] ), .C1(\row_cnt[0] ), .B1(\row_cnt[2] ), .A1(\row_cnt[6] ), 
    .D0(\row_cnt[0] ), .C0(\row_cnt[2] ), .B0(\row_cnt[6] ), .A0(\row_cnt[1] ), 
    .F0(\display_inst.n160 ), .F1(\display_inst.n98 ));
  SLICE_291 SLICE_291( .D1(n45_adj_660), .C1(n6_adj_690), .B1(\row_cnt[3] ), 
    .D0(\row_cnt[2] ), .C0(n46_adj_605), .B0(\row_cnt[1] ), .F0(n6_adj_690), 
    .F1(n8_adj_689));
  SLICE_293 SLICE_293( .D1(n43_adj_698), .C1(n10_adj_688), .A1(\row_cnt[5] ), 
    .D0(n44_adj_696), .C0(n8_adj_689), .A0(\row_cnt[4] ), .F0(n10_adj_688), 
    .F1(n12_adj_687));
  SLICE_295 SLICE_295( .D1(n41_adj_658), .C1(n14_adj_683), .A1(\row_cnt[7] ), 
    .D0(n42_2), .C0(n12_adj_687), .B0(\row_cnt[6] ), .F0(n14_adj_683), 
    .F1(n16_adj_682));
  SLICE_297 SLICE_297( .D1(n39_adj_673), .C1(n18_adj_679), .B1(\row_cnt[9] ), 
    .D0(n40_adj_640), .C0(n16_adj_682), .B0(\row_cnt[8] ), .F0(n18_adj_679), 
    .F1(n173));
  SLICE_299 SLICE_299( .D1(n45_adj_624), .C1(n6_adj_607), .B1(\column_cnt[3] ), 
    .D0(n46), .C0(\column_cnt[2] ), .B0(\column_cnt[0] ), .A0(\column_cnt[1] ), 
    .F0(n6_adj_607), .F1(n8_adj_638));
  SLICE_301 SLICE_301( .D1(n43_adj_667), .C1(n10_adj_611), 
    .B1(\column_cnt[5] ), .D0(n44_adj_685), .C0(n8_adj_638), 
    .A0(\column_cnt[4] ), .F0(n10_adj_611), .F1(n12_adj_619));
  SLICE_303 SLICE_303( .D1(n41_adj_629), .C1(n14), .A1(\column_cnt[7] ), 
    .D0(n42_adj_652), .C0(n12_adj_619), .A0(\column_cnt[6] ), .F0(n14), 
    .F1(n16_adj_618));
  SLICE_305 SLICE_305( .D1(n39_adj_610), .C1(n18_adj_626), 
    .A1(\column_cnt[9] ), .D0(n40_adj_625), .C0(n16_adj_618), 
    .B0(\column_cnt[8] ), .F0(n18_adj_626), .F1(n1500));
  SLICE_307 SLICE_307( .D1(n45_adj_671), .C1(n6_adj_675), .B1(\column_cnt[3] ), 
    .D0(n46_adj_670), .C0(\column_cnt[2] ), .B0(\column_cnt[0] ), 
    .A0(\column_cnt[1] ), .F0(n6_adj_675), .F1(n8_adj_674));
  SLICE_309 SLICE_309( .D1(n43), .C1(n10_adj_672), .B1(\column_cnt[5] ), 
    .D0(n44), .C0(n8_adj_674), .B0(\column_cnt[4] ), .F0(n10_adj_672), 
    .F1(n12_adj_666));
  SLICE_311 SLICE_311( .D1(n41_adj_664), .C1(n14_adj_665), 
    .B1(\column_cnt[7] ), .D0(n42_adj_656), .C0(n12_adj_666), 
    .B0(\column_cnt[6] ), .F0(n14_adj_665), .F1(n16_adj_663));
  SLICE_313 SLICE_313( .D1(n39), .C1(n18_adj_662), .B1(\column_cnt[9] ), 
    .D0(n40_adj_645), .C0(n16_adj_663), .B0(\column_cnt[8] ), .F0(n18_adj_662), 
    .F1(n1503));
  SLICE_315 SLICE_315( .D1(n45_adj_628), .C1(n6_adj_642), .B1(\row_cnt[3] ), 
    .D0(\display_inst.pattern_gen_initial.n47_c[0] ), .C0(\row_cnt[0] ), 
    .B0(\row_cnt[1] ), .A0(\row_cnt[2] ), .F0(n6_adj_642), .F1(n8));
  SLICE_317 SLICE_317( .D1(\row_cnt[5] ), .C1(n10_adj_627), .A1(n43_adj_632), 
    .D0(\row_cnt[4] ), .C0(n8), .A0(n44_adj_630), .F0(n10_adj_627), 
    .F1(n12_adj_647));
  SLICE_319 SLICE_319( .D1(\row_cnt[7] ), .C1(n14_adj_648), .A1(n41_adj_634), 
    .D0(\row_cnt[6] ), .C0(n12_adj_647), .A0(n42_adj_633), .F0(n14_adj_648), 
    .F1(n16_adj_649));
  SLICE_321 SLICE_321( .D1(n39_adj_637), .C1(n18_adj_650), .B1(\row_cnt[9] ), 
    .D0(n40_adj_635), .C0(n16_adj_649), .B0(\row_cnt[8] ), .F0(n18_adj_650), 
    .F1(n1509));
  SLICE_323 SLICE_323( .D1(\column_cnt[2] ), .C1(n4_adj_661), .B1(n45_2), 
    .D0(\column_cnt[1] ), .C0(n46_adj_622), .B0(\column_cnt[0] ), 
    .F0(n4_adj_661), .F1(n6_adj_659));
  SLICE_325 SLICE_325( .D1(n43_adj_636), .C1(n8_adj_657), .A1(\column_cnt[4] ), 
    .D0(n44_adj_620), .C0(n6_adj_659), .B0(\column_cnt[3] ), .F0(n8_adj_657), 
    .F1(n10_adj_655));
  SLICE_327 SLICE_327( .D1(n41_adj_692), .C1(n12_adj_654), 
    .A1(\column_cnt[6] ), .D0(n42_adj_615), .C0(n10_adj_655), 
    .B0(\column_cnt[5] ), .F0(n12_adj_654), .F1(n14_adj_653));
  SLICE_329 SLICE_329( .D1(n39_adj_691), .C1(n16_adj_651), 
    .B1(\column_cnt[8] ), .D0(n40_adj_686), .C0(n14_adj_653), 
    .A0(\column_cnt[7] ), .F0(n16_adj_651), .F1(n18_adj_646));
  SLICE_331 SLICE_331( .D1(n39_adj_644), .C1(n4_adj_639), .B1(\row_cnt[2] ), 
    .D0(\row_cnt[0] ), .C0(n40_adj_684), .B0(n41), .A0(\row_cnt[1] ), 
    .F0(n4_adj_639), .F1(n6));
  SLICE_333 SLICE_333( .D1(n37), .C1(n8_adj_623), .B1(\row_cnt[4] ), .D0(n38), 
    .C0(n6), .B0(\row_cnt[3] ), .F0(n8_adj_623), .F1(n10));
  SLICE_335 SLICE_335( .D1(n35_2), .C1(n12_adj_606), .B1(\row_cnt[6] ), 
    .D0(n36), .C0(n10), .B0(\row_cnt[5] ), .F0(n12_adj_606), .F1(n14_adj_641));
  SLICE_337 SLICE_337( .D0(cout_adj_621), .C0(n18_adj_646), 
    .B0(\column_cnt[9] ), .F0(n1514));
  display_inst_vga_init_SLICE_338 \display_inst.vga_init.SLICE_338 ( 
    .D0(\display_inst.cout_c ), .C0(n14_adj_641), .B0(n1514), 
    .A0(\row_cnt[7] ), .F0(\display_inst.vga_init.n8_c ));
  SLICE_339 SLICE_339( .D1(\column_cnt[2] ), .C1(n4_adj_699), .A1(n45_adj_609), 
    .D0(\column_cnt[1] ), .C0(n46_adj_608), .B0(\column_cnt[0] ), 
    .F0(n4_adj_699), .F1(n6_adj_676));
  SLICE_341 SLICE_341( .D1(n43_adj_613), .C1(n8_adj_631), .A1(\column_cnt[4] ), 
    .D0(\column_cnt[3] ), .C0(n6_adj_676), .A0(n44_adj_612), .F0(n8_adj_631), 
    .F1(n10_adj_695));
  SLICE_343 SLICE_343( .D1(n41_adj_616), .C1(n12_adj_643), 
    .B1(\column_cnt[6] ), .D0(n42_adj_614), .C0(n10_adj_695), 
    .A0(\column_cnt[5] ), .F0(n12_adj_643), .F1(n14_adj_681));
  SLICE_345 SLICE_345( .D1(n39_adj_617), .C1(n16), .B1(\column_cnt[8] ), 
    .D0(n40), .C0(n14_adj_681), .B0(\column_cnt[7] ), .F0(n16), .F1(n18));
  SLICE_347 SLICE_347( .D1(\display_inst.n4947 ), .C1(n1512), .B1(n173), 
    .A1(\display_inst.vga_init.n8_c ), .D0(cout), .C0(n18), 
    .B0(\column_cnt[9] ), .F0(n1512), .F1(\display_inst.n321 ));
  display_inst_pattern_gen_initial_SLICE_350 
    \display_inst.pattern_gen_initial.SLICE_350 ( 
    .D1(\display_inst.pattern_gen_initial.n5_c ), .C1(\display_inst.n10947 ), 
    .B1(\display_inst.n13096 ), .A1(\row_cnt[6] ), .D0(\row_cnt[9] ), 
    .C0(\row_cnt[7] ), .B0(\row_cnt[8] ), .F0(\display_inst.n10947 ), 
    .F1(\display_inst.pattern_gen_initial.n11013 ));
  display_inst_vga_init_SLICE_351 \display_inst.vga_init.SLICE_351 ( 
    .D1(\row_cnt[8] ), .C1(\display_inst.vga_init.n122 ), .B1(\row_cnt[4] ), 
    .A1(\row_cnt[3] ), .D0(\row_cnt[1] ), .C0(\row_cnt[2] ), 
    .F0(\display_inst.vga_init.n122 ), .F1(\display_inst.vga_init.n85 ));
  display_inst_vga_init_SLICE_353 \display_inst.vga_init.SLICE_353 ( 
    .D1(\row_cnt[6] ), .C1(\row_cnt[5] ), .D0(\row_cnt[5] ), .C0(\row_cnt[6] ), 
    .F0(\display_inst.n155 ), .F1(\display_inst.n6639 ));
  display_inst_pattern_gen_initial_SLICE_356 
    \display_inst.pattern_gen_initial.SLICE_356 ( .D1(\display_inst.n11007 ), 
    .C1(\display_inst.pattern_gen_initial.n11438 ), .B1(\display_inst.n6639 ), 
    .A1(\row_cnt[7] ), .D0(\row_cnt[6] ), .C0(\display_inst.n81 ), 
    .F0(\display_inst.pattern_gen_initial.n11438 ), 
    .F1(\display_inst.pattern_gen_initial.n4924 ));
  display_inst_vga_init_SLICE_357 \display_inst.vga_init.SLICE_357 ( 
    .D1(\row_cnt[8] ), .C1(\display_inst.n425 ), .B1(\row_cnt[7] ), 
    .A1(\row_cnt[6] ), .D0(\row_cnt[3] ), .C0(\row_cnt[2] ), 
    .F0(\display_inst.n425 ), .F1(\display_inst.n445 ));
  display_inst_vga_init_SLICE_359 \display_inst.vga_init.SLICE_359 ( 
    .D1(\display_inst.n8276 ), .C1(\display_inst.vga_init.n11023 ), 
    .B1(\display_inst.n425 ), .A1(\row_cnt[9] ), .D0(\display_inst.n5007 ), 
    .C0(\row_cnt[8] ), .B0(\row_cnt[4] ), .F0(\display_inst.vga_init.n11023 ), 
    .F1(\display_inst.vga_init.VSYNC_N_342 ));
  display_inst_pattern_gen_initial_SLICE_360 
    \display_inst.pattern_gen_initial.SLICE_360 ( .D1(\display_inst.n8289 ), 
    .C1(\display_inst.n5007 ), .B1(\row_cnt[4] ), .A1(\row_cnt[3] ), 
    .D0(\row_cnt[7] ), .C0(\row_cnt[6] ), .B0(\row_cnt[5] ), 
    .F0(\display_inst.n5007 ), .F1(\display_inst.pattern_gen_initial.n408 ));
  display_inst_pattern_gen_initial_SLICE_362 
    \display_inst.pattern_gen_initial.SLICE_362 ( .D1(\display_inst.n10996 ), 
    .C1(\display_inst.pattern_gen_initial.n11472 ), .B1(\row_cnt[5] ), 
    .A1(\display_inst.n4947 ), .D0(\row_cnt[2] ), .C0(\row_cnt[3] ), 
    .B0(\row_cnt[4] ), .A0(\display_inst.n8276 ), 
    .F0(\display_inst.pattern_gen_initial.n11472 ), 
    .F1(\display_inst.pattern_gen_initial.n4829 ));
  display_inst_vga_init_SLICE_363 \display_inst.vga_init.SLICE_363 ( 
    .D1(\column_cnt[8] ), .C1(\display_inst.n16 ), .A1(\column_cnt[9] ), 
    .D0(\column_cnt[7] ), .C0(\column_cnt[6] ), .B0(\column_cnt[5] ), 
    .A0(\column_cnt[4] ), .F0(\display_inst.n16 ), 
    .F1(\display_inst.vga_init.HSYNC_N_339 ));
  display_inst_vga_init_SLICE_365 \display_inst.vga_init.SLICE_365 ( 
    .DI1(\display_inst.vga_init.valid_N_334 ), 
    .D1(\display_inst.vga_init.valid_N_335 ), 
    .C1(\display_inst.vga_init.n4_c ), .B1(\row_cnt[8] ), .A1(\row_cnt[9] ), 
    .D0(\display_inst.n8285 ), .C0(\display_inst.n162 ), .B0(\row_cnt[4] ), 
    .A0(\row_cnt[1] ), .CLK(\display_inst.clk ), .Q1(\display_inst.valid ), 
    .F0(\display_inst.vga_init.n4_c ), 
    .F1(\display_inst.vga_init.valid_N_334 ));
  display_inst_vga_init_SLICE_367 \display_inst.vga_init.SLICE_367 ( 
    .D1(\column_cnt[8] ), .C1(\display_inst.n11030 ), .B1(\column_cnt[7] ), 
    .A1(\column_cnt[9] ), .D0(\display_inst.pattern_gen_initial.n5001 ), 
    .C0(\display_inst.n11029 ), .B0(\column_cnt[6] ), .A0(\column_cnt[3] ), 
    .F0(\display_inst.n11030 ), .F1(\display_inst.vga_init.valid_N_335 ));
  display_inst_vga_init_SLICE_369 \display_inst.vga_init.SLICE_369 ( 
    .D1(\display_inst.n8276 ), .C1(\display_inst.vga_init.n6 ), 
    .B1(\display_inst.n425 ), .A1(\display_inst.vga_init.n5167 ), 
    .D0(\row_cnt[9] ), .C0(\display_inst.n5007 ), .B0(\row_cnt[4] ), 
    .A0(\row_cnt[8] ), .F0(\display_inst.vga_init.n6 ), 
    .F1(\display_inst.vga_init.n5474 ));
  display_inst_vga_init_SLICE_370 \display_inst.vga_init.SLICE_370 ( 
    .D1(\column_cnt[1] ), .C1(\column_cnt[0] ), .D0(\column_cnt[0] ), 
    .C0(\display_inst.n11020 ), .B0(\column_cnt[8] ), .A0(\column_cnt[1] ), 
    .F0(\display_inst.vga_init.n5167 ), 
    .F1(\display_inst.pattern_gen_initial.n11_adj_499 ));
  display_inst_pattern_gen_initial_SLICE_372 
    \display_inst.pattern_gen_initial.SLICE_372 ( .D1(\display_inst.valid ), 
    .C1(\display_inst.pattern_gen_initial.rgb_5__N_343[0] ), 
    .D0(\display_inst.pattern_gen_initial.n6688 ), 
    .C0(\display_inst.pattern_gen_initial.n12_adj_434 ), 
    .B0(\display_inst.n13094 ), .A0(\display_inst.pattern_gen_initial.n10258 ), 
    .F0(\display_inst.pattern_gen_initial.rgb_5__N_343[0] ), 
    .F1(\display_inst.pattern_gen_initial.n10987 ));
  display_inst_vga_init_SLICE_373 \display_inst.vga_init.SLICE_373 ( 
    .D1(\display_inst.n445 ), .C1(\display_inst.n11027 ), .A1(\row_cnt[4] ), 
    .D0(\display_inst.n8285 ), .C0(\row_cnt[8] ), .B0(\row_cnt[7] ), 
    .A0(\row_cnt[6] ), .F0(\display_inst.n11027 ), 
    .F1(\display_inst.pattern_gen_initial.n402 ));
  display_inst_vga_init_SLICE_375 \display_inst.vga_init.SLICE_375 ( 
    .D1(\row_cnt[8] ), .C1(\display_inst.n111 ), .A1(\row_cnt[9] ), 
    .D0(\row_cnt[4] ), .C0(\row_cnt[3] ), .B0(\row_cnt[5] ), .A0(\row_cnt[6] ), 
    .F0(\display_inst.n111 ), .F1(\display_inst.n8281 ));
  display_inst_pattern_gen_initial_SLICE_376 
    \display_inst.pattern_gen_initial.SLICE_376 ( .D1(\display_inst.n111 ), 
    .C1(\display_inst.pattern_gen_initial.n4941 ), .B1(\display_inst.n4947 ), 
    .A1(\snake_arr[30] ), .D0(\row_cnt[5] ), .C0(\row_cnt[6] ), 
    .B0(\row_cnt[4] ), .A0(\row_cnt[3] ), 
    .F0(\display_inst.pattern_gen_initial.n4941 ), 
    .F1(\display_inst.pattern_gen_initial.n8_c ));
  display_inst_vga_init_SLICE_377 \display_inst.vga_init.SLICE_377 ( 
    .D1(\display_inst.pattern_gen_initial.n449 ), .C1(\display_inst.n8284 ), 
    .B1(\row_cnt[3] ), .A1(\display_inst.n160 ), .D0(\row_cnt[8] ), 
    .C0(\row_cnt[6] ), .B0(\row_cnt[5] ), .A0(\row_cnt[4] ), 
    .F0(\display_inst.n8284 ), .F1(\display_inst.pattern_gen_initial.n10985 ));
  display_inst_vga_init_SLICE_380 \display_inst.vga_init.SLICE_380 ( 
    .D1(\display_inst.n8289 ), .C1(\display_inst.n164 ), .B1(\row_cnt[8] ), 
    .A1(\row_cnt[3] ), .D0(\row_cnt[5] ), .C0(\row_cnt[4] ), 
    .F0(\display_inst.n164 ), .F1(\display_inst.n81 ));
  display_inst_vga_init_SLICE_381 \display_inst.vga_init.SLICE_381 ( 
    .D1(\display_inst.vga_init.n153 ), .C1(\display_inst.n23 ), 
    .B1(\row_cnt[5] ), .A1(\row_cnt[3] ), .D0(\row_cnt[0] ), .C0(\row_cnt[2] ), 
    .B0(\row_cnt[1] ), .F0(\display_inst.n23 ), 
    .F1(\display_inst.vga_init.n11898 ));
  display_inst_pattern_gen_initial_SLICE_382 
    \display_inst.pattern_gen_initial.SLICE_382 ( .D1(\display_inst.n23 ), 
    .C1(\display_inst.n4947 ), .B1(\display_inst.n6639 ), .A1(\row_cnt[3] ), 
    .D0(\row_cnt[9] ), .C0(\row_cnt[8] ), .F0(\display_inst.n4947 ), 
    .F1(\display_inst.pattern_gen_initial.n16_adj_444 ));
  display_inst_pattern_gen_initial_SLICE_386 
    \display_inst.pattern_gen_initial.SLICE_386 ( 
    .D1(\display_inst.pattern_gen_initial.n11_adj_519 ), 
    .C1(\display_inst.pattern_gen_initial.n10949 ), 
    .B1(\display_inst.pattern_gen_initial.n4829 ), .A1(\snake_arr[10] ), 
    .D0(\display_inst.pattern_gen_initial.n449 ), 
    .C0(\display_inst.pattern_gen_initial.n11436 ), .B0(\display_inst.n10947 ), 
    .A0(\snake_arr[60] ), .F0(\display_inst.pattern_gen_initial.n10949 ), 
    .F1(\display_inst.pattern_gen_initial.n16_adj_419 ));
  display_inst_vga_init_SLICE_387 \display_inst.vga_init.SLICE_387 ( 
    .D1(\display_inst.pattern_gen_initial.n53 ), .C1(\display_inst.n7519 ), 
    .B1(\display_inst.pattern_gen_initial.n10180 ), 
    .A1(\display_inst.pattern_gen_initial.n11873 ), .D0(\display_inst.n81 ), 
    .C0(\row_cnt[9] ), .B0(\row_cnt[6] ), .A0(\row_cnt[7] ), 
    .F0(\display_inst.n7519 ), .F1(\display_inst.pattern_gen_initial.n11870 ));
  display_inst_vga_init_SLICE_389 \display_inst.vga_init.SLICE_389 ( 
    .C1(\row_cnt[7] ), .A1(\row_cnt[6] ), .D0(\row_cnt[7] ), .B0(\row_cnt[6] ), 
    .F0(\display_inst.vga_init.n153 ), .F1(\display_inst.n10996 ));
  display_inst_pattern_gen_initial_SLICE_392 
    \display_inst.pattern_gen_initial.SLICE_392 ( .D1(\display_inst.n160 ), 
    .C1(\display_inst.pattern_gen_initial.n53 ), .B1(\display_inst.n8281 ), 
    .A1(\row_cnt[7] ), .D0(\row_cnt[4] ), .C0(\display_inst.n8285 ), 
    .B0(\display_inst.n5007 ), .A0(\display_inst.n4947 ), 
    .F0(\display_inst.pattern_gen_initial.n53 ), 
    .F1(\display_inst.pattern_gen_initial.n4815 ));
  display_inst_vga_init_SLICE_393 \display_inst.vga_init.SLICE_393 ( 
    .D1(\display_inst.n11007 ), .C1(\display_inst.vga_init.n142 ), 
    .B1(\display_inst.vga_init.n11898 ), .A1(\row_cnt[4] ), 
    .D0(\display_inst.n8285 ), .C0(\row_cnt[7] ), .B0(\row_cnt[6] ), 
    .A0(\row_cnt[5] ), .F0(\display_inst.vga_init.n142 ), 
    .F1(\display_inst.n4913 ));
  display_inst_pattern_gen_initial_SLICE_394 
    \display_inst.pattern_gen_initial.SLICE_394 ( 
    .D1(\display_inst.pattern_gen_initial.n11013 ), 
    .C1(\display_inst.pattern_gen_initial.n14 ), .B1(\display_inst.n4913 ), 
    .A1(\snake_arr[80] ), .D0(\display_inst.pattern_gen_initial.n4815 ), 
    .C0(\display_inst.pattern_gen_initial.n10992 ), .B0(\snake_arr[0] ), 
    .F0(\display_inst.pattern_gen_initial.n14 ), 
    .F1(\display_inst.pattern_gen_initial.n17 ));
  display_inst_vga_init_SLICE_395 \display_inst.vga_init.SLICE_395 ( 
    .D1(\row_cnt[5] ), .C1(\display_inst.n8285 ), .B1(\row_cnt[4] ), 
    .A1(\display_inst.pattern_gen_initial.n11458 ), .D0(\row_cnt[3] ), 
    .C0(\row_cnt[2] ), .F0(\display_inst.n8285 ), 
    .F1(\display_inst.pattern_gen_initial.n12_adj_434 ));
  display_inst_vga_init_SLICE_399 \display_inst.vga_init.SLICE_399 ( 
    .D1(\display_inst.n155 ), .C1(\display_inst.n127 ), .B1(\snake_arr[70] ), 
    .A1(\row_cnt[4] ), .D0(\row_cnt[0] ), .C0(\row_cnt[3] ), .B0(\row_cnt[1] ), 
    .A0(\row_cnt[2] ), .F0(\display_inst.n127 ), 
    .F1(\display_inst.pattern_gen_initial.n5_c ));
  display_inst_pattern_gen_initial_SLICE_402 
    \display_inst.pattern_gen_initial.SLICE_402 ( 
    .D1(\display_inst.pattern_gen_initial.n4941 ), 
    .C1(\display_inst.pattern_gen_initial.n10990 ), .B1(\display_inst.n98 ), 
    .A1(\display_inst.n111 ), .D0(\row_cnt[9] ), .C0(\row_cnt[8] ), 
    .B0(\row_cnt[7] ), .F0(\display_inst.pattern_gen_initial.n10990 ), 
    .F1(\display_inst.pattern_gen_initial.n10991 ));
  display_inst_pattern_gen_initial_SLICE_403 
    \display_inst.pattern_gen_initial.SLICE_403 ( 
    .D1(\display_inst.pattern_gen_initial.n424 ), 
    .C1(\display_inst.pattern_gen_initial.n10 ), .B1(\snake_arr[14] ), 
    .A1(\display_inst.pattern_gen_initial.n13 ), .D0(\snake_arr[19] ), 
    .C0(\display_inst.pattern_gen_initial.n529 ), .B0(\snake_arr[13] ), 
    .A0(\display_inst.pattern_gen_initial.n403 ), 
    .F0(\display_inst.pattern_gen_initial.n10 ), 
    .F1(\display_inst.pattern_gen_initial.n16_c ));
  display_inst_pattern_gen_initial_SLICE_404 
    \display_inst.pattern_gen_initial.SLICE_404 ( 
    .D1(\display_inst.pattern_gen_initial.n529 ), 
    .C1(\display_inst.pattern_gen_initial.n403 ), .B1(\snake_arr[73] ), 
    .A1(\snake_arr[79] ), .D0(\display_inst.pattern_gen_initial.n11896 ), 
    .C0(\display_inst.pattern_gen_initial.n7626 ), .B0(\column_cnt[8] ), 
    .A0(\column_cnt[9] ), .F0(\display_inst.pattern_gen_initial.n403 ), 
    .F1(\display_inst.pattern_gen_initial.n10_adj_369 ));
  display_inst_pattern_gen_initial_SLICE_405 
    \display_inst.pattern_gen_initial.SLICE_405 ( 
    .D1(\display_inst.pattern_gen_initial.n454 ), 
    .C1(\display_inst.pattern_gen_initial.n455 ), 
    .B1(\display_inst.pattern_gen_initial.n453 ), 
    .A1(\display_inst.pattern_gen_initial.n177 ), 
    .D0(\display_inst.pattern_gen_initial.n3038[4] ), 
    .C0(\display_inst.pattern_gen_initial.n10291 ), 
    .B0(\display_inst.pattern_gen_initial.n176 ), 
    .F0(\display_inst.pattern_gen_initial.n455 ), 
    .F1(\display_inst.pattern_gen_initial.n7309 ));
  display_inst_pattern_gen_initial_SLICE_406 
    \display_inst.pattern_gen_initial.SLICE_406 ( 
    .D1(\display_inst.pattern_gen_initial.n508[4] ), 
    .C1(\display_inst.pattern_gen_initial.n491 ), 
    .A1(\display_inst.pattern_gen_initial.n497_adj_485 ), 
    .D0(\display_inst.pattern_gen_initial.n3052[4] ), 
    .C0(\display_inst.pattern_gen_initial.n455 ), 
    .B0(\display_inst.pattern_gen_initial.n461 ), 
    .F0(\display_inst.pattern_gen_initial.n491 ), 
    .F1(\display_inst.pattern_gen_initial.n5_adj_493 ));
  display_inst_pattern_gen_initial_SLICE_407 
    \display_inst.pattern_gen_initial.SLICE_407 ( 
    .D1(\display_inst.pattern_gen_initial.n3052[6] ), 
    .C1(\display_inst.pattern_gen_initial.n453 ), 
    .A1(\display_inst.pattern_gen_initial.n461 ), 
    .D0(\display_inst.pattern_gen_initial.n3038[6] ), 
    .C0(\display_inst.pattern_gen_initial.n11412 ), 
    .B0(\display_inst.pattern_gen_initial.n10291 ), 
    .F0(\display_inst.pattern_gen_initial.n453 ), 
    .F1(\display_inst.pattern_gen_initial.n489 ));
  display_inst_pattern_gen_initial_SLICE_409 
    \display_inst.pattern_gen_initial.SLICE_409 ( 
    .D1(\display_inst.pattern_gen_initial.n445_c ), 
    .C1(\display_inst.pattern_gen_initial.n466 ), .B1(\snake_arr[15] ), 
    .A1(\snake_arr[16] ), .D0(\display_inst.pattern_gen_initial.n11002 ), 
    .C0(\display_inst.pattern_gen_initial.n11504 ), 
    .B0(\display_inst.pattern_gen_initial.n11899 ), .A0(\column_cnt[7] ), 
    .F0(\display_inst.pattern_gen_initial.n466 ), 
    .F1(\display_inst.pattern_gen_initial.n13 ));
  display_inst_pattern_gen_initial_SLICE_410 
    \display_inst.pattern_gen_initial.SLICE_410 ( 
    .D1(\display_inst.pattern_gen_initial.n466 ), 
    .C1(\display_inst.pattern_gen_initial.n445_c ), .B1(\snake_arr[76] ), 
    .A1(\snake_arr[75] ), .D0(\display_inst.pattern_gen_initial.n11014 ), 
    .C0(\display_inst.pattern_gen_initial.n7588 ), .B0(\column_cnt[6] ), 
    .A0(\column_cnt[5] ), .F0(\display_inst.pattern_gen_initial.n445_c ), 
    .F1(\display_inst.pattern_gen_initial.n13_adj_375 ));
  display_inst_pattern_gen_initial_SLICE_412 
    \display_inst.pattern_gen_initial.SLICE_412 ( 
    .D1(\display_inst.pattern_gen_initial.n3052[5] ), 
    .C1(\display_inst.pattern_gen_initial.n454 ), 
    .B1(\display_inst.pattern_gen_initial.n461 ), 
    .D0(\display_inst.pattern_gen_initial.n175 ), 
    .C0(\display_inst.pattern_gen_initial.n380 ), 
    .B0(\display_inst.pattern_gen_initial.n10291 ), 
    .A0(\display_inst.pattern_gen_initial.n3038[5] ), 
    .F0(\display_inst.pattern_gen_initial.n454 ), 
    .F1(\display_inst.pattern_gen_initial.n490_c ));
  display_inst_pattern_gen_initial_SLICE_413 
    \display_inst.pattern_gen_initial.SLICE_413 ( 
    .D1(\display_inst.pattern_gen_initial.n11 ), 
    .C1(\display_inst.pattern_gen_initial.n12 ), 
    .B1(\display_inst.pattern_gen_initial.n4829 ), 
    .A1(\display_inst.pattern_gen_initial.n16_c ), .D0(\snake_arr[11] ), 
    .C0(\display_inst.pattern_gen_initial.n361 ), .B0(\snake_arr[12] ), 
    .A0(\display_inst.pattern_gen_initial.n382 ), 
    .F0(\display_inst.pattern_gen_initial.n12 ), 
    .F1(\display_inst.pattern_gen_initial.n5055 ));
  display_inst_pattern_gen_initial_SLICE_414 
    \display_inst.pattern_gen_initial.SLICE_414 ( .D1(\snake_arr[81] ), 
    .C1(\display_inst.pattern_gen_initial.n382 ), .B1(\snake_arr[82] ), 
    .A1(\display_inst.pattern_gen_initial.n361 ), 
    .D0(\display_inst.pattern_gen_initial.n14_adj_481 ), 
    .C0(\display_inst.pattern_gen_initial.n11462 ), .B0(\column_cnt[7] ), 
    .A0(\display_inst.pattern_gen_initial.n4976 ), 
    .F0(\display_inst.pattern_gen_initial.n382 ), 
    .F1(\display_inst.pattern_gen_initial.n12_adj_403 ));
  display_inst_pattern_gen_initial_SLICE_416 
    \display_inst.pattern_gen_initial.SLICE_416 ( 
    .D1(\display_inst.pattern_gen_initial.n11442 ), 
    .C1(\display_inst.pattern_gen_initial.n3_c ), 
    .B1(\display_inst.pattern_gen_initial.n4210 ), 
    .A1(\display_inst.pattern_gen_initial.n11014 ), .D0(\column_cnt[2] ), 
    .C0(\column_cnt[4] ), .A0(\column_cnt[3] ), 
    .F0(\display_inst.pattern_gen_initial.n3_c ), 
    .F1(\display_inst.pattern_gen_initial.n424 ));
  display_inst_pattern_gen_initial_SLICE_417 
    \display_inst.pattern_gen_initial.SLICE_417 ( 
    .D1(\display_inst.pattern_gen_initial.n461 ), 
    .C1(\display_inst.pattern_gen_initial.n450 ), 
    .A1(\display_inst.pattern_gen_initial.n3052[9] ), 
    .D0(\display_inst.pattern_gen_initial.n3038[9] ), 
    .C0(\display_inst.pattern_gen_initial.n411 ), 
    .A0(\display_inst.pattern_gen_initial.n10291 ), 
    .F0(\display_inst.pattern_gen_initial.n450 ), 
    .F1(\display_inst.pattern_gen_initial.n486_c ));
  display_inst_pattern_gen_initial_SLICE_419 
    \display_inst.pattern_gen_initial.SLICE_419 ( 
    .D1(\display_inst.pattern_gen_initial.n508_2 ), 
    .C1(\display_inst.pattern_gen_initial.n487_c ), .B1(\snake_arr[77] ), 
    .A1(\snake_arr[78] ), .D0(\display_inst.pattern_gen_initial.n487_c ), 
    .C0(\display_inst.pattern_gen_initial.n508_2 ), .B0(\snake_arr[17] ), 
    .A0(\snake_arr[18] ), .F0(\display_inst.pattern_gen_initial.n11 ), 
    .F1(\display_inst.pattern_gen_initial.n11_adj_376 ));
  display_inst_pattern_gen_initial_SLICE_420 
    \display_inst.pattern_gen_initial.SLICE_420 ( 
    .D1(\display_inst.pattern_gen_initial.n508_2 ), 
    .C1(\display_inst.pattern_gen_initial.n487_c ), .B1(\snake_arr[28] ), 
    .A1(\snake_arr[27] ), .D0(\display_inst.pattern_gen_initial.n10_adj_506 ), 
    .C0(\display_inst.pattern_gen_initial.n11466 ), 
    .B0(\display_inst.pattern_gen_initial.n10964 ), 
    .A0(\display_inst.pattern_gen_initial.n4210 ), 
    .F0(\display_inst.pattern_gen_initial.n487_c ), 
    .F1(\display_inst.pattern_gen_initial.n12_adj_406 ));
  display_inst_pattern_gen_initial_SLICE_421 
    \display_inst.pattern_gen_initial.SLICE_421 ( 
    .D1(\display_inst.pattern_gen_initial.n10298 ), 
    .C1(\display_inst.pattern_gen_initial.n413_adj_364 ), 
    .B1(\display_inst.pattern_gen_initial.n2967[7] ), 
    .D0(\display_inst.pattern_gen_initial.n371_adj_363 ), 
    .C0(\display_inst.pattern_gen_initial.n3695 ), 
    .B0(\display_inst.pattern_gen_initial.n369 ), 
    .A0(\display_inst.pattern_gen_initial.n3710 ), 
    .F0(\display_inst.pattern_gen_initial.n413_adj_364 ), 
    .F1(\display_inst.pattern_gen_initial.n452_adj_445 ));
  display_inst_pattern_gen_initial_SLICE_422 
    \display_inst.pattern_gen_initial.SLICE_422 ( 
    .D1(\display_inst.pattern_gen_initial.n3710 ), 
    .C1(\display_inst.pattern_gen_initial.n369 ), 
    .D0(\display_inst.pattern_gen_initial.n327 ), 
    .C0(\display_inst.pattern_gen_initial.n226 ), 
    .B0(\display_inst.pattern_gen_initial.n278 ), 
    .A0(\display_inst.pattern_gen_initial.n225 ), 
    .F0(\display_inst.pattern_gen_initial.n369 ), 
    .F1(\display_inst.pattern_gen_initial.n411_adj_362 ));
  display_inst_pattern_gen_initial_SLICE_423 
    \display_inst.pattern_gen_initial.SLICE_423 ( 
    .D1(\display_inst.pattern_gen_initial.n172 ), 
    .C1(\display_inst.pattern_gen_initial.n171 ), 
    .B1(\display_inst.pattern_gen_initial.n173_c ), 
    .A1(\display_inst.pattern_gen_initial.n174 ), 
    .D0(\display_inst.pattern_gen_initial.n171 ), 
    .C0(\display_inst.pattern_gen_initial.n172 ), 
    .B0(\display_inst.pattern_gen_initial.n174 ), 
    .A0(\display_inst.pattern_gen_initial.n173_c ), 
    .F0(\display_inst.pattern_gen_initial.n369_adj_365 ), 
    .F1(\display_inst.pattern_gen_initial.n370 ));
  display_inst_pattern_gen_initial_SLICE_424 
    \display_inst.pattern_gen_initial.SLICE_424 ( 
    .D1(\display_inst.pattern_gen_initial.n370 ), 
    .C1(\display_inst.pattern_gen_initial.n371 ), 
    .B1(\display_inst.pattern_gen_initial.n3867 ), 
    .A1(\display_inst.pattern_gen_initial.n369_adj_365 ), 
    .D0(\display_inst.pattern_gen_initial.n171 ), 
    .C0(\display_inst.pattern_gen_initial.n172 ), 
    .B0(\display_inst.pattern_gen_initial.n174 ), 
    .A0(\display_inst.pattern_gen_initial.n173_c ), 
    .F0(\display_inst.pattern_gen_initial.n371 ), 
    .F1(\display_inst.pattern_gen_initial.n412_c ));
  display_inst_pattern_gen_initial_SLICE_428 
    \display_inst.pattern_gen_initial.SLICE_428 ( 
    .D1(\display_inst.pattern_gen_initial.n11_adj_376 ), 
    .C1(\display_inst.pattern_gen_initial.n14_adj_370 ), 
    .B1(\display_inst.pattern_gen_initial.n13_adj_375 ), 
    .A1(\display_inst.pattern_gen_initial.n12_adj_371 ), 
    .D0(\display_inst.pattern_gen_initial.n424 ), 
    .C0(\display_inst.pattern_gen_initial.n10_adj_369 ), .B0(\snake_arr[74] ), 
    .F0(\display_inst.pattern_gen_initial.n14_adj_370 ), 
    .F1(\display_inst.pattern_gen_initial.n10239 ));
  display_inst_pattern_gen_initial_SLICE_429 
    \display_inst.pattern_gen_initial.SLICE_429 ( 
    .D1(\display_inst.pattern_gen_initial.n382 ), 
    .C1(\display_inst.pattern_gen_initial.n361 ), .B1(\snake_arr[91] ), 
    .A1(\snake_arr[92] ), .D0(\display_inst.pattern_gen_initial.n361 ), 
    .C0(\display_inst.pattern_gen_initial.n382 ), .B0(\snake_arr[71] ), 
    .A0(\snake_arr[72] ), .F0(\display_inst.pattern_gen_initial.n12_adj_371 ), 
    .F1(\display_inst.pattern_gen_initial.n12_adj_412 ));
  display_inst_pattern_gen_initial_SLICE_434 
    \display_inst.pattern_gen_initial.SLICE_434 ( 
    .D1(\display_inst.pattern_gen_initial.n487_c ), 
    .C1(\display_inst.pattern_gen_initial.n508_2 ), .B1(\snake_arr[7] ), 
    .A1(\snake_arr[8] ), .D0(\display_inst.pattern_gen_initial.n10964 ), 
    .C0(\display_inst.pattern_gen_initial.n18_adj_505 ), .A0(\column_cnt[6] ), 
    .F0(\display_inst.pattern_gen_initial.n508_2 ), 
    .F1(\display_inst.pattern_gen_initial.n12_adj_395 ));
  display_inst_pattern_gen_initial_SLICE_435 
    \display_inst.pattern_gen_initial.SLICE_435 ( 
    .D1(\display_inst.pattern_gen_initial.n424 ), 
    .C1(\display_inst.pattern_gen_initial.n10_adj_377 ), .A1(\snake_arr[64] ), 
    .D0(\display_inst.pattern_gen_initial.n529 ), 
    .C0(\display_inst.pattern_gen_initial.n403 ), .B0(\snake_arr[63] ), 
    .A0(\snake_arr[69] ), .F0(\display_inst.pattern_gen_initial.n10_adj_377 ), 
    .F1(\display_inst.pattern_gen_initial.n14_adj_380 ));
  display_inst_pattern_gen_initial_SLICE_437 
    \display_inst.pattern_gen_initial.SLICE_437 ( 
    .D1(\display_inst.pattern_gen_initial.n508_2 ), 
    .C1(\display_inst.pattern_gen_initial.n487_c ), .B1(\snake_arr[87] ), 
    .A1(\snake_arr[88] ), .D0(\display_inst.pattern_gen_initial.n487_c ), 
    .C0(\display_inst.pattern_gen_initial.n508_2 ), .B0(\snake_arr[67] ), 
    .A0(\snake_arr[68] ), .F0(\display_inst.pattern_gen_initial.n12_adj_381 ), 
    .F1(\display_inst.pattern_gen_initial.n11_adj_401 ));
  display_inst_pattern_gen_initial_SLICE_438 
    \display_inst.pattern_gen_initial.SLICE_438 ( 
    .D1(\display_inst.pattern_gen_initial.n12_adj_381 ), 
    .C1(\display_inst.pattern_gen_initial.n11_adj_383 ), 
    .B1(\display_inst.pattern_gen_initial.n13_adj_382 ), 
    .A1(\display_inst.pattern_gen_initial.n14_adj_380 ), 
    .D0(\display_inst.pattern_gen_initial.n382 ), .C0(\snake_arr[62] ), 
    .B0(\display_inst.pattern_gen_initial.n361 ), .A0(\snake_arr[61] ), 
    .F0(\display_inst.pattern_gen_initial.n11_adj_383 ), 
    .F1(\display_inst.pattern_gen_initial.n10214 ));
  display_inst_pattern_gen_initial_SLICE_439 
    \display_inst.pattern_gen_initial.SLICE_439 ( 
    .D1(\display_inst.pattern_gen_initial.n13_adj_390 ), 
    .C1(\display_inst.pattern_gen_initial.n10_adj_386 ), .B1(\snake_arr[44] ), 
    .A1(\display_inst.pattern_gen_initial.n424 ), 
    .D0(\display_inst.pattern_gen_initial.n403 ), 
    .C0(\display_inst.pattern_gen_initial.n529 ), .B0(\snake_arr[49] ), 
    .A0(\snake_arr[43] ), .F0(\display_inst.pattern_gen_initial.n10_adj_386 ), 
    .F1(\display_inst.pattern_gen_initial.n16_adj_432 ));
  display_inst_pattern_gen_initial_SLICE_442 
    \display_inst.pattern_gen_initial.SLICE_442 ( 
    .D1(\display_inst.pattern_gen_initial.n16_adj_398 ), 
    .C1(\display_inst.pattern_gen_initial.n11_adj_399 ), 
    .B1(\display_inst.pattern_gen_initial.n12_adj_395 ), 
    .A1(\display_inst.pattern_gen_initial.n4815 ), 
    .D0(\display_inst.pattern_gen_initial.n382 ), 
    .C0(\display_inst.pattern_gen_initial.n361 ), .B0(\snake_arr[1] ), 
    .A0(\snake_arr[2] ), .F0(\display_inst.pattern_gen_initial.n11_adj_399 ), 
    .F1(\display_inst.pattern_gen_initial.n5058 ));
  display_inst_pattern_gen_initial_SLICE_443 
    \display_inst.pattern_gen_initial.SLICE_443 ( 
    .D1(\display_inst.pattern_gen_initial.n13_adj_396 ), 
    .C1(\display_inst.pattern_gen_initial.n10_adj_397 ), .B1(\snake_arr[4] ), 
    .A1(\display_inst.pattern_gen_initial.n424 ), 
    .D0(\display_inst.pattern_gen_initial.n403 ), 
    .C0(\display_inst.pattern_gen_initial.n529 ), .B0(\snake_arr[3] ), 
    .A0(\snake_arr[9] ), .F0(\display_inst.pattern_gen_initial.n10_adj_397 ), 
    .F1(\display_inst.pattern_gen_initial.n16_adj_398 ));
  display_inst_pattern_gen_initial_SLICE_444 
    \display_inst.pattern_gen_initial.SLICE_444 ( 
    .D1(\display_inst.pattern_gen_initial.n466 ), 
    .C1(\display_inst.pattern_gen_initial.n445_c ), .B1(\snake_arr[96] ), 
    .A1(\snake_arr[95] ), .D0(\display_inst.pattern_gen_initial.n445_c ), 
    .C0(\display_inst.pattern_gen_initial.n466 ), .B0(\snake_arr[5] ), 
    .A0(\snake_arr[6] ), .F0(\display_inst.pattern_gen_initial.n13_adj_396 ), 
    .F1(\display_inst.pattern_gen_initial.n13_adj_411 ));
  display_inst_pattern_gen_initial_SLICE_445 
    \display_inst.pattern_gen_initial.SLICE_445 ( 
    .D1(\display_inst.pattern_gen_initial.n5058 ), 
    .C1(\display_inst.pattern_gen_initial.n5034 ), 
    .B1(\display_inst.pattern_gen_initial.n5052 ), 
    .A1(\display_inst.pattern_gen_initial.n5049 ), 
    .D0(\display_inst.pattern_gen_initial.n16_adj_402 ), 
    .C0(\display_inst.pattern_gen_initial.n12_adj_403 ), 
    .B0(\display_inst.n4913 ), 
    .A0(\display_inst.pattern_gen_initial.n11_adj_401 ), 
    .F0(\display_inst.pattern_gen_initial.n5034 ), 
    .F1(\display_inst.pattern_gen_initial.n16_adj_417 ));
  display_inst_pattern_gen_initial_SLICE_447 
    \display_inst.pattern_gen_initial.SLICE_447 ( 
    .D1(\display_inst.pattern_gen_initial.n12_adj_406 ), 
    .C1(\display_inst.pattern_gen_initial.n11_adj_404 ), 
    .B1(\display_inst.pattern_gen_initial.n4844 ), 
    .A1(\display_inst.pattern_gen_initial.n16_adj_405 ), 
    .D0(\display_inst.pattern_gen_initial.n382 ), 
    .C0(\display_inst.pattern_gen_initial.n361 ), .B0(\snake_arr[21] ), 
    .A0(\snake_arr[22] ), .F0(\display_inst.pattern_gen_initial.n11_adj_404 ), 
    .F1(\display_inst.pattern_gen_initial.n5052 ));
  display_inst_pattern_gen_initial_SLICE_449 
    \display_inst.pattern_gen_initial.SLICE_449 ( 
    .D1(\display_inst.pattern_gen_initial.n16_adj_408 ), 
    .C1(\display_inst.pattern_gen_initial.n12_adj_409 ), 
    .B1(\display_inst.pattern_gen_initial.n11_adj_407 ), 
    .A1(\display_inst.pattern_gen_initial.n10991 ), 
    .D0(\display_inst.pattern_gen_initial.n382 ), 
    .C0(\display_inst.pattern_gen_initial.n361 ), .B0(\snake_arr[31] ), 
    .A0(\snake_arr[32] ), .F0(\display_inst.pattern_gen_initial.n12_adj_409 ), 
    .F1(\display_inst.pattern_gen_initial.n5049 ));
  display_inst_pattern_gen_initial_SLICE_451 
    \display_inst.pattern_gen_initial.SLICE_451 ( 
    .D1(\display_inst.pattern_gen_initial.n4924 ), 
    .C1(\display_inst.pattern_gen_initial.n10248 ), 
    .B1(\display_inst.pattern_gen_initial.n5043 ), 
    .A1(\display_inst.pattern_gen_initial.n16_adj_417 ), 
    .D0(\display_inst.pattern_gen_initial.n12_adj_412 ), 
    .C0(\display_inst.pattern_gen_initial.n14_adj_413 ), 
    .B0(\display_inst.pattern_gen_initial.n13_adj_411 ), 
    .A0(\display_inst.pattern_gen_initial.n11_adj_410 ), 
    .F0(\display_inst.pattern_gen_initial.n10248 ), 
    .F1(\display_inst.pattern_gen_initial.n18_adj_426 ));
  display_inst_pattern_gen_initial_SLICE_452 
    \display_inst.pattern_gen_initial.SLICE_452 ( 
    .D1(\display_inst.pattern_gen_initial.n508_2 ), 
    .C1(\display_inst.pattern_gen_initial.n487_c ), .B1(\snake_arr[58] ), 
    .A1(\snake_arr[57] ), .D0(\display_inst.pattern_gen_initial.n487_c ), 
    .C0(\display_inst.pattern_gen_initial.n508_2 ), .B0(\snake_arr[97] ), 
    .A0(\snake_arr[98] ), .F0(\display_inst.pattern_gen_initial.n11_adj_410 ), 
    .F1(\display_inst.pattern_gen_initial.n11_adj_414 ));
  display_inst_pattern_gen_initial_SLICE_453 
    \display_inst.pattern_gen_initial.SLICE_453 ( 
    .D1(\display_inst.pattern_gen_initial.n16_adj_415 ), 
    .C1(\display_inst.pattern_gen_initial.n12_adj_416 ), 
    .B1(\display_inst.pattern_gen_initial.n11_adj_414 ), 
    .A1(\display_inst.pattern_gen_initial.n4877 ), 
    .D0(\display_inst.pattern_gen_initial.n361 ), 
    .C0(\display_inst.pattern_gen_initial.n382 ), .B0(\snake_arr[52] ), 
    .A0(\snake_arr[51] ), .F0(\display_inst.pattern_gen_initial.n12_adj_416 ), 
    .F1(\display_inst.pattern_gen_initial.n5043 ));
  display_inst_pattern_gen_initial_SLICE_457 
    \display_inst.pattern_gen_initial.SLICE_457 ( 
    .D1(\display_inst.pattern_gen_initial.n16_adj_419 ), 
    .C1(\display_inst.pattern_gen_initial.n10669 ), 
    .B1(\display_inst.pattern_gen_initial.n4877 ), .A1(\snake_arr[50] ), 
    .D0(\display_inst.n8289 ), .C0(\display_inst.pattern_gen_initial.n8_c ), 
    .B0(\row_cnt[7] ), .A0(\row_cnt[6] ), 
    .F0(\display_inst.pattern_gen_initial.n10669 ), 
    .F1(\display_inst.pattern_gen_initial.n18 ));
  display_inst_pattern_gen_initial_SLICE_459 
    \display_inst.pattern_gen_initial.SLICE_459 ( 
    .D1(\display_inst.pattern_gen_initial.n4976 ), 
    .C1(\display_inst.pattern_gen_initial.n7507 ), 
    .B1(\display_inst.pattern_gen_initial.n4210 ), .A1(\column_cnt[7] ), 
    .D0(\display_inst.pattern_gen_initial.n8_adj_504 ), .C0(\column_cnt[1] ), 
    .B0(\column_cnt[0] ), .A0(\column_cnt[4] ), 
    .F0(\display_inst.pattern_gen_initial.n7507 ), 
    .F1(\display_inst.pattern_gen_initial.n11482 ));
  display_inst_pattern_gen_initial_SLICE_460 
    \display_inst.pattern_gen_initial.SLICE_460 ( .D1(\column_cnt[4] ), 
    .C1(\display_inst.pattern_gen_initial.n4210 ), .B1(\column_cnt[3] ), 
    .A1(\display_inst.pattern_gen_initial.n7354 ), .D0(\column_cnt[6] ), 
    .C0(\column_cnt[5] ), .F0(\display_inst.pattern_gen_initial.n4210 ), 
    .F1(\display_inst.pattern_gen_initial.n11504 ));
  display_inst_pattern_gen_initial_SLICE_462 
    \display_inst.pattern_gen_initial.SLICE_462 ( 
    .D0(\display_inst.pattern_gen_initial.n10354 ), 
    .C0(\display_inst.pattern_gen_initial.n5055 ), 
    .B0(\display_inst.pattern_gen_initial.n14_adj_423 ), 
    .A0(\display_inst.pattern_gen_initial.n18_adj_426 ), 
    .F0(\display_inst.pattern_gen_initial.n10258 ));
  display_inst_pattern_gen_initial_SLICE_463 
    \display_inst.pattern_gen_initial.SLICE_463 ( 
    .D0(\display_inst.pattern_gen_initial.n51 ), 
    .C0(\display_inst.pattern_gen_initial.n18 ), 
    .B0(\display_inst.pattern_gen_initial.n17 ), 
    .A0(\display_inst.pattern_gen_initial.n11482 ), 
    .F0(\display_inst.pattern_gen_initial.n10354 ));
  display_inst_pattern_gen_initial_SLICE_464 
    \display_inst.pattern_gen_initial.SLICE_464 ( 
    .D1(\display_inst.pattern_gen_initial.n7578 ), 
    .C1(\display_inst.pattern_gen_initial.n51 ), 
    .D0(\display_inst.pattern_gen_initial.n8_adj_504 ), 
    .C0(\display_inst.pattern_gen_initial.n7209 ), 
    .B0(\display_inst.pattern_gen_initial.n5015 ), .A0(\column_cnt[4] ), 
    .F0(\display_inst.pattern_gen_initial.n51 ), 
    .F1(\display_inst.pattern_gen_initial.n4809 ));
  display_inst_pattern_gen_initial_SLICE_465 
    \display_inst.pattern_gen_initial.SLICE_465 ( 
    .D1(\display_inst.pattern_gen_initial.n11_adj_433 ), 
    .C1(\display_inst.pattern_gen_initial.n12_adj_429 ), 
    .B1(\display_inst.n4947 ), 
    .A1(\display_inst.pattern_gen_initial.n16_adj_432 ), .D0(\snake_arr[42] ), 
    .C0(\snake_arr[41] ), .B0(\display_inst.pattern_gen_initial.n361 ), 
    .A0(\display_inst.pattern_gen_initial.n382 ), 
    .F0(\display_inst.pattern_gen_initial.n12_adj_429 ), 
    .F1(\display_inst.pattern_gen_initial.n6688 ));
  display_inst_pattern_gen_initial_SLICE_468 
    \display_inst.pattern_gen_initial.SLICE_468 ( 
    .D1(\display_inst.pattern_gen_initial.rgb_5__N_343[0] ), 
    .C1(\display_inst.valid ), .D0(\row_cnt[0] ), .C0(\row_cnt[3] ), 
    .B0(\row_cnt[2] ), .A0(\row_cnt[1] ), 
    .F0(\display_inst.pattern_gen_initial.n11458 ), .F1(rgb_c_0));
  display_inst_pattern_gen_initial_SLICE_469 
    \display_inst.pattern_gen_initial.SLICE_469 ( 
    .D1(\display_inst.pattern_gen_initial.rgb_5__N_343[0] ), 
    .C1(\display_inst.pattern_gen_initial.n10952 ), .B1(\display_inst.valid ), 
    .D0(\display_inst.pattern_gen_initial.n204 ), .C0(\display_inst.n321 ), 
    .B0(\apple[2] ), .F0(\display_inst.pattern_gen_initial.n10952 ), 
    .F1(rgb_c_5));
  display_inst_pattern_gen_initial_SLICE_473 
    \display_inst.pattern_gen_initial.SLICE_473 ( 
    .D1(\display_inst.pattern_gen_initial.n2917[5] ), 
    .C1(\display_inst.pattern_gen_initial.n454_adj_452 ), 
    .B1(\display_inst.pattern_gen_initial.n461_adj_454 ), 
    .D0(\display_inst.pattern_gen_initial.n10298 ), 
    .C0(\display_inst.pattern_gen_initial.n2967[5] ), 
    .B0(\display_inst.pattern_gen_initial.n4657 ), 
    .F0(\display_inst.pattern_gen_initial.n454_adj_452 ), 
    .F1(\display_inst.n490 ));
  display_inst_pattern_gen_initial_SLICE_477 
    \display_inst.pattern_gen_initial.SLICE_477 ( 
    .D1(\display_inst.pattern_gen_initial.n461_adj_454 ), 
    .C1(\display_inst.pattern_gen_initial.n450_adj_436 ), 
    .A1(\display_inst.pattern_gen_initial.n2917[9] ), 
    .D0(\display_inst.pattern_gen_initial.n3710 ), 
    .C0(\display_inst.pattern_gen_initial.n10298 ), 
    .B0(\display_inst.pattern_gen_initial.n2967[9] ), 
    .A0(\display_inst.pattern_gen_initial.n369 ), 
    .F0(\display_inst.pattern_gen_initial.n450_adj_436 ), 
    .F1(\display_inst.n486 ));
  display_inst_pattern_gen_initial_SLICE_479 
    \display_inst.pattern_gen_initial.SLICE_479 ( 
    .D1(\display_inst.pattern_gen_initial.n280 ), 
    .C1(\display_inst.pattern_gen_initial.n10252 ), 
    .D0(\display_inst.pattern_gen_initial.n327 ), 
    .C0(\display_inst.pattern_gen_initial.n226 ), 
    .B0(\display_inst.pattern_gen_initial.n225 ), 
    .A0(\display_inst.pattern_gen_initial.n278 ), 
    .F0(\display_inst.pattern_gen_initial.n10252 ), 
    .F1(\display_inst.pattern_gen_initial.n3695 ));
  display_inst_pattern_gen_initial_SLICE_482 
    \display_inst.pattern_gen_initial.SLICE_482 ( 
    .D0(\display_inst.pattern_gen_initial.n204 ), 
    .C0(\display_inst.pattern_gen_initial.n10987 ), .B0(\apple[2] ), 
    .A0(\display_inst.n321 ), .F0(rgb_c_4));
  display_inst_pattern_gen_initial_SLICE_485 
    \display_inst.pattern_gen_initial.SLICE_485 ( 
    .D1(\display_inst.pattern_gen_initial.n461 ), 
    .C1(\display_inst.pattern_gen_initial.n451 ), 
    .A1(\display_inst.pattern_gen_initial.n3052[8] ), 
    .D0(\display_inst.pattern_gen_initial.n3038[8] ), 
    .C0(\display_inst.pattern_gen_initial.n412_c ), 
    .B0(\display_inst.pattern_gen_initial.n10291 ), 
    .F0(\display_inst.pattern_gen_initial.n451 ), 
    .F1(\display_inst.pattern_gen_initial.n487_adj_374 ));
  display_inst_pattern_gen_initial_SLICE_489 
    \display_inst.pattern_gen_initial.SLICE_489 ( 
    .D1(\display_inst.pattern_gen_initial.n7218 ), 
    .C1(\display_inst.pattern_gen_initial.n7354 ), .B1(\column_cnt[4] ), 
    .A1(\column_cnt[3] ), .D0(\column_cnt[2] ), .C0(\column_cnt[1] ), 
    .B0(\column_cnt[0] ), .F0(\display_inst.pattern_gen_initial.n7354 ), 
    .F1(\display_inst.pattern_gen_initial.n11462 ));
  display_inst_pattern_gen_initial_SLICE_491 
    \display_inst.pattern_gen_initial.SLICE_491 ( .D1(\column_cnt[3] ), 
    .C1(\display_inst.pattern_gen_initial.n7536 ), .B1(\column_cnt[4] ), 
    .A1(\display_inst.pattern_gen_initial.n4937 ), .D0(\column_cnt[1] ), 
    .C0(\column_cnt[2] ), .B0(\column_cnt[0] ), 
    .F0(\display_inst.pattern_gen_initial.n7536 ), 
    .F1(\display_inst.pattern_gen_initial.n7626 ));
  display_inst_pattern_gen_initial_SLICE_495 
    \display_inst.pattern_gen_initial.SLICE_495 ( .D1(\column_cnt[1] ), 
    .C1(\display_inst.pattern_gen_initial.n4_c ), .A1(\column_cnt[0] ), 
    .D0(\column_cnt[2] ), .C0(\column_cnt[3] ), .B0(\column_cnt[4] ), 
    .F0(\display_inst.pattern_gen_initial.n4_c ), 
    .F1(\display_inst.pattern_gen_initial.n7517 ));
  display_inst_pattern_gen_initial_SLICE_497 
    \display_inst.pattern_gen_initial.SLICE_497 ( 
    .D1(\display_inst.pattern_gen_initial.n5001 ), 
    .C1(\display_inst.pattern_gen_initial.n4354 ), .B1(\column_cnt[0] ), 
    .A1(\column_cnt[6] ), .D0(\column_cnt[2] ), .C0(\column_cnt[1] ), 
    .A0(\column_cnt[3] ), .F0(\display_inst.pattern_gen_initial.n4354 ), 
    .F1(\display_inst.pattern_gen_initial.n11442 ));
  display_inst_pattern_gen_initial_SLICE_499 
    \display_inst.pattern_gen_initial.SLICE_499 ( 
    .DI1(\display_inst.vga_init.VSYNC_N_341 ), .D1(\display_inst.n162 ), 
    .C1(\display_inst.vga_init.n85 ), .A1(\row_cnt[9] ), .D0(\column_cnt[4] ), 
    .B0(\column_cnt[3] ), .LSR(\display_inst.vga_init.VSYNC_N_342 ), 
    .CLK(\display_inst.clk ), .Q1(VSYNC_c), 
    .F0(\display_inst.pattern_gen_initial.n10_adj_468 ), 
    .F1(\display_inst.vga_init.VSYNC_N_341 ));
  display_inst_pattern_gen_initial_SLICE_500 
    \display_inst.pattern_gen_initial.SLICE_500 ( 
    .D1(\display_inst.pattern_gen_initial.n7209 ), 
    .C1(\display_inst.pattern_gen_initial.n5015 ), 
    .B1(\display_inst.pattern_gen_initial.n10_adj_468 ), .A1(\column_cnt[2] ), 
    .D0(\column_cnt[9] ), .C0(\column_cnt[8] ), .B0(\column_cnt[7] ), 
    .F0(\display_inst.pattern_gen_initial.n5015 ), 
    .F1(\display_inst.pattern_gen_initial.n4985 ));
  display_inst_pattern_gen_initial_SLICE_503 
    \display_inst.pattern_gen_initial.SLICE_503 ( 
    .D0(\display_inst.pattern_gen_initial.n2917[8] ), 
    .C0(\display_inst.pattern_gen_initial.n451_adj_435 ), 
    .A0(\display_inst.pattern_gen_initial.n461_adj_454 ), 
    .F0(\display_inst.n487 ));
  display_inst_pattern_gen_initial_SLICE_505 
    \display_inst.pattern_gen_initial.SLICE_505 ( .D1(\display_inst.n490 ), 
    .C1(\display_inst.pattern_gen_initial.n7528 ), 
    .B1(\display_inst.pattern_gen_initial.n491_adj_469 ), 
    .A1(\display_inst.pattern_gen_initial.n489_adj_471 ), 
    .D0(\display_inst.pattern_gen_initial.n2917[3] ), 
    .C0(\display_inst.pattern_gen_initial.n461_adj_454 ), 
    .B0(\display_inst.pattern_gen_initial.n283 ), 
    .A0(\display_inst.pattern_gen_initial.n282 ), 
    .F0(\display_inst.pattern_gen_initial.n7528 ), 
    .F1(\display_inst.pattern_gen_initial.n6_adj_480 ));
  display_inst_pattern_gen_initial_SLICE_507 
    \display_inst.pattern_gen_initial.SLICE_507 ( .D1(\column_cnt[2] ), 
    .C1(\display_inst.pattern_gen_initial.n7499 ), .B1(\column_cnt[4] ), 
    .A1(\column_cnt[3] ), .D0(\column_cnt[1] ), .C0(\column_cnt[0] ), 
    .F0(\display_inst.pattern_gen_initial.n7499 ), 
    .F1(\display_inst.pattern_gen_initial.n7588 ));
  display_inst_pattern_gen_initial_SLICE_509 
    \display_inst.pattern_gen_initial.SLICE_509 ( .D1(\column_cnt[3] ), 
    .C1(\display_inst.pattern_gen_initial.n7209 ), .B1(\column_cnt[4] ), 
    .A1(\column_cnt[2] ), .D0(\column_cnt[6] ), .C0(\column_cnt[5] ), 
    .F0(\display_inst.pattern_gen_initial.n7209 ), 
    .F1(\display_inst.pattern_gen_initial.n11899 ));
  display_inst_pattern_gen_initial_SLICE_511 
    \display_inst.pattern_gen_initial.SLICE_511 ( 
    .D1(\display_inst.pattern_gen_initial.n7536 ), 
    .C1(\display_inst.pattern_gen_initial.n5001 ), .B1(\column_cnt[6] ), 
    .A1(\column_cnt[3] ), .D0(\column_cnt[5] ), .B0(\column_cnt[4] ), 
    .F0(\display_inst.pattern_gen_initial.n5001 ), 
    .F1(\display_inst.pattern_gen_initial.n11466 ));
  display_inst_pattern_gen_initial_SLICE_514 
    \display_inst.pattern_gen_initial.SLICE_514 ( 
    .D1(\display_inst.pattern_gen_initial.n4210 ), 
    .C1(\display_inst.pattern_gen_initial.n7229 ), .B1(\column_cnt[9] ), 
    .A1(\column_cnt[7] ), .D0(\column_cnt[2] ), .C0(\column_cnt[4] ), 
    .B0(\column_cnt[3] ), .F0(\display_inst.pattern_gen_initial.n7229 ), 
    .F1(\display_inst.n11020 ));
  display_inst_pattern_gen_initial_SLICE_515 
    \display_inst.pattern_gen_initial.SLICE_515 ( 
    .D1(\display_inst.pattern_gen_initial.n7499 ), 
    .C1(\display_inst.pattern_gen_initial.n8_adj_504 ), .B1(\column_cnt[4] ), 
    .A1(\column_cnt[5] ), .D0(\column_cnt[2] ), .C0(\column_cnt[3] ), 
    .F0(\display_inst.pattern_gen_initial.n8_adj_504 ), 
    .F1(\display_inst.pattern_gen_initial.n18_adj_505 ));
  display_inst_pattern_gen_initial_SLICE_517 
    \display_inst.pattern_gen_initial.SLICE_517 ( .D1(\column_cnt[5] ), 
    .C1(\column_cnt[7] ), .A1(\column_cnt[6] ), .D0(\column_cnt[7] ), 
    .C0(\column_cnt[5] ), .B0(\column_cnt[6] ), 
    .F0(\display_inst.pattern_gen_initial.n7218 ), 
    .F1(\display_inst.pattern_gen_initial.n4937 ));
  display_inst_pattern_gen_initial_SLICE_519 
    \display_inst.pattern_gen_initial.SLICE_519 ( 
    .D1(\display_inst.pattern_gen_initial.n13_adj_509 ), 
    .C1(\display_inst.pattern_gen_initial.n10_adj_508 ), 
    .B1(\display_inst.pattern_gen_initial.n424 ), .A1(\snake_arr[84] ), 
    .D0(\display_inst.pattern_gen_initial.n403 ), 
    .C0(\display_inst.pattern_gen_initial.n529 ), .B0(\snake_arr[83] ), 
    .A0(\snake_arr[89] ), .F0(\display_inst.pattern_gen_initial.n10_adj_508 ), 
    .F1(\display_inst.pattern_gen_initial.n16_adj_402 ));
  display_inst_pattern_gen_initial_SLICE_521 
    \display_inst.pattern_gen_initial.SLICE_521 ( 
    .D1(\display_inst.pattern_gen_initial.n13_adj_511 ), 
    .C1(\display_inst.pattern_gen_initial.n10_adj_510 ), 
    .B1(\display_inst.pattern_gen_initial.n424 ), .A1(\snake_arr[24] ), 
    .D0(\display_inst.pattern_gen_initial.n403 ), .C0(\snake_arr[29] ), 
    .B0(\display_inst.pattern_gen_initial.n529 ), .A0(\snake_arr[23] ), 
    .F0(\display_inst.pattern_gen_initial.n10_adj_510 ), 
    .F1(\display_inst.pattern_gen_initial.n16_adj_405 ));
  display_inst_pattern_gen_initial_SLICE_523 
    \display_inst.pattern_gen_initial.SLICE_523 ( 
    .D1(\display_inst.pattern_gen_initial.n13_adj_513 ), 
    .C1(\display_inst.pattern_gen_initial.n10_adj_512 ), 
    .B1(\display_inst.pattern_gen_initial.n424 ), .A1(\snake_arr[34] ), 
    .D0(\display_inst.pattern_gen_initial.n403 ), 
    .C0(\display_inst.pattern_gen_initial.n529 ), .B0(\snake_arr[39] ), 
    .A0(\snake_arr[33] ), .F0(\display_inst.pattern_gen_initial.n10_adj_512 ), 
    .F1(\display_inst.pattern_gen_initial.n16_adj_408 ));
  display_inst_pattern_gen_initial_SLICE_525 
    \display_inst.pattern_gen_initial.SLICE_525 ( 
    .D1(\display_inst.pattern_gen_initial.n424 ), 
    .C1(\display_inst.pattern_gen_initial.n10_adj_515 ), .B1(\snake_arr[94] ), 
    .D0(\display_inst.pattern_gen_initial.n403 ), 
    .C0(\display_inst.pattern_gen_initial.n529 ), .B0(\snake_arr[99] ), 
    .A0(\snake_arr[93] ), .F0(\display_inst.pattern_gen_initial.n10_adj_515 ), 
    .F1(\display_inst.pattern_gen_initial.n14_adj_413 ));
  display_inst_pattern_gen_initial_SLICE_527 
    \display_inst.pattern_gen_initial.SLICE_527 ( 
    .D1(\display_inst.pattern_gen_initial.n13_adj_517 ), 
    .C1(\display_inst.pattern_gen_initial.n10_adj_516 ), .B1(\snake_arr[54] ), 
    .A1(\display_inst.pattern_gen_initial.n424 ), 
    .D0(\display_inst.pattern_gen_initial.n403 ), 
    .C0(\display_inst.pattern_gen_initial.n529 ), .B0(\snake_arr[59] ), 
    .A0(\snake_arr[53] ), .F0(\display_inst.pattern_gen_initial.n10_adj_516 ), 
    .F1(\display_inst.pattern_gen_initial.n16_adj_415 ));
  NES_inst_SLICE_529 \NES_inst.SLICE_529 ( .D1(\NES_inst.n4991 ), 
    .C1(\NES_inst.n10 ), .A1(\NES_inst.NEScount[4] ), 
    .D0(\NES_inst.NEScount[3] ), .C0(\NES_inst.NEScount[5] ), 
    .B0(\NES_inst.NEScount[6] ), .A0(\NES_inst.NEScount[7] ), 
    .F0(\NES_inst.n10 ), .F1(latch_c));
  NES_inst_SLICE_533 \NES_inst.SLICE_533 ( .D1(\NES_inst.NEScount[0] ), 
    .C1(\NES_inst.n5024 ), .B1(\NES_inst.NEScount[2] ), 
    .A1(\NES_inst.NEScount[1] ), .D0(\NES_inst.NEScount[8] ), 
    .C0(\NES_inst.NEScount[9] ), .B0(\NES_inst.NEScount[10] ), 
    .A0(\NES_inst.NEScount[11] ), .F0(\NES_inst.n5024 ), .F1(\NES_inst.n4991 ));
  NES_inst_SLICE_534 \NES_inst.SLICE_534 ( .D0(\NES_inst.n11017 ), 
    .C0(\NES_inst.NEScount[3] ), .B0(\NES_inst.NESclk ), .A0(\NES_inst.n5024 ), 
    .F0(continCLK_c));
  NES_inst_SLICE_535 \NES_inst.SLICE_535 ( .C1(\NES_inst.n11017 ), 
    .B1(\NES_inst.n5024 ), .D0(\NES_inst.NEScount[4] ), 
    .C0(\NES_inst.NEScount[5] ), .B0(\NES_inst.NEScount[6] ), 
    .A0(\NES_inst.NEScount[7] ), .F0(\NES_inst.n11017 ), 
    .F1(\NES_inst.output_7__N_34 ));
  board_inst_snakePos_inst_SLICE_537 \board_inst.snakePos_inst.SLICE_537 ( 
    .D0(\board_inst.snakePos_inst.slow_test_counter[4] ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[3] ), 
    .B0(\board_inst.snakePos_inst.slow_test_counter[6] ), 
    .A0(\board_inst.snakePos_inst.slow_test_counter[5] ), .F0(n12_adj_697));
  board_inst_snakePos_inst_SLICE_538 \board_inst.snakePos_inst.SLICE_538 ( 
    .D1(\board_inst.snakePos_inst.slow_test_counter[4] ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[6] ), 
    .B1(\board_inst.snakePos_inst.slow_test_counter[3] ), 
    .A1(\board_inst.snakePos_inst.slow_test_counter[5] ), 
    .D0(\board_inst.snakePos_inst.slow_test_counter[6] ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[4] ), 
    .B0(\board_inst.snakePos_inst.slow_test_counter[5] ), 
    .A0(\board_inst.snakePos_inst.slow_test_counter[3] ), .F0(n12_adj_678), 
    .F1(n12_adj_677));
  board_inst_snakePos_inst_SLICE_540 \board_inst.snakePos_inst.SLICE_540 ( 
    .D1(\board_inst.snakePos_inst.slow_test_counter[4] ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[6] ), 
    .B1(\board_inst.snakePos_inst.slow_test_counter[3] ), 
    .A1(\board_inst.snakePos_inst.slow_test_counter[5] ), 
    .D0(\board_inst.snakePos_inst.slow_test_counter[6] ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[4] ), 
    .B0(\board_inst.snakePos_inst.slow_test_counter[5] ), 
    .A0(\board_inst.snakePos_inst.slow_test_counter[3] ), .F0(n12_adj_700), 
    .F1(n12));
  display_inst_vga_init_SLICE_542 \display_inst.vga_init.SLICE_542 ( 
    .D1(\row_cnt[9] ), .C1(\row_cnt[8] ), .D0(\row_cnt[5] ), .C0(\row_cnt[9] ), 
    .B0(\row_cnt[8] ), .A0(\row_cnt[6] ), .F0(\display_inst.n6610 ), 
    .F1(\display_inst.n11007 ));
  board_inst_snakePos_inst_SLICE_543 \board_inst.snakePos_inst.SLICE_543 ( 
    .D1(\board_inst.snakePos_inst.slow_test_counter[0] ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[2] ), 
    .B1(\board_inst.snakePos_inst.slow_test_counter[1] ), 
    .D0(\board_inst.snakePos_inst.slow_test_counter[2] ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[0] ), 
    .A0(\board_inst.snakePos_inst.slow_test_counter[1] ), .F0(n9_adj_680), 
    .F1(n9));
  board_inst_snakePos_inst_SLICE_545 \board_inst.snakePos_inst.SLICE_545 ( 
    .D1(\board_inst.snakePos_inst.slow_test_counter[0] ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[2] ), 
    .B1(\board_inst.snakePos_inst.slow_test_counter[1] ), 
    .D0(\board_inst.snakePos_inst.slow_test_counter[2] ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[0] ), 
    .A0(\board_inst.snakePos_inst.slow_test_counter[1] ), .F0(n9_adj_701), 
    .F1(n9_adj_669));
  board_inst_snakePos_inst_SLICE_547 \board_inst.snakePos_inst.SLICE_547 ( 
    .D1(\board_inst.snakePos_inst.slow_test_counter[0] ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[2] ), 
    .B1(\board_inst.snakePos_inst.slow_test_counter[1] ), 
    .D0(\board_inst.snakePos_inst.slow_test_counter[2] ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[0] ), 
    .A0(\board_inst.snakePos_inst.slow_test_counter[1] ), .F0(n9_adj_668), 
    .F1(n9_adj_693));
  board_inst_snakePos_inst_SLICE_549 \board_inst.snakePos_inst.SLICE_549 ( 
    .D1(\board_inst.snakePos_inst.slow_test_counter[0] ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[2] ), 
    .B1(\board_inst.snakePos_inst.slow_test_counter[1] ), 
    .D0(\board_inst.snakePos_inst.slow_test_counter[2] ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[0] ), 
    .A0(\board_inst.snakePos_inst.slow_test_counter[1] ), .F0(n9_adj_694), 
    .F1(n7521));
  display_inst_pattern_gen_initial_SLICE_555 
    \display_inst.pattern_gen_initial.SLICE_555 ( .D1(\column_cnt[8] ), 
    .C1(\column_cnt[9] ), .B1(\column_cnt[7] ), .D0(\column_cnt[9] ), 
    .C0(\column_cnt[8] ), .A0(\column_cnt[7] ), 
    .F0(\display_inst.pattern_gen_initial.n11014 ), 
    .F1(\display_inst.pattern_gen_initial.n10964 ));
  display_inst_pattern_gen_initial_SLICE_557 
    \display_inst.pattern_gen_initial.SLICE_557 ( 
    .D0(\display_inst.pattern_gen_initial.n4_c ), .C0(\column_cnt[6] ), 
    .B0(\column_cnt[5] ), .F0(\display_inst.pattern_gen_initial.n14_adj_481 ));
  display_inst_pattern_gen_initial_SLICE_559 
    \display_inst.pattern_gen_initial.SLICE_559 ( 
    .D0(\display_inst.pattern_gen_initial.n9_adj_498 ), 
    .C0(\display_inst.pattern_gen_initial.n12_adj_495 ), 
    .B0(\display_inst.pattern_gen_initial.n10_adj_496 ), 
    .A0(\display_inst.pattern_gen_initial.n11_adj_497 ), 
    .F0(\display_inst.pattern_gen_initial.n10262 ));
  board_inst_snakePos_inst_SLICE_561 \board_inst.snakePos_inst.SLICE_561 ( 
    .D1(\board_inst.snakePos_inst.slow_test_counter[6] ), 
    .B1(\board_inst.snakePos_inst.slow_test_counter[5] ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[6] ), 
    .A0(\board_inst.snakePos_inst.slow_test_counter[5] ), 
    .F0(\board_inst.snakePos_inst.n11_adj_581 ), 
    .F1(\board_inst.snakePos_inst.n11_adj_579 ));
  board_inst_snakePos_inst_SLICE_562 \board_inst.snakePos_inst.SLICE_562 ( 
    .D1(\board_inst.snakePos_inst.slow_test_counter[4] ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[3] ), 
    .D0(\board_inst.snakePos_inst.slow_test_counter[3] ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[4] ), 
    .F0(\board_inst.snakePos_inst.n10_adj_582 ), 
    .F1(\board_inst.snakePos_inst.n7155 ));
  board_inst_snakePos_inst_SLICE_567 \board_inst.snakePos_inst.SLICE_567 ( 
    .D1(\board_inst.snakePos_inst.slow_test_counter[4] ), 
    .C1(\board_inst.snakePos_inst.slow_test_counter[3] ), 
    .D0(\board_inst.snakePos_inst.slow_test_counter[3] ), 
    .C0(\board_inst.snakePos_inst.slow_test_counter[4] ), 
    .F0(\board_inst.snakePos_inst.n10_adj_580 ), 
    .F1(\board_inst.snakePos_inst.n10_adj_578 ));
  display_inst_pattern_gen_initial_SLICE_579 
    \display_inst.pattern_gen_initial.SLICE_579 ( 
    .D0(\display_inst.pattern_gen_initial.n4844 ), 
    .C0(\display_inst.pattern_gen_initial.n4924 ), .B0(\snake_arr[20] ), 
    .A0(\snake_arr[90] ), .F0(\display_inst.pattern_gen_initial.n11_adj_519 ));
  display_inst_pattern_gen_initial_SLICE_586 
    \display_inst.pattern_gen_initial.SLICE_586 ( .D1(\column_cnt[9] ), 
    .C1(\column_cnt[8] ), .D0(\column_cnt[8] ), .C0(\column_cnt[9] ), 
    .F0(\display_inst.pattern_gen_initial.n4976 ), 
    .F1(\display_inst.pattern_gen_initial.n11002 ));
  display_inst_pattern_gen_initial_SLICE_587 
    \display_inst.pattern_gen_initial.SLICE_587 ( 
    .D1(\display_inst.pattern_gen_initial.n466 ), 
    .C1(\display_inst.pattern_gen_initial.n445_c ), .B1(\snake_arr[35] ), 
    .A1(\snake_arr[36] ), .D0(\display_inst.pattern_gen_initial.n445_c ), 
    .C0(\display_inst.pattern_gen_initial.n466 ), .B0(\snake_arr[56] ), 
    .A0(\snake_arr[55] ), .F0(\display_inst.pattern_gen_initial.n13_adj_517 ), 
    .F1(\display_inst.pattern_gen_initial.n13_adj_513 ));
  display_inst_pattern_gen_initial_SLICE_591 
    \display_inst.pattern_gen_initial.SLICE_591 ( 
    .D1(\display_inst.pattern_gen_initial.n508_2 ), 
    .C1(\display_inst.pattern_gen_initial.n487_c ), .B1(\snake_arr[48] ), 
    .A1(\snake_arr[47] ), .D0(\display_inst.pattern_gen_initial.n487_c ), 
    .C0(\display_inst.pattern_gen_initial.n508_2 ), .B0(\snake_arr[38] ), 
    .A0(\snake_arr[37] ), .F0(\display_inst.pattern_gen_initial.n11_adj_407 ), 
    .F1(\display_inst.pattern_gen_initial.n11_adj_433 ));
  display_inst_pattern_gen_initial_SLICE_592 
    \display_inst.pattern_gen_initial.SLICE_592 ( .D1(\column_cnt[4] ), 
    .C1(\column_cnt[3] ), .B1(\column_cnt[7] ), 
    .A1(\display_inst.pattern_gen_initial.n7209 ), .D0(\column_cnt[3] ), 
    .C0(\column_cnt[4] ), .F0(\display_inst.pattern_gen_initial.n10_adj_506 ), 
    .F1(\display_inst.pattern_gen_initial.n11896 ));
  display_inst_pattern_gen_initial_SLICE_596 
    \display_inst.pattern_gen_initial.SLICE_596 ( 
    .D1(\display_inst.pattern_gen_initial.n466 ), 
    .C1(\display_inst.pattern_gen_initial.n445_c ), .B1(\snake_arr[26] ), 
    .A1(\snake_arr[25] ), .D0(\display_inst.pattern_gen_initial.n445_c ), 
    .C0(\display_inst.pattern_gen_initial.n466 ), .B0(\snake_arr[45] ), 
    .A0(\snake_arr[46] ), .F0(\display_inst.pattern_gen_initial.n13_adj_390 ), 
    .F1(\display_inst.pattern_gen_initial.n13_adj_511 ));
  display_inst_pattern_gen_initial_SLICE_600 
    \display_inst.pattern_gen_initial.SLICE_600 ( .D1(\snake_arr[85] ), 
    .C1(\snake_arr[86] ), .B1(\display_inst.pattern_gen_initial.n445_c ), 
    .A1(\display_inst.pattern_gen_initial.n466 ), .D0(\snake_arr[65] ), 
    .C0(\display_inst.pattern_gen_initial.n466 ), .B0(\snake_arr[66] ), 
    .A0(\display_inst.pattern_gen_initial.n445_c ), 
    .F0(\display_inst.pattern_gen_initial.n13_adj_382 ), 
    .F1(\display_inst.pattern_gen_initial.n13_adj_509 ));
  SLICE_607 SLICE_607( .F0(GND_net));
  board_inst_SLICE_608 \board_inst.SLICE_608 ( .DI1(\board_inst.n65[2] ), 
    .C1(\digital[3] ), .D0(\board_inst.button[3] ), 
    .C0(\board_inst.button[2] ), .LSR(n4793), .CLK(CLK), 
    .Q1(\board_inst.button[2] ), .F0(\board_inst.n4356 ), 
    .F1(\board_inst.n65[2] ));
  SLICE_609 SLICE_609( .D1(\column_cnt[1] ), .C1(\column_cnt[2] ), 
    .D0(\column_cnt[0] ), .C0(\column_cnt[1] ), .F0(n4), 
    .F1(\display_inst.n11029 ));
  display_inst_pattern_gen_initial_SLICE_618 
    \display_inst.pattern_gen_initial.SLICE_618 ( 
    .D0(\display_inst.pattern_gen_initial.n380 ), 
    .C0(\display_inst.pattern_gen_initial.n175 ), 
    .F0(\display_inst.pattern_gen_initial.n4647 ));
  NES_inst_SLICE_624 \NES_inst.SLICE_624 ( .DI1(n13065), .D1(n4793), 
    .C1(\digital[7] ), .B1(n7162), .A1(n10999), .D0(\NES_inst.n11018 ), 
    .C0(\NES_inst.output[7] ), .B0(\digital[7] ), .CLK(CLK), 
    .Q1(\board_inst.button[3] ), .F0(\digital[7] ), .F1(n13065));
  SLICE_625 SLICE_625( .F0(VCC_net));
  HSOSC_inst HSOSC_inst( .CLKHFPU(VCC_net), .CLKHFEN(VCC_net), .CLKHF(CLK));
  display_inst_pll_init_lscc_pll_inst_u_PLL_B 
    \display_inst.pll_init.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(pll_in_clock_c), 
    .FEEDBACK(\display_inst.pll_init.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), 
    .INTFBOUT(\display_inst.pll_init.lscc_pll_inst.feedback_w ), 
    .OUTCORE(pll_outcore_o_c), .OUTGLOBAL(\display_inst.clk ));
  display_inst_pattern_gen_initial_mult_7 
    \display_inst.pattern_gen_initial.mult_7 ( .A3(VCC_net), .A0(VCC_net), 
    .B2(\apple[2] ), .B0(\apple[4] ), 
    .O7(\display_inst.pattern_gen_initial.n212[8] ), 
    .O6(\display_inst.pattern_gen_initial.n212[7] ), 
    .O5(\display_inst.pattern_gen_initial.n212[6] ), 
    .O4(\display_inst.pattern_gen_initial.n212[5] ), 
    .O3(\display_inst.pattern_gen_initial.n212[4] ), 
    .O2(\display_inst.pattern_gen_initial.n212[3] ), 
    .O1(\display_inst.pattern_gen_initial.n212[2] ), 
    .O0(\display_inst.pattern_gen_initial.n212[1] ));
  display_inst_pattern_gen_initial_mult_68 
    \display_inst.pattern_gen_initial.mult_68 ( .A2(VCC_net), .A0(VCC_net), 
    .B2(\apple[2] ), .B0(\apple[0] ), 
    .O6(\display_inst.pattern_gen_initial.n294[6] ), 
    .O5(\display_inst.pattern_gen_initial.n294[5] ), 
    .O4(\display_inst.pattern_gen_initial.n294[4] ), 
    .O3(\display_inst.pattern_gen_initial.n294[3] ), 
    .O2(\display_inst.pattern_gen_initial.n294[2] ), 
    .O1(\display_inst.pattern_gen_initial.n294[1] ), 
    .O0(\display_inst.pattern_gen_initial.n294[0] ));
  display_inst_pattern_gen_initial_mult_8 
    \display_inst.pattern_gen_initial.mult_8 ( .A3(VCC_net), .A2(VCC_net), 
    .A0(VCC_net), .B2(\apple[2] ), .B0(\apple[4] ), 
    .O7(\display_inst.pattern_gen_initial.n239[8] ), 
    .O6(\display_inst.pattern_gen_initial.n239[7] ), 
    .O5(\display_inst.pattern_gen_initial.n239[6] ), 
    .O4(\display_inst.pattern_gen_initial.n239[5] ), 
    .O3(\display_inst.pattern_gen_initial.n239[4] ), 
    .O2(\display_inst.pattern_gen_initial.n239[3] ), 
    .O1(\display_inst.pattern_gen_initial.n239[2] ), 
    .O0(\display_inst.pattern_gen_initial.n239[1] ));
  display_inst_pattern_gen_initial_mult_10 
    \display_inst.pattern_gen_initial.mult_10 ( .A3(VCC_net), .A1(VCC_net), 
    .A0(VCC_net), .B2(\apple[2] ), .B0(\apple[0] ), 
    .O7(\display_inst.pattern_gen_initial.n146[9] ), 
    .O6(\display_inst.pattern_gen_initial.n146[8] ), 
    .O5(\display_inst.pattern_gen_initial.n146[7] ), 
    .O4(\display_inst.pattern_gen_initial.n146[6] ), 
    .O3(\display_inst.pattern_gen_initial.n146[5] ), 
    .O2(\display_inst.pattern_gen_initial.n146[4] ), 
    .O1(\display_inst.pattern_gen_initial.n146[3] ), 
    .O0(\display_inst.pattern_gen_initial.n146[2] ));
  display_inst_pattern_gen_initial_mult_9 
    \display_inst.pattern_gen_initial.mult_9 ( .A3(VCC_net), .A1(VCC_net), 
    .A0(VCC_net), .B2(\apple[2] ), .B0(\apple[4] ), 
    .O7(\display_inst.pattern_gen_initial.n90[9] ), 
    .O6(\display_inst.pattern_gen_initial.n90[8] ), 
    .O5(\display_inst.pattern_gen_initial.n90[7] ), 
    .O4(\display_inst.pattern_gen_initial.n90[6] ), 
    .O3(\display_inst.pattern_gen_initial.n90[5] ), 
    .O2(\display_inst.pattern_gen_initial.n90[4] ), 
    .O1(\display_inst.pattern_gen_initial.n90[3] ), 
    .O0(\display_inst.pattern_gen_initial.n90[2] ));
  NES_inst_output_i0_i0 \NES_inst.output_i0_i0 ( .PADDI(data_c), 
    .CE(\NES_inst.output_7__N_34 ), .INCLK(\NES_inst.NESclk ), 
    .DI0(\NES_inst.output[0] ));
  pll_in_clock pll_in_clock_I( .PADDI(pll_in_clock_c), 
    .pll_in_clock(pll_in_clock));
  data data_I( .PADDI(data_c), .data(data));
  rgb_0_ \rgb[0]_I ( .PADDO(rgb_c_0), .rgb0(rgb[0]));
  rgb_1_ \rgb[1]_I ( .PADDO(rgb_c_0), .rgb1(rgb[1]));
  rgb_2_ \rgb[2]_I ( .PADDO(rgb_c_2), .rgb2(rgb[2]));
  rgb_3_ \rgb[3]_I ( .PADDO(rgb_c_2), .rgb3(rgb[3]));
  rgb_4_ \rgb[4]_I ( .PADDO(rgb_c_4), .rgb4(rgb[4]));
  rgb_5_ \rgb[5]_I ( .PADDO(rgb_c_5), .rgb5(rgb[5]));
  delete_me_0_ \delete_me[0]_I ( .PADDO(GND_net), .deleteme0(delete_me[0]));
  delete_me_1_ \delete_me[1]_I ( .PADDO(GND_net), .deleteme1(delete_me[1]));
  delete_me_2_ \delete_me[2]_I ( .PADDO(GND_net), .deleteme2(delete_me[2]));
  VSYNC VSYNC_I( .PADDO(VSYNC_c), .VSYNC(VSYNC));
  HSYNC HSYNC_I( .PADDO(HSYNC_c), .HSYNC(HSYNC));
  pll_outcore_o pll_outcore_o_I( .PADDO(pll_outcore_o_c), 
    .pll_outcore_o(pll_outcore_o));
  continCLK continCLK_I( .PADDO(continCLK_c), .continCLK(continCLK));
  latch latch_I( .PADDO(latch_c), .latch(latch));
endmodule

module board_inst_snakePos_inst_SLICE_0 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/slow_test_counter_1255_add_4_7 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/slow_test_counter_1255__i5 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/slow_test_counter_1255__i6 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module board_inst_snakePos_inst_SLICE_1 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/slow_test_counter_1255_add_4_5 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/slow_test_counter_1255__i3 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/slow_test_counter_1255__i4 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_2 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/slow_test_counter_1255_add_4_3 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/slow_test_counter_1255__i1 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/slow_test_counter_1255__i2 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_3 ( input DI1, D1, C1, B1, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \board_inst/snakePos_inst/slow_test_counter_1255_add_4_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/slow_test_counter_1255__i0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_4 ( input DI0, D1, D0, C0, CLK, CIN0, 
    CIN1, output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \board_inst/snakePos_inst/counter_1254_1416_add_4_25 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1254_1416__i24 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_1254_1416_add_4_23 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1254_1416__i22 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1254_1416__i23 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_1254_1416_add_4_21 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1254_1416__i20 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1254_1416__i21 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_1254_1416_add_4_19 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1254_1416__i18 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1254_1416__i19 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_8 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_1254_1416_add_4_17 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1254_1416__i16 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1254_1416__i17 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_9 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_1254_1416_add_4_15 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1254_1416__i14 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1254_1416__i15 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_10 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_1254_1416_add_4_13 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1254_1416__i12 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1254_1416__i13 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_11 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_1254_1416_add_4_11 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1254_1416__i10 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1254_1416__i11 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_12 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_1254_1416_add_4_9 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1254_1416__i8 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1254_1416__i9 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_13 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_1254_1416_add_4_7 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1254_1416__i6 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1254_1416__i7 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_1254_1416_add_4_5 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1254_1416__i4 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1254_1416__i5 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_15 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_1254_1416_add_4_3 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_1254_1416__i2 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1254_1416__i3 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_16 ( input DI1, D1, C1, B1, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \board_inst/snakePos_inst/counter_1254_1416_add_4_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_1254_1416__i1 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_17 ( input DI0, D1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_1256_add_4_11 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/y_pos_1256__i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_18 ( input DI1, DI0, D1, C1, D0, C0, CE, 
    LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_1256_add_4_9 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/y_pos_1256__i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \display_inst/vga_init/y_pos_1256__i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_19 ( input DI1, DI0, D1, C1, D0, C0, CE, 
    LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_1256_add_4_7 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/y_pos_1256__i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \display_inst/vga_init/y_pos_1256__i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_20 ( input DI1, DI0, D1, C1, D0, C0, CE, 
    LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_1256_add_4_5 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/y_pos_1256__i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \display_inst/vga_init/y_pos_1256__i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_21 ( input DI1, DI0, D1, C1, D0, C0, CE, 
    LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_1256_add_4_3 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/y_pos_1256__i1 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \display_inst/vga_init/y_pos_1256__i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_22 ( input DI1, D1, C1, B1, CE, LSR, CLK, 
    CIN1, output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_1256_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/y_pos_1256__i0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_23 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_1257_add_4_11 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/x_pos_1257__i9 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_24 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_1257_add_4_9 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/x_pos_1257__i7 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/x_pos_1257__i8 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_25 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_1257_add_4_7 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/x_pos_1257__i5 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/x_pos_1257__i6 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_26 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_1257_add_4_5 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/x_pos_1257__i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/x_pos_1257__i4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_27 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_1257_add_4_3 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/x_pos_1257__i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/x_pos_1257__i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_28 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_1257_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/x_pos_1257__i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_29 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_1244_add_5_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_30 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_2042_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_31 ( input D1, D0, C0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1252_add_5_9 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_32 ( input D1, D0, C0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1251_add_5_9 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_33 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_2042_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_34 ( input D1, C1, D0, C0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1251_add_5_7 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_35 ( input D1, C1, D0, C0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1251_add_5_5 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_36 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_4_add_354_9 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_37 ( input D1, C1, B1, D0, C0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1251_add_5_3 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_38 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_1251_add_5_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_39 ( input D1, C1, D0, C0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1252_add_5_7 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_40 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_4_add_354_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_41 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_988_add_2_add_5_9 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_42 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_988_add_2_add_5_7 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_43 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_4_add_354_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_44 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_4_add_354_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_45 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_2061_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_46 ( input D1, B1, D0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_988_add_2_add_5_5 ( .A0(GNDI), 
    .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_47 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_988_add_2_add_5_3 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_48 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/sub_988_add_2_add_5_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_49 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_2061_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_50 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_2061_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_51 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_2042_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_52 ( input D1, C1, D0, C0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1252_add_5_5 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_53 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/mod_4_add_354_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_54 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_990_add_2_add_5_9 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_55 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_990_add_2_add_5_7 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_56 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_2061_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_57 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_2042_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_58 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_2058_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_59 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_990_add_2_add_5_5 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_60 ( input D1, B1, D0, C0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_990_add_2_add_5_3 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_61 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1252_add_5_3 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_62 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/sub_990_add_2_add_5_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_63 ( input D1, D0, C0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1250_add_5_9 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_64 ( input D1, C1, D0, C0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1250_add_5_7 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_65 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_2058_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_66 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_2058_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_67 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_2058_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_68 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1250_add_5_5 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_69 ( input D1, C1, D0, C0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1250_add_5_3 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_70 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_1252_add_5_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_71 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_1250_add_5_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_72 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_7_add_354_9 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_73 ( input D1, D0, C0, CIN0, 
    CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1247_add_5_9 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_74 ( input D1, C1, B1, D0, C0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1247_add_5_7 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_75 ( input D1, C1, D0, C0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1247_add_5_5 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_76 ( input D1, C1, D0, C0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1247_add_5_3 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_77 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_2037_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_78 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_1247_add_5_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_79 ( input D1, D0, C0, CIN0, 
    CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1248_add_5_9 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_80 ( input D1, C1, B1, D0, C0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1248_add_5_7 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_81 ( input D1, C1, D0, C0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1248_add_5_5 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_82 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1248_add_5_3 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_83 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_1248_add_5_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_84 ( input D1, D0, C0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1249_add_5_9 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_85 ( input D1, C1, D0, C0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1249_add_5_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_86 ( input D1, C1, D0, C0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1249_add_5_5 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_87 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_7_add_354_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_88 ( input D1, C1, D0, C0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1249_add_5_3 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_89 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_1249_add_5_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_90 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_7_add_354_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_91 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_2037_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_92 ( input D1, C1, D0, C0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1244_add_5_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_93 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1244_add_5_5 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_94 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_2037_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_95 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_7_add_354_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_96 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_2037_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_97 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/mod_7_add_354_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_98 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1244_add_5_3 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module NES_inst_SLICE_99 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_1253_1417_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_1253_1417__i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_1253_1417__i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_100 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_1253_1417_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_1253_1417__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_1253_1417__i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_101 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_1253_1417_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_1253_1417__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_1253_1417__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_102 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \NES_inst/count_1253_1417_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_1253_1417__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module NES_inst_SLICE_103 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \NES_inst/count_1253_1417_add_4_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_1253_1417__i20 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_104 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_1253_1417_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_1253_1417__i18 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_1253_1417__i19 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_105 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_1253_1417_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_1253_1417__i16 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_1253_1417__i17 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_106 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_1253_1417_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_1253_1417__i14 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_1253_1417__i15 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_107 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_1253_1417_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_1253_1417__i12 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_1253_1417__i13 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_108 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_1253_1417_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_1253_1417__i10 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_1253_1417__i11 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_109 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_1253_1417_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_1253_1417__i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_1253_1417__i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_SLICE_110 ( input DI0, C0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut4 \board_inst.SLICE_110_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/apple_id_i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_SLICE_111 ( input DI1, DI0, D1, C1, B0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40001 \board_inst/i2017_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \board_inst/i2012_1_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \board_inst/apple_id_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/apple_id_i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_116 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \board_inst/snakePos_inst/i6142_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40004 \board_inst/snakePos_inst/i6143_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i18 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i19 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xFF01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_117 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 \board_inst/snakePos_inst/i6145_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40006 \board_inst/snakePos_inst/i6144_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i21 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i20 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xFF01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_119 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40007 \board_inst/snakePos_inst/i6147_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40008 \board_inst/snakePos_inst/i6146_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i23 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i22 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_121 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40009 \board_inst/snakePos_inst/i6149_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40010 \board_inst/snakePos_inst/i6148_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i25 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i24 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xCCDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xCDCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_123 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40009 \board_inst/snakePos_inst/i6151_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40011 \board_inst/snakePos_inst/i6150_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i27 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i26 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xFF04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_125 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40009 \board_inst/snakePos_inst/i6153_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40011 \board_inst/snakePos_inst/i6152_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i29 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i28 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_127 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40012 \board_inst/snakePos_inst/i6154_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40010 \board_inst/snakePos_inst/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i31 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i30 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xCCEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_129 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 \board_inst/snakePos_inst/i6156_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40013 \board_inst/snakePos_inst/i6155_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i33 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i32 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_131 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40014 \board_inst/snakePos_inst/i6161_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40008 \board_inst/snakePos_inst/i6157_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i35 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i34 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_132 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 \board_inst/snakePos_inst/i6175_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40006 \board_inst/snakePos_inst/i6160_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i16 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i17 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_134 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 \board_inst/snakePos_inst/i6163_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40006 \board_inst/snakePos_inst/i6162_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i37 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i36 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_136 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40015 \board_inst/snakePos_inst/i6165_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40013 \board_inst/snakePos_inst/i6164_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i39 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i38 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xCDCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_138 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 \board_inst/snakePos_inst/i6166_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40013 \board_inst/snakePos_inst/i1_3_lut_4_lut_adj_152 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i41 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i40 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_140 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40014 \board_inst/snakePos_inst/i6168_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40008 \board_inst/snakePos_inst/i6167_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i43 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i42 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_142 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40014 \board_inst/snakePos_inst/i6174_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40016 \board_inst/snakePos_inst/i6173_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i45 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i44 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xFF01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_145 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40017 \board_inst/snakePos_inst/i6241_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40018 \board_inst/snakePos_inst/i6176_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i14 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i15 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xFF01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_146 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40007 \board_inst/snakePos_inst/i6178_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40008 \board_inst/snakePos_inst/i6177_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i47 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i46 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_148 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 \board_inst/snakePos_inst/i6180_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40013 \board_inst/snakePos_inst/i6179_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i49 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i48 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_150 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 \board_inst/snakePos_inst/i6182_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40013 \board_inst/snakePos_inst/i6181_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i51 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i50 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_152 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40019 \board_inst/snakePos_inst/i6184_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40020 \board_inst/snakePos_inst/i6183_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i53 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i52 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xFF01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_154 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40015 \board_inst/snakePos_inst/i6186_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40013 \board_inst/snakePos_inst/i6185_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i55 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i54 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_156 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40021 \board_inst/snakePos_inst/i6188_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40022 \board_inst/snakePos_inst/i6187_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i57 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i56 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xFF10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xF1F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_158 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40021 \board_inst/snakePos_inst/i6190_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40022 \board_inst/snakePos_inst/i6189_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i59 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i58 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_160 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40009 \board_inst/snakePos_inst/i6192_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40010 \board_inst/snakePos_inst/i6191_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i61 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i60 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_162 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40023 \board_inst/snakePos_inst/i6194_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40024 \board_inst/snakePos_inst/i6193_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i63 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i62 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xCECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xCCDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_164 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40025 i6196_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40026 i6195_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i65 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i64 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xFF03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_166 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40025 i6198_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40027 i6197_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i67 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i66 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xFF05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_168 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40025 i6200_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40027 i6199_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i69 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i68 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_170 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40028 i6202_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 i6201_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i71 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i70 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xFF50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xFF03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_172 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40030 i6204_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40031 i6203_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i73 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i72 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xFF05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_174 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40032 i6206_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 i6205_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i75 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i74 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xFF03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_176 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40032 i6208_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 i6207_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i77 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i76 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_178 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40033 i6210_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40034 i6209_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i79 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i78 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xFF30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xFF05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_179 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40017 \board_inst/snakePos_inst/i6246_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40006 \board_inst/snakePos_inst/i6249_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i9 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i8 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_181 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40025 i6212_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40035 i6211_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i81 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i80 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xFF03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_183 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40030 i6214_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 i6213_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i83 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i82 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_185 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40032 i6216_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 i6215_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i85 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i84 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_187 ( input DI1, DI0, D1, C1, A1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40036 i6218_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40034 i6217_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i87 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i86 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_189 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40030 i6220_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40031 i6219_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i89 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i88 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_191 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40025 i6222_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40035 i6221_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i91 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i90 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_193 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40037 i6224_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 i6223_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i93 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i92 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_195 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40039 i6226_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 i6225_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i95 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i94 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xCCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_197 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40040 \board_inst/snakePos_inst/i6257_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40041 \board_inst/snakePos_inst/i6256_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i6 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i7 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xFF01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xAABA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_199 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40042 \board_inst/snakePos_inst/i6263_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40043 \board_inst/snakePos_inst/i6258_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i5 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xFF01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_201 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \board_inst/snakePos_inst/i6265_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40016 \board_inst/snakePos_inst/i6264_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_203 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40042 \board_inst/snakePos_inst/i6141_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40043 \board_inst/snakePos_inst/i6301_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_205 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40037 i6228_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40035 i6227_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i97 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i96 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_207 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40044 i6238_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40031 i6229_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i99 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i98 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_210 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40042 \board_inst/snakePos_inst/i6243_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40045 \board_inst/snakePos_inst/i6242_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i12 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i13 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_212 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40017 \board_inst/snakePos_inst/i6245_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40006 \board_inst/snakePos_inst/i6244_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i10 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i11 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_220 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40046 \NES_inst.SLICE_220_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \NES_inst.SLICE_220_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \NES_inst/output_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \NES_inst/output_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_222 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40046 \NES_inst.SLICE_222_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \NES_inst.SLICE_222_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \NES_inst/output_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \NES_inst/output_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module NES_inst_SLICE_224 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40046 \NES_inst.SLICE_224_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \NES_inst.SLICE_224_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \NES_inst/output_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \NES_inst/output_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module NES_inst_SLICE_226 ( input DI0, C0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut4 \NES_inst.SLICE_226_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/output_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_227 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 \display_inst/pattern_gen_initial/mod_7_i311_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \display_inst/pattern_gen_initial/i10004_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0x37C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_228 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40050 \display_inst/pattern_gen_initial/i2609_2_lut_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40051 \display_inst/pattern_gen_initial/mod_7_i253_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xF080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xC444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_229 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40052 \display_inst/pattern_gen_initial/i10007_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40053 \display_inst/pattern_gen_initial/i6330_2_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0x963C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_230 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40054 \display_inst/pattern_gen_initial/i2_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40055 \display_inst/pattern_gen_initial/i6132_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0x0031") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0x090F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_231 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40056 \display_inst/vga_init/i1_rep_42_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \display_inst/pattern_gen_initial/i1_4_lut_adj_13 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0x0FEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_232 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40058 \display_inst/pattern_gen_initial/i9648_2_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40059 \display_inst/vga_init/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_233 ( input D0, C0, B0, A0, 
    output F0 );

  lut40060 \display_inst/pattern_gen_initial/i1_4_lut_adj_74 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0x1300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_234 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40061 \display_inst/pattern_gen_initial/i1_3_lut_4_lut_adj_77 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 \display_inst/vga_init/i1_2_lut_3_lut_adj_150 ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_235 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40063 \display_inst/pattern_gen_initial/i162_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40064 \display_inst/pattern_gen_initial/i6352_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0x0F08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_237 ( input D1, C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40065 i1_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40066 \NES_inst/digital_7__I_0_i4_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_238 ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40067 \board_inst/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40066 \NES_inst/digital_7__I_0_i5_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20068 \board_inst/button_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0x4C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20068 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module board_inst_SLICE_239 ( input D1, C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40065 \board_inst/i5938_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \NES_inst/digital_7__I_0_i7_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_240 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40066 \NES_inst/digital_7__I_0_i6_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module board_inst_SLICE_241 ( input DI1, D1, C1, B1, A1, D0, C0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40070 \board_inst/i5921_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40071 \board_inst/i10268_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20068 \board_inst/button_i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0x2F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0x0FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_242 ( input C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40072 \NES_inst/i4257_1_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \NES_inst/digital_7__I_0_i1_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_SLICE_243 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40074 \board_inst/i10264_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \NES_inst/digital_7__I_0_i3_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0x5FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_244 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40076 \NES_inst/i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40066 \NES_inst/digital_7__I_0_i2_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_245 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40077 \display_inst/vga_init/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40078 \display_inst/vga_init/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_246 ( input D1, C1, A1, D0, C0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40079 \display_inst/pattern_gen_initial/mod_7_i359_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40080 \display_inst/pattern_gen_initial/mod_7_i336_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_247 ( input D0, C0, B0, A0, output F0 );

  lut40081 \display_inst/vga_init/i2_4_lut_adj_136 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xFECE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_248 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40082 \display_inst/pattern_gen_initial/i4_4_lut_adj_57 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40083 \display_inst/pattern_gen_initial/mod_7_i363_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_249 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40084 \display_inst/vga_init/i3_4_lut_adj_137 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40085 \display_inst/pattern_gen_initial/mod_7_i339_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xFEBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_250 ( input D1, C1, B1, D0, C0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40086 \display_inst/pattern_gen_initial/mod_7_i358_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40080 \display_inst/pattern_gen_initial/mod_7_i335_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_251 ( input D0, C0, B0, A0, output F0 );

  lut40087 \display_inst/vga_init/i1_4_lut_adj_138 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_252 ( input D1, C1, B1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40086 \display_inst/pattern_gen_initial/mod_7_i361_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40085 \display_inst/pattern_gen_initial/mod_7_i338_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_253 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40088 \display_inst/pattern_gen_initial/i3_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40089 \display_inst/pattern_gen_initial/i52_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xA0B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_254 ( input D1, C1, B1, A1, D0, 
    C0, output F0, F1 );
  wire   GNDI;

  lut40090 \display_inst/pattern_gen_initial/i8246_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40091 \display_inst/vga_init/i1_2_lut_adj_133 ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_256 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40092 \display_inst/pattern_gen_initial/mod_4_i310_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40093 \display_inst.pattern_gen_initial.mod_4_i283_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xA4A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_257 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40094 \display_inst.pattern_gen_initial.i6285_2_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40095 \display_inst/pattern_gen_initial/i3_4_lut_adj_6 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xC808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_258 ( input D1, C1, B1, D0, C0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40096 \display_inst/pattern_gen_initial/mod_4_i339_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40080 \display_inst/pattern_gen_initial/mod_4_i335_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_260 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40097 \display_inst/pattern_gen_initial/i9700_2_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40098 \display_inst/pattern_gen_initial/i2766_2_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xFECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0x3C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_261 ( input D1, B1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40099 \display_inst/vga_init/i1_rep_40_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40100 \display_inst/pattern_gen_initial/i1_4_lut_adj_21 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_262 ( input D0, C0, B0, A0, 
    output F0 );

  lut40101 \display_inst/pattern_gen_initial/i4_4_lut_adj_36 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_263 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 \display_inst/pattern_gen_initial/mod_7_i309_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40102 
    \display_inst/pattern_gen_initial/mod_7_i282_3_lut_4_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0x03A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_264 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40103 \display_inst/pattern_gen_initial/mod_7_i313_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \display_inst/pattern_gen_initial/i2_4_lut_adj_44 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0x0051") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_265 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40105 \display_inst/pattern_gen_initial/i3_4_lut_adj_45 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40106 \display_inst/pattern_gen_initial/i6269_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_267 ( input D1, C1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40107 \display_inst/pattern_gen_initial/i6267_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 \display_inst/pattern_gen_initial/i1_4_lut_adj_46 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_268 ( input D0, C0, B0, A0, 
    output F0 );

  lut40109 \display_inst/pattern_gen_initial/i1_4_lut_adj_70 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0x8C80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_269 ( input D1, C1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40110 \display_inst/pattern_gen_initial/i9701_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40111 \display_inst/pattern_gen_initial/i9692_2_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xA00A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xFC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_271 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40112 \display_inst/pattern_gen_initial/row_cnt[7]_bdd_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40113 \display_inst/vga_init/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xEA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_272 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40114 \display_inst/pattern_gen_initial/n12703_bdd_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40115 \display_inst/pattern_gen_initial/i10006_2_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_273 ( input DI1, D1, C1, A1, D0, 
    C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40116 \display_inst/vga_init/i10271_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40117 \display_inst/pattern_gen_initial/i1363_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20068 \display_inst/vga_init/HSYNC ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0x555F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_274 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40118 \display_inst/pattern_gen_initial/i2_4_lut_adj_90 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40119 \display_inst/pattern_gen_initial/i6316_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0x004C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_275 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40120 \display_inst/pattern_gen_initial/i4_4_lut_adj_60 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40121 \display_inst/pattern_gen_initial/i1_4_lut_adj_59 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_276 ( input D0, C0, B0, A0, 
    output F0 );

  lut40078 \display_inst/pattern_gen_initial/i1_4_lut_adj_65 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_277 ( input D1, C1, B1, A1, D0, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40122 \display_inst/pattern_gen_initial/i4_4_lut_adj_62 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40080 \display_inst/pattern_gen_initial/mod_4_i360_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_279 ( input D1, C1, B1, A1, D0, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40122 \display_inst/pattern_gen_initial/i2_4_lut_adj_63 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40080 \display_inst/pattern_gen_initial/mod_4_i359_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_281 ( input D1, C1, B1, A1, D0, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40122 \display_inst/pattern_gen_initial/i3_4_lut_adj_64 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40080 \display_inst/pattern_gen_initial/mod_4_i357_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_283 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40123 \display_inst/pattern_gen_initial/i1_3_lut_4_lut_adj_69 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40124 \display_inst/pattern_gen_initial/i347_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0x1098") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_284 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40125 \display_inst/pattern_gen_initial/i2_4_lut_adj_68 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40126 \display_inst/pattern_gen_initial/i10015_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xEC20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_285 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40127 \display_inst/pattern_gen_initial/i2_4_lut_adj_67 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40128 \display_inst/pattern_gen_initial/i5925_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0x0C5D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xFCA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_286 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40129 \display_inst/pattern_gen_initial/i10002_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40130 \display_inst/pattern_gen_initial/i9684_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xFF2F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_287 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40131 \display_inst/pattern_gen_initial/i6042_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40132 \display_inst/pattern_gen_initial/i1_2_lut_3_lut_4_lut_adj_94 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0x0333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0x3666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_288 ( input D1, C1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40133 \display_inst/pattern_gen_initial/i2604_2_lut_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40134 \display_inst/pattern_gen_initial/i10003_3_lut_4_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0x6C4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_289 ( input D1, C1, B1, A1, D0, 
    C0, output F0, F1 );
  wire   GNDI;

  lut40135 \display_inst/pattern_gen_initial/i9628_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40136 \display_inst/vga_init/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_290 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40137 \display_inst.vga_init.i1_2_lut_adj_149 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40138 \display_inst.vga_init.i1_2_lut_adj_147 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_291 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40139 LessThan_1207_i8_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40140 LessThan_1207_i6_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xCF0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_293 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40141 LessThan_1207_i12_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40142 LessThan_1207_i10_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_295 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40141 LessThan_1207_i16_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40143 LessThan_1207_i14_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_297 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40139 LessThan_1207_i20_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40143 LessThan_1207_i18_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_299 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40139 LessThan_1201_i8_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40144 LessThan_1201_i6_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0x80F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_301 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40139 LessThan_1201_i12_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40142 LessThan_1201_i10_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_303 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40141 LessThan_1201_i16_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40142 LessThan_1201_i14_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_305 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40141 LessThan_1201_i20_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40143 LessThan_1201_i18_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_307 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40145 LessThan_1204_i8_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 LessThan_1204_i6_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0x7F07") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_309 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40145 LessThan_1204_i12_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40147 LessThan_1204_i10_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_311 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40145 LessThan_1204_i16_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40147 LessThan_1204_i14_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_313 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40145 LessThan_1204_i20_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40147 LessThan_1204_i18_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_315 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40145 LessThan_1210_i8_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40148 \display_inst/pattern_gen_initial/i5655_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0x7F15") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_317 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40141 LessThan_1210_i12_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40142 LessThan_1210_i10_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_319 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40141 LessThan_1210_i16_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40142 LessThan_1210_i14_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_321 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40145 LessThan_1210_i20_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40147 LessThan_1210_i18_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_323 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40139 LessThan_1215_i6_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40149 LessThan_1215_i4_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0x30F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_325 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40150 LessThan_1215_i10_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40147 LessThan_1215_i8_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_327 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40150 LessThan_1215_i14_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40147 LessThan_1215_i12_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_329 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40145 LessThan_1215_i18_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40151 LessThan_1215_i16_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_331 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40145 LessThan_1217_i6_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40152 LessThan_1217_i4_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0x50D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_333 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40145 LessThan_1217_i10_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40147 LessThan_1217_i8_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_335 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40145 LessThan_1217_i14_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40147 LessThan_1217_i12_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_337 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40147 LessThan_1215_i20_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_vga_init_SLICE_338 ( input D0, C0, B0, A0, output F0 );

  lut40153 \display_inst/vga_init/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xC440") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_339 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40150 LessThan_1213_i6_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40140 LessThan_1213_i4_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_341 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40141 LessThan_1213_i10_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40151 LessThan_1213_i8_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_343 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40139 LessThan_1213_i14_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40142 LessThan_1213_i12_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_345 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40139 LessThan_1213_i18_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40143 LessThan_1213_i16_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_347 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40154 \display_inst/vga_init/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40143 LessThan_1213_i20_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_350 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40155 \display_inst/pattern_gen_initial/i3_4_lut_adj_4 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40156 \display_inst/vga_init/i1_2_lut_3_lut_adj_139 ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_351 ( input D1, C1, B1, A1, D0, C0, output 
    F0, F1 );
  wire   GNDI;

  lut40157 \display_inst.vga_init.i45_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40091 \display_inst/vga_init/i1_2_lut_adj_129 ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_353 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40158 \display_inst/vga_init/i1_2_lut_adj_131 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40159 \display_inst/vga_init/i1_2_lut_adj_130 ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_356 ( input D1, C1, B1, A1, D0, 
    C0, output F0, F1 );
  wire   GNDI;

  lut40160 \display_inst/pattern_gen_initial/i3_4_lut_adj_80 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40159 \display_inst/pattern_gen_initial/i9630_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_357 ( input D1, C1, B1, A1, D0, C0, output 
    F0, F1 );
  wire   GNDI;

  lut40161 \display_inst/vga_init/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40136 \display_inst/vga_init/i1_2_lut_adj_132 ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_359 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40162 \display_inst/vga_init/i1476_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40163 \display_inst/vga_init/i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_360 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40164 \display_inst/pattern_gen_initial/i1_4_lut_adj_73 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40165 \display_inst/pattern_gen_initial/i1_2_lut_3_lut_adj_89 ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_362 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40166 \display_inst/pattern_gen_initial/i2_4_lut_adj_78 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40167 \display_inst/pattern_gen_initial/i9664_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0x1500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_363 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40107 \display_inst/vga_init/i1407_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40168 \display_inst/pattern_gen_initial/i1_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_365 ( input DI1, D1, C1, B1, A1, D0, C0, B0, 
    A0, CLK, output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40169 \display_inst/vga_init/i10260_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40170 \display_inst/vga_init/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \display_inst/vga_init/valid_c ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0x0015") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_367 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40171 \display_inst/vga_init/i1388_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40172 \display_inst/pattern_gen_initial/i2_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0xAA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_369 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40173 \display_inst/vga_init/i10286_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40174 \display_inst/vga_init/i2_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_370 ( input D1, C1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40175 \display_inst/pattern_gen_initial/equal_21_i11_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \display_inst.vga_init.i10284_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_372 ( input D1, C1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40177 \display_inst/pattern_gen_initial/i1_2_lut_adj_49 ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40178 \display_inst/pattern_gen_initial/i1_4_lut_adj_43 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_373 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40179 \display_inst/pattern_gen_initial/i351_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40180 \display_inst/vga_init/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0x5F0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_375 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40181 \display_inst/vga_init/i1_2_lut_3_lut_adj_142 ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40182 \display_inst/vga_init/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_376 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40183 \display_inst/pattern_gen_initial/i3_4_lut_adj_125 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40184 \display_inst/pattern_gen_initial/i1_3_lut_4_lut_adj_58 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_377 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40185 \display_inst/pattern_gen_initial/i1_4_lut_adj_19 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40186 \display_inst/vga_init/i1_3_lut_4_lut_adj_134 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0x0700") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0xE000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_380 ( input D1, C1, B1, A1, D0, C0, output 
    F0, F1 );
  wire   GNDI;

  lut40187 \display_inst.vga_init.i53_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40188 \display_inst/vga_init/i1_2_lut_adj_148 ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_381 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40189 \display_inst/vga_init/i9998_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40190 \display_inst/vga_init/i1_2_lut_3_lut_adj_135 ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0x3700") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_382 ( input D1, C1, B1, A1, D0, 
    C0, output F0, F1 );
  wire   GNDI;

  lut40191 \display_inst/pattern_gen_initial/i19_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40188 \display_inst/pattern_gen_initial/i1_2_lut_adj_81 ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0x0103") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_386 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40192 \display_inst/pattern_gen_initial/i6_4_lut_adj_128 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40193 \display_inst/pattern_gen_initial/i3_4_lut_adj_126 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_387 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40194 \display_inst/pattern_gen_initial/i9977_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40195 \display_inst/vga_init/i1_4_lut_adj_140 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xCECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_389 ( input C1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40196 \display_inst/vga_init/i1_2_lut_adj_145 ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40197 \display_inst/vga_init/i1_2_lut_adj_141 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_392 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40198 \display_inst/pattern_gen_initial/i3_4_lut_adj_76 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40199 \display_inst/pattern_gen_initial/i2_4_lut_adj_75 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_393 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40200 \display_inst/vga_init/i1_4_lut_adj_143 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40201 \display_inst/vga_init/i131_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0xE400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0x1810") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_394 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40202 \display_inst/pattern_gen_initial/i7_4_lut_adj_34 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40203 \display_inst/pattern_gen_initial/i4_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_395 ( input D1, C1, B1, A1, D0, C0, output 
    F0, F1 );
  wire   GNDI;

  lut40204 \display_inst/pattern_gen_initial/i28_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40188 \display_inst/vga_init/i1_2_lut_adj_144 ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0x77FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_399 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40205 \display_inst/pattern_gen_initial/i1_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40206 \display_inst/vga_init/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0x4CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_402 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40207 \display_inst/pattern_gen_initial/i2_4_lut_adj_114 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40208 \display_inst/pattern_gen_initial/i1_2_lut_3_lut_adj_54 ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_403 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40209 \display_inst/pattern_gen_initial/i7_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40210 \display_inst/pattern_gen_initial/i1_4_lut_adj_5 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_404 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40211 \display_inst/pattern_gen_initial/i1_4_lut_adj_9 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40212 \display_inst/pattern_gen_initial/i1_4_lut_adj_91 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0x1504") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_405 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40213 \display_inst/pattern_gen_initial/i6084_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40075 \display_inst/pattern_gen_initial/mod_4_i313_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0xCC80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_406 ( input D1, C1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40079 \display_inst/pattern_gen_initial/mod_4_i361_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40214 \display_inst/pattern_gen_initial/mod_4_i338_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_407 ( input D1, C1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40079 \display_inst/pattern_gen_initial/mod_4_i336_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40215 \display_inst/pattern_gen_initial/mod_4_i311_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_409 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40216 \display_inst/pattern_gen_initial/i4_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40217 \display_inst/pattern_gen_initial/i1_4_lut_adj_95 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0x4E00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_410 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40218 \display_inst/pattern_gen_initial/i4_4_lut_adj_11 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40219 \display_inst.pattern_gen_initial.i2_4_lut_adj_96 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0x4C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_412 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40086 \display_inst/pattern_gen_initial/mod_4_i337_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40220 \display_inst/pattern_gen_initial/mod_4_i312_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0x2EE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_413 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40221 \display_inst/pattern_gen_initial/i1_4_lut_adj_35 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40210 \display_inst/pattern_gen_initial/i3_4_lut_adj_7 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_414 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40222 \display_inst/pattern_gen_initial/i3_4_lut_adj_101 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40223 \display_inst/pattern_gen_initial/i1_4_lut_adj_88 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_416 ( input D1, C1, B1, A1, D0, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40224 \display_inst/pattern_gen_initial/i1_4_lut_adj_86 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40225 \display_inst/pattern_gen_initial/i1_2_lut_3_lut_adj_48 ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0x00A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_417 ( input D1, C1, A1, D0, C0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40226 \display_inst/pattern_gen_initial/mod_4_i333_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40227 \display_inst/pattern_gen_initial/mod_4_i308_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_419 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40228 \display_inst/pattern_gen_initial/i2_4_lut_adj_12 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40229 \display_inst/pattern_gen_initial/i2_4_lut_adj_8 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_420 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40218 \display_inst/pattern_gen_initial/i3_4_lut_adj_106 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40230 \display_inst/pattern_gen_initial/i1_4_lut_adj_84 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0x0C08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_421 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 \display_inst/pattern_gen_initial/mod_7_i310_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40231 \display_inst/pattern_gen_initial/mod_7_i283_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0xF10E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_422 ( input D1, C1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40232 \display_inst/pattern_gen_initial/i9677_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40233 \display_inst/pattern_gen_initial/i1_2_lut_4_lut_adj_61 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0x020A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_423 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40234 \display_inst/pattern_gen_initial/mod_4_i253_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40235 \display_inst/pattern_gen_initial/i1_2_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0x8F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0x0700") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_424 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40236 \display_inst.pattern_gen_initial.mod_4_i282_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40237 \display_inst.pattern_gen_initial.i10005_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0x03A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0x62AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_428 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40238 \display_inst/pattern_gen_initial/i8_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40203 \display_inst/pattern_gen_initial/i5_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_429 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40228 \display_inst/pattern_gen_initial/i3_4_lut_adj_117 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40229 \display_inst/pattern_gen_initial/i3_4_lut_adj_10 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_434 ( input D1, C1, B1, A1, D0, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40216 \display_inst/pattern_gen_initial/i3_4_lut_adj_24 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40239 \display_inst/pattern_gen_initial/i2_3_lut_adj_82 ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_435 ( input D1, C1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40240 \display_inst/pattern_gen_initial/i5_3_lut_adj_15 ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40241 \display_inst/pattern_gen_initial/i1_4_lut_adj_14 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_437 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40228 \display_inst/pattern_gen_initial/i2_4_lut_adj_103 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40229 \display_inst/pattern_gen_initial/i3_4_lut_adj_16 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_438 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40242 \display_inst/pattern_gen_initial/i8_4_lut_adj_20 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40243 \display_inst/pattern_gen_initial/i2_4_lut_adj_18 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_439 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40244 \display_inst/pattern_gen_initial/i7_4_lut_adj_40 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40241 \display_inst/pattern_gen_initial/i1_4_lut_adj_22 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_442 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40245 \display_inst/pattern_gen_initial/i1_4_lut_adj_30 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40241 \display_inst/pattern_gen_initial/i2_4_lut_adj_26 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_443 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40244 \display_inst/pattern_gen_initial/i7_4_lut_adj_25 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40229 \display_inst/pattern_gen_initial/i1_4_lut_adj_97 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_444 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40218 \display_inst/pattern_gen_initial/i4_4_lut_adj_118 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40229 \display_inst/pattern_gen_initial/i4_4_lut_adj_98 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_445 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40077 \display_inst/pattern_gen_initial/i6_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40246 \display_inst/pattern_gen_initial/i1_4_lut_adj_27 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_447 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40247 \display_inst/pattern_gen_initial/i1_4_lut_adj_28 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40241 \display_inst/pattern_gen_initial/i2_4_lut_adj_108 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_449 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40248 \display_inst/pattern_gen_initial/i1_4_lut_adj_29 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40241 \display_inst/pattern_gen_initial/i3_4_lut_adj_111 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_451 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40249 \display_inst/pattern_gen_initial/i8_4_lut_adj_37 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40250 \display_inst/pattern_gen_initial/i8_4_lut_adj_31 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_452 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40218 \display_inst/pattern_gen_initial/i2_4_lut_adj_124 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40229 \display_inst/pattern_gen_initial/i2_4_lut_adj_119 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_453 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40248 \display_inst/pattern_gen_initial/i1_4_lut_adj_32 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40251 \display_inst/pattern_gen_initial/i3_4_lut_adj_122 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_457 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40252 \display_inst/pattern_gen_initial/i8_4_lut_adj_33 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40253 \display_inst/pattern_gen_initial/i4_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0x40C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_459 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40254 \display_inst/pattern_gen_initial/i9674_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40255 \display_inst/pattern_gen_initial/i6281_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_460 ( input D1, C1, B1, A1, D0, 
    C0, output F0, F1 );
  wire   GNDI;

  lut40256 \display_inst/pattern_gen_initial/i9696_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40091 \display_inst/pattern_gen_initial/i3099_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_462 ( input D0, C0, B0, A0, 
    output F0 );

  lut40257 \display_inst/pattern_gen_initial/i9_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_463 ( input D0, C0, B0, A0, 
    output F0 );

  lut40258 \display_inst/pattern_gen_initial/i3_4_lut_adj_38 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0x5400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_464 ( input D1, C1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40259 \display_inst/pattern_gen_initial/i1_2_lut_adj_53 ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40260 \display_inst/pattern_gen_initial/i1_4_lut_adj_72 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0xFCEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_465 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40261 \display_inst/pattern_gen_initial/i1_4_lut_adj_42 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40262 \display_inst/pattern_gen_initial/i3_4_lut_adj_39 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0x3332") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_468 ( input D1, C1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40232 \display_inst/pattern_gen_initial/i5945_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40095 \display_inst/pattern_gen_initial/i9650_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_469 ( input D1, C1, B1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40263 \display_inst/pattern_gen_initial/i6088_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40264 \display_inst/pattern_gen_initial/i2_3_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_473 ( input D1, C1, B1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40086 \display_inst/pattern_gen_initial/mod_7_i337_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40066 \display_inst/pattern_gen_initial/mod_7_i312_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_477 ( input D1, C1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40226 \display_inst/pattern_gen_initial/mod_7_i333_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40265 \display_inst/pattern_gen_initial/mod_7_i308_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0xAC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_479 ( input D1, C1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40065 \display_inst/pattern_gen_initial/i2594_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40266 \display_inst/pattern_gen_initial/i1_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0x37C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_482 ( input D0, C0, B0, A0, 
    output F0 );

  lut40267 \display_inst/pattern_gen_initial/i1_2_lut_4_lut_adj_83 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_485 ( input D1, C1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40226 \display_inst/pattern_gen_initial/mod_4_i334_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40215 \display_inst/pattern_gen_initial/mod_4_i309_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_489 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40268 \display_inst/pattern_gen_initial/i9654_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40269 \display_inst/pattern_gen_initial/i1_2_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_491 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40270 \display_inst/pattern_gen_initial/i6400_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40271 \display_inst/pattern_gen_initial/i6310_2_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_495 ( input D1, C1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40272 \display_inst/pattern_gen_initial/i6291_2_lut_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \display_inst/pattern_gen_initial/i1_2_lut_3_lut_adj_56 ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_497 ( input D1, C1, B1, A1, D0, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40273 \display_inst/pattern_gen_initial/i9634_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40274 \display_inst/pattern_gen_initial/i3243_2_lut_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_499 ( input DI1, D1, C1, A1, D0, 
    B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40275 \display_inst/vga_init/i10277_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40276 \display_inst/pattern_gen_initial/i1354_2_lut ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre20068 \display_inst/vga_init/VSYNC ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0x0555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_500 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40277 \display_inst/pattern_gen_initial/i3_4_lut_adj_51 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40269 \display_inst/pattern_gen_initial/i1_2_lut_3_lut_adj_79 ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_503 ( input D0, C0, A0, output 
    F0 );
  wire   GNDI;

  lut40080 \display_inst/pattern_gen_initial/mod_7_i334_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_505 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40278 \display_inst/pattern_gen_initial/i1_4_lut_adj_55 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40279 \display_inst.pattern_gen_initial.i6302_2_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0xC808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_507 ( input D1, C1, B1, A1, D0, 
    C0, output F0, F1 );
  wire   GNDI;

  lut40280 \display_inst/pattern_gen_initial/i6362_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40091 \display_inst/pattern_gen_initial/i1_2_lut_adj_92 ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_509 ( input D1, C1, B1, A1, D0, 
    C0, output F0, F1 );
  wire   GNDI;

  lut40281 \display_inst/pattern_gen_initial/i9999_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40159 \display_inst/pattern_gen_initial/i5984_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0xE0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_511 ( input D1, C1, B1, A1, D0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40282 \display_inst/pattern_gen_initial/i9658_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40283 \display_inst/pattern_gen_initial/i1_2_lut_adj_85 ( .A(GNDI), 
    .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_514 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40284 \display_inst/pattern_gen_initial/i1_4_lut_adj_71 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40285 \display_inst/pattern_gen_initial/i2_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_515 ( input D1, C1, B1, A1, D0, 
    C0, output F0, F1 );
  wire   GNDI;

  lut40286 \display_inst/pattern_gen_initial/i30_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40188 \display_inst/pattern_gen_initial/i1322_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0x767E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_517 ( input D1, C1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40287 \display_inst/pattern_gen_initial/i1_2_lut_3_lut_adj_47 ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40288 \display_inst/pattern_gen_initial/i5993_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_519 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40192 \display_inst/pattern_gen_initial/i7_4_lut_adj_102 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40289 \display_inst/pattern_gen_initial/i1_4_lut_adj_99 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_521 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40192 \display_inst/pattern_gen_initial/i7_4_lut_adj_107 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40290 \display_inst/pattern_gen_initial/i1_4_lut_adj_104 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_523 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40192 \display_inst/pattern_gen_initial/i7_4_lut_adj_112 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40241 \display_inst/pattern_gen_initial/i1_4_lut_adj_109 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_525 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40291 \display_inst/pattern_gen_initial/i5_3_lut_adj_116 ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40241 \display_inst/pattern_gen_initial/i1_4_lut_adj_115 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_527 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40244 \display_inst/pattern_gen_initial/i7_4_lut_adj_123 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40241 \display_inst/pattern_gen_initial/i1_4_lut_adj_120 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module NES_inst_SLICE_529 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40292 \NES_inst/i5_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40293 \NES_inst/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_533 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40294 \NES_inst/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40295 \NES_inst/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_534 ( input D0, C0, B0, A0, output F0 );

  lut40296 \NES_inst/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_535 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40297 \NES_inst/i10274_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40298 \NES_inst/i1_4_lut_adj_3 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0x0303") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_537 ( input D0, C0, B0, A0, output F0 );

  lut40299 \board_inst/snakePos_inst/equal_81_i12_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_538 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40300 \board_inst/snakePos_inst/equal_51_i12_2_lut_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40301 \board_inst/snakePos_inst/equal_74_i12_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40300 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40301 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_540 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40302 \board_inst/snakePos_inst/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40303 \board_inst/snakePos_inst/equal_60_i12_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40302 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40303 ( input A, B, C, D, output Z );

  LUT4 #("0xEFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_542 ( input D1, C1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40304 \display_inst/vga_init/i1_2_lut_adj_146 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40305 \display_inst/vga_init/i8_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40304 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40305 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_543 ( input D1, C1, B1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40306 \board_inst/snakePos_inst/equal_58_i9_2_lut_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40307 \board_inst/snakePos_inst/equal_47_i9_2_lut_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40306 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40307 ( input A, B, C, D, output Z );

  LUT4 #("0xFF5F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_545 ( input D1, C1, B1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40308 \board_inst/snakePos_inst/equal_97_i9_2_lut_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40309 \board_inst/snakePos_inst/equal_64_i9_2_lut_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40308 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40309 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_547 ( input D1, C1, B1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40310 \board_inst/snakePos_inst/equal_60_i9_2_lut_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40311 \board_inst/snakePos_inst/equal_53_i9_2_lut_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40310 ( input A, B, C, D, output Z );

  LUT4 #("0xFF3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40311 ( input A, B, C, D, output Z );

  LUT4 #("0xAFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_549 ( input D1, C1, B1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40312 \board_inst/snakePos_inst/i6295_2_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40313 \board_inst/snakePos_inst/equal_54_i9_2_lut_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40312 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40313 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_555 ( input D1, C1, B1, D0, C0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40314 \display_inst/pattern_gen_initial/i1_2_lut_3_lut_adj_52 ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40315 \display_inst/pattern_gen_initial/i1_2_lut_3_lut_adj_50 ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40314 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40315 ( input A, B, C, D, output Z );

  LUT4 #("0x0050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_557 ( input D0, C0, B0, output 
    F0 );
  wire   GNDI;

  lut40316 \display_inst/pattern_gen_initial/i1358_2_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40316 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_559 ( input D0, C0, B0, A0, 
    output F0 );

  lut40257 \display_inst/pattern_gen_initial/i7_4_lut_adj_66 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_561 ( input D1, B1, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40317 \board_inst/snakePos_inst/equal_84_i11_2_lut ( .A(GNDI), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40318 \board_inst/snakePos_inst/equal_115_i11_2_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40317 ( input A, B, C, D, output Z );

  LUT4 #("0xFF33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40318 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_562 ( input D1, C1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40065 \board_inst/snakePos_inst/i5931_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40319 \board_inst/snakePos_inst/equal_60_i10_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40319 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_567 ( input D1, C1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40320 \board_inst/snakePos_inst/equal_67_i10_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40188 \board_inst/snakePos_inst/equal_77_i10_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40320 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_579 ( input D0, C0, B0, A0, 
    output F0 );

  lut40229 \display_inst/pattern_gen_initial/i1_4_lut_adj_127 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_586 ( input D1, C1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40304 \display_inst/pattern_gen_initial/i1_2_lut_adj_93 ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40091 \display_inst/pattern_gen_initial/i1_2_lut_adj_87 ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_587 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40228 \display_inst/pattern_gen_initial/i4_4_lut_adj_110 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40251 \display_inst/pattern_gen_initial/i4_4_lut_adj_121 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_591 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40218 \display_inst/pattern_gen_initial/i2_4_lut_adj_41 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40251 \display_inst/pattern_gen_initial/i2_4_lut_adj_113 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_592 ( input D1, C1, B1, A1, D0, 
    C0, output F0, F1 );
  wire   GNDI;

  lut40321 \display_inst/pattern_gen_initial/i9994_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40136 \display_inst/pattern_gen_initial/i1330_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40321 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_596 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40218 \display_inst/pattern_gen_initial/i4_4_lut_adj_105 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40229 \display_inst/pattern_gen_initial/i4_4_lut_adj_23 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_600 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40322 \display_inst/pattern_gen_initial/i4_4_lut_adj_100 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40323 \display_inst/pattern_gen_initial/i4_4_lut_adj_17 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40322 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40323 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_607 ( output F0 );
  wire   GNDI;

  lut40324 i1( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40324 ( input A, B, C, D, output Z );

  LUT4 #("0x0000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_SLICE_608 ( input DI1, C1, D0, C0, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40072 \board_inst/i2082_1_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40325 \board_inst/i10257_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20068 \board_inst/button_i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40325 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_609 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40326 \display_inst/vga_init/i1_2_lut_adj_151 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 i2018_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40326 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_618 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40327 \display_inst/pattern_gen_initial/i1_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40327 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_624 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40328 i4_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40066 \NES_inst/digital_7__I_0_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/button_i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40328 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_625 ( output F0 );
  wire   GNDI;

  lut40329 i11245( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40329 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module HSOSC_inst ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B HSOSC_inst( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(GNDI), 
    .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), .TRIM4(GNDI), 
    .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b00";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module display_inst_pll_init_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, 
    FEEDBACK, RESET_N, output INTFBOUT, OUTCORE, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \display_inst/pll_init/lscc_pll_inst/u_PLL_B ( 
    .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), 
    .DYNAMICDELAY6(GNDI), .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), 
    .DYNAMICDELAY3(GNDI), .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), 
    .DYNAMICDELAY0(GNDI), .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), 
    .SDI(GNDI), .LATCH(GNDI), .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), 
    .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module display_inst_pattern_gen_initial_mult_7 ( input A3, A0, B2, B0, output 
    O7, O6, O5, O4, O3, O2, O1, O0 );
  wire   GNDI;

  MAC16_B \display_inst/pattern_gen_initial/mult_7 ( .CLK(GNDI), .CE(GNDI), 
    .C15(GNDI), .C14(GNDI), .C13(GNDI), .C12(GNDI), .C11(GNDI), .C10(GNDI), 
    .C9(GNDI), .C8(GNDI), .C7(GNDI), .C6(GNDI), .C5(GNDI), .C4(GNDI), 
    .C3(GNDI), .C2(GNDI), .C1(GNDI), .C0(GNDI), .A15(GNDI), .A14(GNDI), 
    .A13(GNDI), .A12(GNDI), .A11(GNDI), .A10(GNDI), .A9(GNDI), .A8(GNDI), 
    .A7(GNDI), .A6(GNDI), .A5(GNDI), .A4(GNDI), .A3(A3), .A2(GNDI), .A1(GNDI), 
    .A0(A0), .B15(GNDI), .B14(GNDI), .B13(GNDI), .B12(GNDI), .B11(GNDI), 
    .B10(GNDI), .B9(GNDI), .B8(GNDI), .B7(GNDI), .B6(GNDI), .B5(GNDI), 
    .B4(GNDI), .B3(GNDI), .B2(B2), .B1(GNDI), .B0(B0), .D15(GNDI), .D14(GNDI), 
    .D13(GNDI), .D12(GNDI), .D11(GNDI), .D10(GNDI), .D9(GNDI), .D8(GNDI), 
    .D7(GNDI), .D6(GNDI), .D5(GNDI), .D4(GNDI), .D3(GNDI), .D2(GNDI), 
    .D1(GNDI), .D0(GNDI), .AHOLD(GNDI), .BHOLD(GNDI), .CHOLD(GNDI), 
    .DHOLD(GNDI), .IRSTTOP(GNDI), .IRSTBOT(GNDI), .ORSTTOP(GNDI), 
    .ORSTBOT(GNDI), .OLOADTOP(GNDI), .OLOADBOT(GNDI), .ADDSUBTOP(GNDI), 
    .ADDSUBBOT(GNDI), .OHOLDTOP(GNDI), .OHOLDBOT(GNDI), .CI(GNDI), 
    .ACCUMCI(GNDI), .SIGNEXTIN(GNDI), .O31(), .O30(), .O29(), .O28(), .O27(), 
    .O26(), .O25(), .O24(), .O23(), .O22(), .O21(), .O20(), .O19(), .O18(), 
    .O17(), .O16(), .O15(), .O14(), .O13(), .O12(), .O11(), .O10(), .O9(), 
    .O8(), .O7(O7), .O6(O6), .O5(O5), .O4(O4), .O3(O3), .O2(O2), .O1(O1), 
    .O0(O0), .CO(), .ACCUMCO(), .SIGNEXTOUT());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A3 => O7) = (0:0:0,0:0:0);
    (A3 => O6) = (0:0:0,0:0:0);
    (A3 => O5) = (0:0:0,0:0:0);
    (A3 => O4) = (0:0:0,0:0:0);
    (A3 => O3) = (0:0:0,0:0:0);
    (A0 => O7) = (0:0:0,0:0:0);
    (A0 => O6) = (0:0:0,0:0:0);
    (A0 => O5) = (0:0:0,0:0:0);
    (A0 => O4) = (0:0:0,0:0:0);
    (A0 => O3) = (0:0:0,0:0:0);
    (A0 => O2) = (0:0:0,0:0:0);
    (A0 => O1) = (0:0:0,0:0:0);
    (A0 => O0) = (0:0:0,0:0:0);
    (B2 => O7) = (0:0:0,0:0:0);
    (B2 => O6) = (0:0:0,0:0:0);
    (B2 => O5) = (0:0:0,0:0:0);
    (B2 => O4) = (0:0:0,0:0:0);
    (B2 => O3) = (0:0:0,0:0:0);
    (B2 => O2) = (0:0:0,0:0:0);
    (B0 => O7) = (0:0:0,0:0:0);
    (B0 => O6) = (0:0:0,0:0:0);
    (B0 => O5) = (0:0:0,0:0:0);
    (B0 => O4) = (0:0:0,0:0:0);
    (B0 => O3) = (0:0:0,0:0:0);
    (B0 => O2) = (0:0:0,0:0:0);
    (B0 => O1) = (0:0:0,0:0:0);
    (B0 => O0) = (0:0:0,0:0:0);
  endspecify

endmodule

module MAC16_B ( input CLK, CE, C15, C14, C13, C12, C11, C10, C9, C8, C7, C6, 
    C5, C4, C3, C2, C1, C0, A15, A14, A13, A12, A11, A10, A9, A8, A7, A6, A5, 
    A4, A3, A2, A1, A0, B15, B14, B13, B12, B11, B10, B9, B8, B7, B6, B5, B4, 
    B3, B2, B1, B0, D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, 
    D2, D1, D0, AHOLD, BHOLD, CHOLD, DHOLD, IRSTTOP, IRSTBOT, ORSTTOP, ORSTBOT, 
    OLOADTOP, OLOADBOT, ADDSUBTOP, ADDSUBBOT, OHOLDTOP, OHOLDBOT, CI, ACCUMCI, 
    SIGNEXTIN, output O31, O30, O29, O28, O27, O26, O25, O24, O23, O22, O21, 
    O20, O19, O18, O17, O16, O15, O14, O13, O12, O11, O10, O9, O8, O7, O6, O5, 
    O4, O3, O2, O1, O0, CO, ACCUMCO, SIGNEXTOUT );

  MAC16 INST10( .CLK(CLK), .CE(CE), .C15(C15), .C14(C14), .C13(C13), .C12(C12), 
    .C11(C11), .C10(C10), .C9(C9), .C8(C8), .C7(C7), .C6(C6), .C5(C5), .C4(C4), 
    .C3(C3), .C2(C2), .C1(C1), .C0(C0), .A15(A15), .A14(A14), .A13(A13), 
    .A12(A12), .A11(A11), .A10(A10), .A9(A9), .A8(A8), .A7(A7), .A6(A6), 
    .A5(A5), .A4(A4), .A3(A3), .A2(A2), .A1(A1), .A0(A0), .B15(B15), .B14(B14), 
    .B13(B13), .B12(B12), .B11(B11), .B10(B10), .B9(B9), .B8(B8), .B7(B7), 
    .B6(B6), .B5(B5), .B4(B4), .B3(B3), .B2(B2), .B1(B1), .B0(B0), .D15(D15), 
    .D14(D14), .D13(D13), .D12(D12), .D11(D11), .D10(D10), .D9(D9), .D8(D8), 
    .D7(D7), .D6(D6), .D5(D5), .D4(D4), .D3(D3), .D2(D2), .D1(D1), .D0(D0), 
    .AHOLD(AHOLD), .BHOLD(BHOLD), .CHOLD(CHOLD), .DHOLD(DHOLD), 
    .IRSTTOP(IRSTTOP), .IRSTBOT(IRSTBOT), .ORSTTOP(ORSTTOP), .ORSTBOT(ORSTBOT), 
    .OLOADTOP(OLOADTOP), .OLOADBOT(OLOADBOT), .ADDSUBTOP(ADDSUBTOP), 
    .ADDSUBBOT(ADDSUBBOT), .OHOLDTOP(OHOLDTOP), .OHOLDBOT(OHOLDBOT), .CI(CI), 
    .ACCUMCI(ACCUMCI), .SIGNEXTIN(SIGNEXTIN), .O31(O31), .O30(O30), .O29(O29), 
    .O28(O28), .O27(O27), .O26(O26), .O25(O25), .O24(O24), .O23(O23), 
    .O22(O22), .O21(O21), .O20(O20), .O19(O19), .O18(O18), .O17(O17), 
    .O16(O16), .O15(O15), .O14(O14), .O13(O13), .O12(O12), .O11(O11), 
    .O10(O10), .O9(O9), .O8(O8), .O7(O7), .O6(O6), .O5(O5), .O4(O4), .O3(O3), 
    .O2(O2), .O1(O1), .O0(O0), .CO(CO), .ACCUMCO(ACCUMCO), 
    .SIGNEXTOUT(SIGNEXTOUT));
  defparam INST10.NEG_TRIGGER = "0b0";
  defparam INST10.A_REG = "0b0";
  defparam INST10.B_REG = "0b0";
  defparam INST10.C_REG = "0b0";
  defparam INST10.D_REG = "0b0";
  defparam INST10.TOP_8x8_MULT_REG = "0b0";
  defparam INST10.BOT_8x8_MULT_REG = "0b0";
  defparam INST10.PIPELINE_16x16_MULT_REG1 = "0b0";
  defparam INST10.PIPELINE_16x16_MULT_REG2 = "0b0";
  defparam INST10.TOPOUTPUT_SELECT = "0b10";
  defparam INST10.TOPADDSUB_LOWERINPUT = "0b00";
  defparam INST10.TOPADDSUB_UPPERINPUT = "0b0";
  defparam INST10.TOPADDSUB_CARRYSELECT = "0b00";
  defparam INST10.BOTOUTPUT_SELECT = "0b10";
  defparam INST10.BOTADDSUB_LOWERINPUT = "0b00";
  defparam INST10.BOTADDSUB_UPPERINPUT = "0b0";
  defparam INST10.BOTADDSUB_CARRYSELECT = "0b00";
  defparam INST10.MODE_8x8 = "0b1";
  defparam INST10.A_SIGNED = "0b0";
  defparam INST10.B_SIGNED = "0b0";
endmodule

module display_inst_pattern_gen_initial_mult_68 ( input A2, A0, B2, B0, 
    output O6, O5, O4, O3, O2, O1, O0 );
  wire   GNDI;

  MAC16_B \display_inst/pattern_gen_initial/mult_68 ( .CLK(GNDI), .CE(GNDI), 
    .C15(GNDI), .C14(GNDI), .C13(GNDI), .C12(GNDI), .C11(GNDI), .C10(GNDI), 
    .C9(GNDI), .C8(GNDI), .C7(GNDI), .C6(GNDI), .C5(GNDI), .C4(GNDI), 
    .C3(GNDI), .C2(GNDI), .C1(GNDI), .C0(GNDI), .A15(GNDI), .A14(GNDI), 
    .A13(GNDI), .A12(GNDI), .A11(GNDI), .A10(GNDI), .A9(GNDI), .A8(GNDI), 
    .A7(GNDI), .A6(GNDI), .A5(GNDI), .A4(GNDI), .A3(GNDI), .A2(A2), .A1(GNDI), 
    .A0(A0), .B15(GNDI), .B14(GNDI), .B13(GNDI), .B12(GNDI), .B11(GNDI), 
    .B10(GNDI), .B9(GNDI), .B8(GNDI), .B7(GNDI), .B6(GNDI), .B5(GNDI), 
    .B4(GNDI), .B3(GNDI), .B2(B2), .B1(GNDI), .B0(B0), .D15(GNDI), .D14(GNDI), 
    .D13(GNDI), .D12(GNDI), .D11(GNDI), .D10(GNDI), .D9(GNDI), .D8(GNDI), 
    .D7(GNDI), .D6(GNDI), .D5(GNDI), .D4(GNDI), .D3(GNDI), .D2(GNDI), 
    .D1(GNDI), .D0(GNDI), .AHOLD(GNDI), .BHOLD(GNDI), .CHOLD(GNDI), 
    .DHOLD(GNDI), .IRSTTOP(GNDI), .IRSTBOT(GNDI), .ORSTTOP(GNDI), 
    .ORSTBOT(GNDI), .OLOADTOP(GNDI), .OLOADBOT(GNDI), .ADDSUBTOP(GNDI), 
    .ADDSUBBOT(GNDI), .OHOLDTOP(GNDI), .OHOLDBOT(GNDI), .CI(GNDI), 
    .ACCUMCI(GNDI), .SIGNEXTIN(GNDI), .O31(), .O30(), .O29(), .O28(), .O27(), 
    .O26(), .O25(), .O24(), .O23(), .O22(), .O21(), .O20(), .O19(), .O18(), 
    .O17(), .O16(), .O15(), .O14(), .O13(), .O12(), .O11(), .O10(), .O9(), 
    .O8(), .O7(), .O6(O6), .O5(O5), .O4(O4), .O3(O3), .O2(O2), .O1(O1), 
    .O0(O0), .CO(), .ACCUMCO(), .SIGNEXTOUT());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A2 => O6) = (0:0:0,0:0:0);
    (A2 => O5) = (0:0:0,0:0:0);
    (A2 => O4) = (0:0:0,0:0:0);
    (A2 => O3) = (0:0:0,0:0:0);
    (A2 => O2) = (0:0:0,0:0:0);
    (A0 => O6) = (0:0:0,0:0:0);
    (A0 => O5) = (0:0:0,0:0:0);
    (A0 => O4) = (0:0:0,0:0:0);
    (A0 => O3) = (0:0:0,0:0:0);
    (A0 => O2) = (0:0:0,0:0:0);
    (A0 => O1) = (0:0:0,0:0:0);
    (A0 => O0) = (0:0:0,0:0:0);
    (B2 => O6) = (0:0:0,0:0:0);
    (B2 => O5) = (0:0:0,0:0:0);
    (B2 => O4) = (0:0:0,0:0:0);
    (B2 => O3) = (0:0:0,0:0:0);
    (B2 => O2) = (0:0:0,0:0:0);
    (B0 => O6) = (0:0:0,0:0:0);
    (B0 => O5) = (0:0:0,0:0:0);
    (B0 => O4) = (0:0:0,0:0:0);
    (B0 => O3) = (0:0:0,0:0:0);
    (B0 => O2) = (0:0:0,0:0:0);
    (B0 => O1) = (0:0:0,0:0:0);
    (B0 => O0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_mult_8 ( input A3, A2, A0, B2, B0, 
    output O7, O6, O5, O4, O3, O2, O1, O0 );
  wire   GNDI;

  MAC16_B \display_inst/pattern_gen_initial/mult_8 ( .CLK(GNDI), .CE(GNDI), 
    .C15(GNDI), .C14(GNDI), .C13(GNDI), .C12(GNDI), .C11(GNDI), .C10(GNDI), 
    .C9(GNDI), .C8(GNDI), .C7(GNDI), .C6(GNDI), .C5(GNDI), .C4(GNDI), 
    .C3(GNDI), .C2(GNDI), .C1(GNDI), .C0(GNDI), .A15(GNDI), .A14(GNDI), 
    .A13(GNDI), .A12(GNDI), .A11(GNDI), .A10(GNDI), .A9(GNDI), .A8(GNDI), 
    .A7(GNDI), .A6(GNDI), .A5(GNDI), .A4(GNDI), .A3(A3), .A2(A2), .A1(GNDI), 
    .A0(A0), .B15(GNDI), .B14(GNDI), .B13(GNDI), .B12(GNDI), .B11(GNDI), 
    .B10(GNDI), .B9(GNDI), .B8(GNDI), .B7(GNDI), .B6(GNDI), .B5(GNDI), 
    .B4(GNDI), .B3(GNDI), .B2(B2), .B1(GNDI), .B0(B0), .D15(GNDI), .D14(GNDI), 
    .D13(GNDI), .D12(GNDI), .D11(GNDI), .D10(GNDI), .D9(GNDI), .D8(GNDI), 
    .D7(GNDI), .D6(GNDI), .D5(GNDI), .D4(GNDI), .D3(GNDI), .D2(GNDI), 
    .D1(GNDI), .D0(GNDI), .AHOLD(GNDI), .BHOLD(GNDI), .CHOLD(GNDI), 
    .DHOLD(GNDI), .IRSTTOP(GNDI), .IRSTBOT(GNDI), .ORSTTOP(GNDI), 
    .ORSTBOT(GNDI), .OLOADTOP(GNDI), .OLOADBOT(GNDI), .ADDSUBTOP(GNDI), 
    .ADDSUBBOT(GNDI), .OHOLDTOP(GNDI), .OHOLDBOT(GNDI), .CI(GNDI), 
    .ACCUMCI(GNDI), .SIGNEXTIN(GNDI), .O31(), .O30(), .O29(), .O28(), .O27(), 
    .O26(), .O25(), .O24(), .O23(), .O22(), .O21(), .O20(), .O19(), .O18(), 
    .O17(), .O16(), .O15(), .O14(), .O13(), .O12(), .O11(), .O10(), .O9(), 
    .O8(), .O7(O7), .O6(O6), .O5(O5), .O4(O4), .O3(O3), .O2(O2), .O1(O1), 
    .O0(O0), .CO(), .ACCUMCO(), .SIGNEXTOUT());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A3 => O7) = (0:0:0,0:0:0);
    (A3 => O6) = (0:0:0,0:0:0);
    (A3 => O5) = (0:0:0,0:0:0);
    (A3 => O4) = (0:0:0,0:0:0);
    (A3 => O3) = (0:0:0,0:0:0);
    (A2 => O7) = (0:0:0,0:0:0);
    (A2 => O6) = (0:0:0,0:0:0);
    (A2 => O5) = (0:0:0,0:0:0);
    (A2 => O4) = (0:0:0,0:0:0);
    (A2 => O3) = (0:0:0,0:0:0);
    (A2 => O2) = (0:0:0,0:0:0);
    (A0 => O7) = (0:0:0,0:0:0);
    (A0 => O6) = (0:0:0,0:0:0);
    (A0 => O5) = (0:0:0,0:0:0);
    (A0 => O4) = (0:0:0,0:0:0);
    (A0 => O3) = (0:0:0,0:0:0);
    (A0 => O2) = (0:0:0,0:0:0);
    (A0 => O1) = (0:0:0,0:0:0);
    (A0 => O0) = (0:0:0,0:0:0);
    (B2 => O7) = (0:0:0,0:0:0);
    (B2 => O6) = (0:0:0,0:0:0);
    (B2 => O5) = (0:0:0,0:0:0);
    (B2 => O4) = (0:0:0,0:0:0);
    (B2 => O3) = (0:0:0,0:0:0);
    (B2 => O2) = (0:0:0,0:0:0);
    (B0 => O7) = (0:0:0,0:0:0);
    (B0 => O6) = (0:0:0,0:0:0);
    (B0 => O5) = (0:0:0,0:0:0);
    (B0 => O4) = (0:0:0,0:0:0);
    (B0 => O3) = (0:0:0,0:0:0);
    (B0 => O2) = (0:0:0,0:0:0);
    (B0 => O1) = (0:0:0,0:0:0);
    (B0 => O0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_mult_10 ( input A3, A1, A0, B2, B0, 
    output O7, O6, O5, O4, O3, O2, O1, O0 );
  wire   GNDI;

  MAC16_B \display_inst/pattern_gen_initial/mult_10 ( .CLK(GNDI), .CE(GNDI), 
    .C15(GNDI), .C14(GNDI), .C13(GNDI), .C12(GNDI), .C11(GNDI), .C10(GNDI), 
    .C9(GNDI), .C8(GNDI), .C7(GNDI), .C6(GNDI), .C5(GNDI), .C4(GNDI), 
    .C3(GNDI), .C2(GNDI), .C1(GNDI), .C0(GNDI), .A15(GNDI), .A14(GNDI), 
    .A13(GNDI), .A12(GNDI), .A11(GNDI), .A10(GNDI), .A9(GNDI), .A8(GNDI), 
    .A7(GNDI), .A6(GNDI), .A5(GNDI), .A4(GNDI), .A3(A3), .A2(GNDI), .A1(A1), 
    .A0(A0), .B15(GNDI), .B14(GNDI), .B13(GNDI), .B12(GNDI), .B11(GNDI), 
    .B10(GNDI), .B9(GNDI), .B8(GNDI), .B7(GNDI), .B6(GNDI), .B5(GNDI), 
    .B4(GNDI), .B3(GNDI), .B2(B2), .B1(GNDI), .B0(B0), .D15(GNDI), .D14(GNDI), 
    .D13(GNDI), .D12(GNDI), .D11(GNDI), .D10(GNDI), .D9(GNDI), .D8(GNDI), 
    .D7(GNDI), .D6(GNDI), .D5(GNDI), .D4(GNDI), .D3(GNDI), .D2(GNDI), 
    .D1(GNDI), .D0(GNDI), .AHOLD(GNDI), .BHOLD(GNDI), .CHOLD(GNDI), 
    .DHOLD(GNDI), .IRSTTOP(GNDI), .IRSTBOT(GNDI), .ORSTTOP(GNDI), 
    .ORSTBOT(GNDI), .OLOADTOP(GNDI), .OLOADBOT(GNDI), .ADDSUBTOP(GNDI), 
    .ADDSUBBOT(GNDI), .OHOLDTOP(GNDI), .OHOLDBOT(GNDI), .CI(GNDI), 
    .ACCUMCI(GNDI), .SIGNEXTIN(GNDI), .O31(), .O30(), .O29(), .O28(), .O27(), 
    .O26(), .O25(), .O24(), .O23(), .O22(), .O21(), .O20(), .O19(), .O18(), 
    .O17(), .O16(), .O15(), .O14(), .O13(), .O12(), .O11(), .O10(), .O9(), 
    .O8(), .O7(O7), .O6(O6), .O5(O5), .O4(O4), .O3(O3), .O2(O2), .O1(O1), 
    .O0(O0), .CO(), .ACCUMCO(), .SIGNEXTOUT());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A3 => O7) = (0:0:0,0:0:0);
    (A3 => O6) = (0:0:0,0:0:0);
    (A3 => O5) = (0:0:0,0:0:0);
    (A3 => O4) = (0:0:0,0:0:0);
    (A3 => O3) = (0:0:0,0:0:0);
    (A1 => O7) = (0:0:0,0:0:0);
    (A1 => O6) = (0:0:0,0:0:0);
    (A1 => O5) = (0:0:0,0:0:0);
    (A1 => O4) = (0:0:0,0:0:0);
    (A1 => O3) = (0:0:0,0:0:0);
    (A1 => O2) = (0:0:0,0:0:0);
    (A1 => O1) = (0:0:0,0:0:0);
    (A0 => O7) = (0:0:0,0:0:0);
    (A0 => O6) = (0:0:0,0:0:0);
    (A0 => O5) = (0:0:0,0:0:0);
    (A0 => O4) = (0:0:0,0:0:0);
    (A0 => O3) = (0:0:0,0:0:0);
    (A0 => O2) = (0:0:0,0:0:0);
    (A0 => O1) = (0:0:0,0:0:0);
    (A0 => O0) = (0:0:0,0:0:0);
    (B2 => O7) = (0:0:0,0:0:0);
    (B2 => O6) = (0:0:0,0:0:0);
    (B2 => O5) = (0:0:0,0:0:0);
    (B2 => O4) = (0:0:0,0:0:0);
    (B2 => O3) = (0:0:0,0:0:0);
    (B2 => O2) = (0:0:0,0:0:0);
    (B0 => O7) = (0:0:0,0:0:0);
    (B0 => O6) = (0:0:0,0:0:0);
    (B0 => O5) = (0:0:0,0:0:0);
    (B0 => O4) = (0:0:0,0:0:0);
    (B0 => O3) = (0:0:0,0:0:0);
    (B0 => O2) = (0:0:0,0:0:0);
    (B0 => O1) = (0:0:0,0:0:0);
    (B0 => O0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_mult_9 ( input A3, A1, A0, B2, B0, 
    output O7, O6, O5, O4, O3, O2, O1, O0 );
  wire   GNDI;

  MAC16_B \display_inst/pattern_gen_initial/mult_9 ( .CLK(GNDI), .CE(GNDI), 
    .C15(GNDI), .C14(GNDI), .C13(GNDI), .C12(GNDI), .C11(GNDI), .C10(GNDI), 
    .C9(GNDI), .C8(GNDI), .C7(GNDI), .C6(GNDI), .C5(GNDI), .C4(GNDI), 
    .C3(GNDI), .C2(GNDI), .C1(GNDI), .C0(GNDI), .A15(GNDI), .A14(GNDI), 
    .A13(GNDI), .A12(GNDI), .A11(GNDI), .A10(GNDI), .A9(GNDI), .A8(GNDI), 
    .A7(GNDI), .A6(GNDI), .A5(GNDI), .A4(GNDI), .A3(A3), .A2(GNDI), .A1(A1), 
    .A0(A0), .B15(GNDI), .B14(GNDI), .B13(GNDI), .B12(GNDI), .B11(GNDI), 
    .B10(GNDI), .B9(GNDI), .B8(GNDI), .B7(GNDI), .B6(GNDI), .B5(GNDI), 
    .B4(GNDI), .B3(GNDI), .B2(B2), .B1(GNDI), .B0(B0), .D15(GNDI), .D14(GNDI), 
    .D13(GNDI), .D12(GNDI), .D11(GNDI), .D10(GNDI), .D9(GNDI), .D8(GNDI), 
    .D7(GNDI), .D6(GNDI), .D5(GNDI), .D4(GNDI), .D3(GNDI), .D2(GNDI), 
    .D1(GNDI), .D0(GNDI), .AHOLD(GNDI), .BHOLD(GNDI), .CHOLD(GNDI), 
    .DHOLD(GNDI), .IRSTTOP(GNDI), .IRSTBOT(GNDI), .ORSTTOP(GNDI), 
    .ORSTBOT(GNDI), .OLOADTOP(GNDI), .OLOADBOT(GNDI), .ADDSUBTOP(GNDI), 
    .ADDSUBBOT(GNDI), .OHOLDTOP(GNDI), .OHOLDBOT(GNDI), .CI(GNDI), 
    .ACCUMCI(GNDI), .SIGNEXTIN(GNDI), .O31(), .O30(), .O29(), .O28(), .O27(), 
    .O26(), .O25(), .O24(), .O23(), .O22(), .O21(), .O20(), .O19(), .O18(), 
    .O17(), .O16(), .O15(), .O14(), .O13(), .O12(), .O11(), .O10(), .O9(), 
    .O8(), .O7(O7), .O6(O6), .O5(O5), .O4(O4), .O3(O3), .O2(O2), .O1(O1), 
    .O0(O0), .CO(), .ACCUMCO(), .SIGNEXTOUT());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A3 => O7) = (0:0:0,0:0:0);
    (A3 => O6) = (0:0:0,0:0:0);
    (A3 => O5) = (0:0:0,0:0:0);
    (A3 => O4) = (0:0:0,0:0:0);
    (A3 => O3) = (0:0:0,0:0:0);
    (A1 => O7) = (0:0:0,0:0:0);
    (A1 => O6) = (0:0:0,0:0:0);
    (A1 => O5) = (0:0:0,0:0:0);
    (A1 => O4) = (0:0:0,0:0:0);
    (A1 => O3) = (0:0:0,0:0:0);
    (A1 => O2) = (0:0:0,0:0:0);
    (A1 => O1) = (0:0:0,0:0:0);
    (A0 => O7) = (0:0:0,0:0:0);
    (A0 => O6) = (0:0:0,0:0:0);
    (A0 => O5) = (0:0:0,0:0:0);
    (A0 => O4) = (0:0:0,0:0:0);
    (A0 => O3) = (0:0:0,0:0:0);
    (A0 => O2) = (0:0:0,0:0:0);
    (A0 => O1) = (0:0:0,0:0:0);
    (A0 => O0) = (0:0:0,0:0:0);
    (B2 => O7) = (0:0:0,0:0:0);
    (B2 => O6) = (0:0:0,0:0:0);
    (B2 => O5) = (0:0:0,0:0:0);
    (B2 => O4) = (0:0:0,0:0:0);
    (B2 => O3) = (0:0:0,0:0:0);
    (B2 => O2) = (0:0:0,0:0:0);
    (B0 => O7) = (0:0:0,0:0:0);
    (B0 => O6) = (0:0:0,0:0:0);
    (B0 => O5) = (0:0:0,0:0:0);
    (B0 => O4) = (0:0:0,0:0:0);
    (B0 => O3) = (0:0:0,0:0:0);
    (B0 => O2) = (0:0:0,0:0:0);
    (B0 => O1) = (0:0:0,0:0:0);
    (B0 => O0) = (0:0:0,0:0:0);
  endspecify

endmodule

module NES_inst_output_i0_i0 ( input PADDI, CE, INCLK, output DI0 );
  wire   GNDI, PADDI_dly, INCLK_dly, CE_dly;

  IOL_B_B \NES_inst/output_i0_i0 ( .PADDI(PADDI_dly), .DO1(GNDI), .DO0(GNDI), 
    .CE(CE_dly), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(INCLK_dly), .OUTCLK(GNDI), 
    .PADDO(), .PADDT(), .DI1(), .DI0(DI0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (INCLK => DI0) = (0:0:0,0:0:0);
    $setuphold (posedge INCLK, PADDI, 0:0:0, 0:0:0,,,, INCLK_dly, PADDI_dly);
    $setuphold (posedge INCLK, CE, 0:0:0, 0:0:0,,,, INCLK_dly, CE_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "NONE_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module pll_in_clock ( output PADDI, input pll_in_clock );
  wire   GNDI;

  BB_B_B \pll_in_clock_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(pll_in_clock));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (pll_in_clock => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module data ( output PADDI, input data );
  wire   GNDI;

  BB_B_B \data_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(data));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (data => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_0_ ( input PADDO, output rgb0 );
  wire   VCCI;

  BB_B_B \rgb_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_1_ ( input PADDO, output rgb1 );
  wire   VCCI;

  BB_B_B \rgb_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_2_ ( input PADDO, output rgb2 );
  wire   VCCI;

  BB_B_B \rgb_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb2) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_3_ ( input PADDO, output rgb3 );
  wire   VCCI;

  BB_B_B \rgb_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb3) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_4_ ( input PADDO, output rgb4 );
  wire   VCCI;

  BB_B_B \rgb_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb4) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_5_ ( input PADDO, output rgb5 );
  wire   VCCI;

  BB_B_B \rgb_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb5) = (0:0:0,0:0:0);
  endspecify

endmodule

module delete_me_0_ ( input PADDO, output deleteme0 );
  wire   VCCI;

  BB_B_B \delete_me_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(deleteme0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => deleteme0) = (0:0:0,0:0:0);
  endspecify

endmodule

module delete_me_1_ ( input PADDO, output deleteme1 );
  wire   VCCI;

  BB_B_B \delete_me_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(deleteme1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => deleteme1) = (0:0:0,0:0:0);
  endspecify

endmodule

module delete_me_2_ ( input PADDO, output deleteme2 );
  wire   VCCI;

  BB_B_B \delete_me_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(deleteme2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => deleteme2) = (0:0:0,0:0:0);
  endspecify

endmodule

module VSYNC ( input PADDO, output VSYNC );
  wire   VCCI;

  BB_B_B \VSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module HSYNC ( input PADDO, output HSYNC );
  wire   VCCI;

  BB_B_B \HSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(HSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => HSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module pll_outcore_o ( input PADDO, output pll_outcore_o );
  wire   VCCI;

  BB_B_B \pll_outcore_o_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(pll_outcore_o));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => pll_outcore_o) = (0:0:0,0:0:0);
  endspecify

endmodule

module continCLK ( input PADDO, output continCLK );
  wire   VCCI;

  BB_B_B \continCLK_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(continCLK));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => continCLK) = (0:0:0,0:0:0);
  endspecify

endmodule

module latch ( input PADDO, output latch );
  wire   VCCI;

  BB_B_B \latch_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(latch));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => latch) = (0:0:0,0:0:0);
  endspecify

endmodule
