<profile>

<section name = "Vivado HLS Report for 'sobel'" level="0">
<item name = "Date">Mon Dec 10 17:59:07 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">edge3</item>
<item name = "Solution">solution1</item>
<item name = "Product family">aartix7</item>
<item name = "Target device">xa7a12tcsg325-1q</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">0.000</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">0, 0, ?, ?, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, -, -</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, -</column>
<column name="Register">-, -, -, -</column>
<specialColumn name="Available">40, 40, 16000, 8000</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="INPUT_STREAMINPUT_STREAM_V_data_V_TDATA">in, 24, axis, INPUT_STREAMINPUT_STREAM_V_data_V, pointer</column>
<column name="INPUT_STREAMINPUT_STREAM_V_keep_V_TKEEP">in, 3, axis, INPUT_STREAMINPUT_STREAM_V_keep_V, pointer</column>
<column name="INPUT_STREAMINPUT_STREAM_V_strb_V_TSTRB">in, 3, axis, INPUT_STREAMINPUT_STREAM_V_strb_V, pointer</column>
<column name="INPUT_STREAMINPUT_STREAM_V_user_V_TUSER">in, 1, axis, INPUT_STREAMINPUT_STREAM_V_user_V, pointer</column>
<column name="INPUT_STREAMINPUT_STREAM_V_last_V_TLAST">in, 1, axis, INPUT_STREAMINPUT_STREAM_V_last_V, pointer</column>
<column name="INPUT_STREAMINPUT_STREAM_V_id_V_TID">in, 1, axis, INPUT_STREAMINPUT_STREAM_V_id_V, pointer</column>
<column name="INPUT_STREAMINPUT_STREAM_V_dest_V_TDEST">in, 1, axis, INPUT_STREAMINPUT_STREAM_V_dest_V, pointer</column>
<column name="OUTPUT_STREAMOUTPUT_STREAM_V_data_V_TDATA">in, 24, axis, OUTPUT_STREAMOUTPUT_STREAM_V_data_V, pointer</column>
<column name="OUTPUT_STREAMOUTPUT_STREAM_V_keep_V_TKEEP">in, 3, axis, OUTPUT_STREAMOUTPUT_STREAM_V_keep_V, pointer</column>
<column name="OUTPUT_STREAMOUTPUT_STREAM_V_strb_V_TSTRB">in, 3, axis, OUTPUT_STREAMOUTPUT_STREAM_V_strb_V, pointer</column>
<column name="OUTPUT_STREAMOUTPUT_STREAM_V_user_V_TUSER">in, 1, axis, OUTPUT_STREAMOUTPUT_STREAM_V_user_V, pointer</column>
<column name="OUTPUT_STREAMOUTPUT_STREAM_V_last_V_TLAST">in, 1, axis, OUTPUT_STREAMOUTPUT_STREAM_V_last_V, pointer</column>
<column name="OUTPUT_STREAMOUTPUT_STREAM_V_id_V_TID">in, 1, axis, OUTPUT_STREAMOUTPUT_STREAM_V_id_V, pointer</column>
<column name="OUTPUT_STREAMOUTPUT_STREAM_V_dest_V_TDEST">in, 1, axis, OUTPUT_STREAMOUTPUT_STREAM_V_dest_V, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_none, sobel, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, sobel, return value</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">0.00</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
</table>
</item>
</section>
</profile>
