/***************************************************************************//**
* \file cyhal_triggers_boy2.h
*
* \brief
* BOY2 family HAL triggers header
*
********************************************************************************
* \copyright
* (c) (2016-2023), Cypress Semiconductor Corporation (an Infineon company) or
* an affiliate of Cypress Semiconductor Corporation.
*
* SPDX-License-Identifier: Apache-2.0
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
*     http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*******************************************************************************/

#ifndef _CYHAL_TRIGGERS_BOY2_H_
#define _CYHAL_TRIGGERS_BOY2_H_

/**
 * \addtogroup group_hal_impl_triggers_boy2 BOY2
 * \ingroup group_hal_impl_triggers
 * \{
 * Trigger connections for boy2
 */

#if defined(__cplusplus)
extern "C" {
#endif /* __cplusplus */

/** \cond INTERNAL */
/** @brief Name of each input trigger. */
typedef enum
{
    _CYHAL_TRIGGER_CPUSS_ZERO = 0, //!< cpuss.zero
    _CYHAL_TRIGGER_CANFD0_TR_DBG_DMA_REQ0 = 1, //!< canfd[0].tr_dbg_dma_req[0]
    _CYHAL_TRIGGER_CANFD0_TR_DBG_DMA_REQ1 = 2, //!< canfd[0].tr_dbg_dma_req[1]
    _CYHAL_TRIGGER_CANFD0_TR_FIFO00 = 3, //!< canfd[0].tr_fifo0[0]
    _CYHAL_TRIGGER_CANFD0_TR_FIFO01 = 4, //!< canfd[0].tr_fifo0[1]
    _CYHAL_TRIGGER_CANFD0_TR_FIFO10 = 5, //!< canfd[0].tr_fifo1[0]
    _CYHAL_TRIGGER_CANFD0_TR_FIFO11 = 6, //!< canfd[0].tr_fifo1[1]
    _CYHAL_TRIGGER_CANFD0_TR_TMP_RTP_OUT0 = 7, //!< canfd[0].tr_tmp_rtp_out[0]
    _CYHAL_TRIGGER_CANFD0_TR_TMP_RTP_OUT1 = 8, //!< canfd[0].tr_tmp_rtp_out[1]
    _CYHAL_TRIGGER_CORDIC0_TR_DONE_MXCORDIC = 9, //!< cordic[0].tr_done_mxcordic
    _CYHAL_TRIGGER_CPUSS_DW0_TR_OUT0 = 10, //!< cpuss.dw0_tr_out[0]
    _CYHAL_TRIGGER_CPUSS_DW0_TR_OUT1 = 11, //!< cpuss.dw0_tr_out[1]
    _CYHAL_TRIGGER_CPUSS_DW0_TR_OUT2 = 12, //!< cpuss.dw0_tr_out[2]
    _CYHAL_TRIGGER_CPUSS_DW0_TR_OUT3 = 13, //!< cpuss.dw0_tr_out[3]
    _CYHAL_TRIGGER_CPUSS_DW0_TR_OUT4 = 14, //!< cpuss.dw0_tr_out[4]
    _CYHAL_TRIGGER_CPUSS_DW0_TR_OUT5 = 15, //!< cpuss.dw0_tr_out[5]
    _CYHAL_TRIGGER_CPUSS_DW0_TR_OUT6 = 16, //!< cpuss.dw0_tr_out[6]
    _CYHAL_TRIGGER_CPUSS_DW0_TR_OUT7 = 17, //!< cpuss.dw0_tr_out[7]
    _CYHAL_TRIGGER_CPUSS_DW0_TR_OUT8 = 18, //!< cpuss.dw0_tr_out[8]
    _CYHAL_TRIGGER_CPUSS_DW0_TR_OUT9 = 19, //!< cpuss.dw0_tr_out[9]
    _CYHAL_TRIGGER_CPUSS_DW0_TR_OUT10 = 20, //!< cpuss.dw0_tr_out[10]
    _CYHAL_TRIGGER_CPUSS_DW0_TR_OUT11 = 21, //!< cpuss.dw0_tr_out[11]
    _CYHAL_TRIGGER_CPUSS_DW0_TR_OUT12 = 22, //!< cpuss.dw0_tr_out[12]
    _CYHAL_TRIGGER_CPUSS_DW0_TR_OUT13 = 23, //!< cpuss.dw0_tr_out[13]
    _CYHAL_TRIGGER_CPUSS_DW0_TR_OUT14 = 24, //!< cpuss.dw0_tr_out[14]
    _CYHAL_TRIGGER_CPUSS_DW0_TR_OUT15 = 25, //!< cpuss.dw0_tr_out[15]
    _CYHAL_TRIGGER_CPUSS_DW1_TR_OUT0 = 26, //!< cpuss.dw1_tr_out[0]
    _CYHAL_TRIGGER_CPUSS_DW1_TR_OUT1 = 27, //!< cpuss.dw1_tr_out[1]
    _CYHAL_TRIGGER_CPUSS_DW1_TR_OUT2 = 28, //!< cpuss.dw1_tr_out[2]
    _CYHAL_TRIGGER_CPUSS_DW1_TR_OUT3 = 29, //!< cpuss.dw1_tr_out[3]
    _CYHAL_TRIGGER_CPUSS_DW1_TR_OUT4 = 30, //!< cpuss.dw1_tr_out[4]
    _CYHAL_TRIGGER_CPUSS_DW1_TR_OUT5 = 31, //!< cpuss.dw1_tr_out[5]
    _CYHAL_TRIGGER_CPUSS_DW1_TR_OUT6 = 32, //!< cpuss.dw1_tr_out[6]
    _CYHAL_TRIGGER_CPUSS_DW1_TR_OUT7 = 33, //!< cpuss.dw1_tr_out[7]
    _CYHAL_TRIGGER_CPUSS_DW1_TR_OUT8 = 34, //!< cpuss.dw1_tr_out[8]
    _CYHAL_TRIGGER_CPUSS_DW1_TR_OUT9 = 35, //!< cpuss.dw1_tr_out[9]
    _CYHAL_TRIGGER_CPUSS_DW1_TR_OUT10 = 36, //!< cpuss.dw1_tr_out[10]
    _CYHAL_TRIGGER_CPUSS_DW1_TR_OUT11 = 37, //!< cpuss.dw1_tr_out[11]
    _CYHAL_TRIGGER_CPUSS_DW1_TR_OUT12 = 38, //!< cpuss.dw1_tr_out[12]
    _CYHAL_TRIGGER_CPUSS_DW1_TR_OUT13 = 39, //!< cpuss.dw1_tr_out[13]
    _CYHAL_TRIGGER_CPUSS_DW1_TR_OUT14 = 40, //!< cpuss.dw1_tr_out[14]
    _CYHAL_TRIGGER_CPUSS_DW1_TR_OUT15 = 41, //!< cpuss.dw1_tr_out[15]
    _CYHAL_TRIGGER_CPUSS_TR_FAULT0 = 42, //!< cpuss.tr_fault[0]
    _CYHAL_TRIGGER_DEBUG600_CTI_TR_OUT0 = 43, //!< debug600.cti_tr_out[0]
    _CYHAL_TRIGGER_DEBUG600_CTI_TR_OUT1 = 44, //!< debug600.cti_tr_out[1]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN0 = 45, //!< ioss.peri_tr_io_input_in[0]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN1 = 46, //!< ioss.peri_tr_io_input_in[1]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN2 = 47, //!< ioss.peri_tr_io_input_in[2]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN3 = 48, //!< ioss.peri_tr_io_input_in[3]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN4 = 49, //!< ioss.peri_tr_io_input_in[4]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN5 = 50, //!< ioss.peri_tr_io_input_in[5]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN6 = 51, //!< ioss.peri_tr_io_input_in[6]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN7 = 52, //!< ioss.peri_tr_io_input_in[7]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN8 = 53, //!< ioss.peri_tr_io_input_in[8]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN9 = 54, //!< ioss.peri_tr_io_input_in[9]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN10 = 55, //!< ioss.peri_tr_io_input_in[10]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN11 = 56, //!< ioss.peri_tr_io_input_in[11]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN12 = 57, //!< ioss.peri_tr_io_input_in[12]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN13 = 58, //!< ioss.peri_tr_io_input_in[13]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN14 = 59, //!< ioss.peri_tr_io_input_in[14]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN15 = 60, //!< ioss.peri_tr_io_input_in[15]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN16 = 61, //!< ioss.peri_tr_io_input_in[16]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN17 = 62, //!< ioss.peri_tr_io_input_in[17]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN18 = 63, //!< ioss.peri_tr_io_input_in[18]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN19 = 64, //!< ioss.peri_tr_io_input_in[19]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN20 = 65, //!< ioss.peri_tr_io_input_in[20]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN21 = 66, //!< ioss.peri_tr_io_input_in[21]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN22 = 67, //!< ioss.peri_tr_io_input_in[22]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN23 = 68, //!< ioss.peri_tr_io_input_in[23]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN24 = 69, //!< ioss.peri_tr_io_input_in[24]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN25 = 70, //!< ioss.peri_tr_io_input_in[25]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN26 = 71, //!< ioss.peri_tr_io_input_in[26]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN27 = 72, //!< ioss.peri_tr_io_input_in[27]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN28 = 73, //!< ioss.peri_tr_io_input_in[28]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN29 = 74, //!< ioss.peri_tr_io_input_in[29]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN30 = 75, //!< ioss.peri_tr_io_input_in[30]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN31 = 76, //!< ioss.peri_tr_io_input_in[31]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN32 = 77, //!< ioss.peri_tr_io_input_in[32]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN33 = 78, //!< ioss.peri_tr_io_input_in[33]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN34 = 79, //!< ioss.peri_tr_io_input_in[34]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN35 = 80, //!< ioss.peri_tr_io_input_in[35]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN36 = 81, //!< ioss.peri_tr_io_input_in[36]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN37 = 82, //!< ioss.peri_tr_io_input_in[37]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN38 = 83, //!< ioss.peri_tr_io_input_in[38]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN39 = 84, //!< ioss.peri_tr_io_input_in[39]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN40 = 85, //!< ioss.peri_tr_io_input_in[40]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN41 = 86, //!< ioss.peri_tr_io_input_in[41]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN42 = 87, //!< ioss.peri_tr_io_input_in[42]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN43 = 88, //!< ioss.peri_tr_io_input_in[43]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN44 = 89, //!< ioss.peri_tr_io_input_in[44]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN45 = 90, //!< ioss.peri_tr_io_input_in[45]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN46 = 91, //!< ioss.peri_tr_io_input_in[46]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN47 = 92, //!< ioss.peri_tr_io_input_in[47]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN48 = 93, //!< ioss.peri_tr_io_input_in[48]
    _CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN49 = 94, //!< ioss.peri_tr_io_input_in[49]
    _CYHAL_TRIGGER_LPCOMP_DSI_COMP0 = 95, //!< lpcomp.dsi_comp0
    _CYHAL_TRIGGER_LPCOMP_DSI_COMP1 = 96, //!< lpcomp.dsi_comp1
    _CYHAL_TRIGGER_PASS_TR_FIFO_LEVEL_OUT0 = 97, //!< pass.tr_fifo_level_out[0]
    _CYHAL_TRIGGER_PASS_TR_FIFO_LEVEL_OUT1 = 98, //!< pass.tr_fifo_level_out[1]
    _CYHAL_TRIGGER_PASS_TR_FIFO_LEVEL_OUT2 = 99, //!< pass.tr_fifo_level_out[2]
    _CYHAL_TRIGGER_PASS_TR_FIFO_LEVEL_OUT3 = 100, //!< pass.tr_fifo_level_out[3]
    _CYHAL_TRIGGER_PASS_TR_LEVEL_OUT0 = 101, //!< pass.tr_level_out[0]
    _CYHAL_TRIGGER_PASS_TR_LEVEL_OUT1 = 102, //!< pass.tr_level_out[1]
    _CYHAL_TRIGGER_PASS_TR_LEVEL_OUT2 = 103, //!< pass.tr_level_out[2]
    _CYHAL_TRIGGER_PASS_TR_LEVEL_OUT3 = 104, //!< pass.tr_level_out[3]
    _CYHAL_TRIGGER_PASS_TR_LEVEL_OUT4 = 105, //!< pass.tr_level_out[4]
    _CYHAL_TRIGGER_PASS_TR_LEVEL_OUT5 = 106, //!< pass.tr_level_out[5]
    _CYHAL_TRIGGER_PASS_TR_LEVEL_OUT6 = 107, //!< pass.tr_level_out[6]
    _CYHAL_TRIGGER_PASS_TR_LEVEL_OUT7 = 108, //!< pass.tr_level_out[7]
    _CYHAL_TRIGGER_PASS_TR_PULSE_OUT0 = 109, //!< pass.tr_pulse_out[0]
    _CYHAL_TRIGGER_PASS_TR_PULSE_OUT1 = 110, //!< pass.tr_pulse_out[1]
    _CYHAL_TRIGGER_PASS_TR_PULSE_OUT2 = 111, //!< pass.tr_pulse_out[2]
    _CYHAL_TRIGGER_PASS_TR_PULSE_OUT3 = 112, //!< pass.tr_pulse_out[3]
    _CYHAL_TRIGGER_PASS_TR_PULSE_OUT4 = 113, //!< pass.tr_pulse_out[4]
    _CYHAL_TRIGGER_PASS_TR_PULSE_OUT5 = 114, //!< pass.tr_pulse_out[5]
    _CYHAL_TRIGGER_PASS_TR_PULSE_OUT6 = 115, //!< pass.tr_pulse_out[6]
    _CYHAL_TRIGGER_PASS_TR_PULSE_OUT7 = 116, //!< pass.tr_pulse_out[7]
    _CYHAL_TRIGGER_SCB0_TR_I2C_SCL_FILTERED = 117, //!< scb[0].tr_i2c_scl_filtered
    _CYHAL_TRIGGER_SCB1_TR_I2C_SCL_FILTERED = 118, //!< scb[1].tr_i2c_scl_filtered
    _CYHAL_TRIGGER_SCB2_TR_I2C_SCL_FILTERED = 119, //!< scb[2].tr_i2c_scl_filtered
    _CYHAL_TRIGGER_SCB3_TR_I2C_SCL_FILTERED = 120, //!< scb[3].tr_i2c_scl_filtered
    _CYHAL_TRIGGER_SCB4_TR_I2C_SCL_FILTERED = 121, //!< scb[4].tr_i2c_scl_filtered
    _CYHAL_TRIGGER_SCB5_TR_I2C_SCL_FILTERED = 122, //!< scb[5].tr_i2c_scl_filtered
    _CYHAL_TRIGGER_SCB0_TR_RX_REQ = 123, //!< scb[0].tr_rx_req
    _CYHAL_TRIGGER_SCB1_TR_RX_REQ = 124, //!< scb[1].tr_rx_req
    _CYHAL_TRIGGER_SCB2_TR_RX_REQ = 125, //!< scb[2].tr_rx_req
    _CYHAL_TRIGGER_SCB3_TR_RX_REQ = 126, //!< scb[3].tr_rx_req
    _CYHAL_TRIGGER_SCB4_TR_RX_REQ = 127, //!< scb[4].tr_rx_req
    _CYHAL_TRIGGER_SCB5_TR_RX_REQ = 128, //!< scb[5].tr_rx_req
    _CYHAL_TRIGGER_SCB0_TR_TX_REQ = 129, //!< scb[0].tr_tx_req
    _CYHAL_TRIGGER_SCB1_TR_TX_REQ = 130, //!< scb[1].tr_tx_req
    _CYHAL_TRIGGER_SCB2_TR_TX_REQ = 131, //!< scb[2].tr_tx_req
    _CYHAL_TRIGGER_SCB3_TR_TX_REQ = 132, //!< scb[3].tr_tx_req
    _CYHAL_TRIGGER_SCB4_TR_TX_REQ = 133, //!< scb[4].tr_tx_req
    _CYHAL_TRIGGER_SCB5_TR_TX_REQ = 134, //!< scb[5].tr_tx_req
    _CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT256 = 135, //!< tcpwm[0].tr_motif_out[256]
    _CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT257 = 136, //!< tcpwm[0].tr_motif_out[257]
    _CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT258 = 137, //!< tcpwm[0].tr_motif_out[258]
    _CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT259 = 138, //!< tcpwm[0].tr_motif_out[259]
    _CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT260 = 139, //!< tcpwm[0].tr_motif_out[260]
    _CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT261 = 140, //!< tcpwm[0].tr_motif_out[261]
    _CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT262 = 141, //!< tcpwm[0].tr_motif_out[262]
    _CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT263 = 142, //!< tcpwm[0].tr_motif_out[263]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT00 = 143, //!< tcpwm[0].tr_out0[0]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT01 = 144, //!< tcpwm[0].tr_out0[1]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT02 = 145, //!< tcpwm[0].tr_out0[2]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT03 = 146, //!< tcpwm[0].tr_out0[3]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT0256 = 147, //!< tcpwm[0].tr_out0[256]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT0257 = 148, //!< tcpwm[0].tr_out0[257]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT0258 = 149, //!< tcpwm[0].tr_out0[258]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT0259 = 150, //!< tcpwm[0].tr_out0[259]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT0260 = 151, //!< tcpwm[0].tr_out0[260]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT0261 = 152, //!< tcpwm[0].tr_out0[261]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT0262 = 153, //!< tcpwm[0].tr_out0[262]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT0263 = 154, //!< tcpwm[0].tr_out0[263]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT0512 = 155, //!< tcpwm[0].tr_out0[512]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT0513 = 156, //!< tcpwm[0].tr_out0[513]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT0514 = 157, //!< tcpwm[0].tr_out0[514]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT0515 = 158, //!< tcpwm[0].tr_out0[515]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT0516 = 159, //!< tcpwm[0].tr_out0[516]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT0517 = 160, //!< tcpwm[0].tr_out0[517]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT0518 = 161, //!< tcpwm[0].tr_out0[518]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT0519 = 162, //!< tcpwm[0].tr_out0[519]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT10 = 163, //!< tcpwm[0].tr_out1[0]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT11 = 164, //!< tcpwm[0].tr_out1[1]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT12 = 165, //!< tcpwm[0].tr_out1[2]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT13 = 166, //!< tcpwm[0].tr_out1[3]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT1256 = 167, //!< tcpwm[0].tr_out1[256]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT1257 = 168, //!< tcpwm[0].tr_out1[257]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT1258 = 169, //!< tcpwm[0].tr_out1[258]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT1259 = 170, //!< tcpwm[0].tr_out1[259]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT1260 = 171, //!< tcpwm[0].tr_out1[260]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT1261 = 172, //!< tcpwm[0].tr_out1[261]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT1262 = 173, //!< tcpwm[0].tr_out1[262]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT1263 = 174, //!< tcpwm[0].tr_out1[263]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT1512 = 175, //!< tcpwm[0].tr_out1[512]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT1513 = 176, //!< tcpwm[0].tr_out1[513]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT1514 = 177, //!< tcpwm[0].tr_out1[514]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT1515 = 178, //!< tcpwm[0].tr_out1[515]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT1516 = 179, //!< tcpwm[0].tr_out1[516]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT1517 = 180, //!< tcpwm[0].tr_out1[517]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT1518 = 181, //!< tcpwm[0].tr_out1[518]
    _CYHAL_TRIGGER_TCPWM0_TR_OUT1519 = 182, //!< tcpwm[0].tr_out1[519]
} _cyhal_trigger_source_boy2_t;

/** Typedef for internal device family specific trigger source to generic trigger source */
typedef _cyhal_trigger_source_boy2_t cyhal_internal_source_t;

/** @brief Get a public source signal type (cyhal_trigger_source_boy2_t) given an internal source signal and signal type */
#define _CYHAL_TRIGGER_CREATE_SOURCE(src, type)    ((src) << 1 | (type))
/** @brief Get an internal source signal (_cyhal_trigger_source_boy2_t) given a public source signal. */
#define _CYHAL_TRIGGER_GET_SOURCE_SIGNAL(src)      ((cyhal_internal_source_t)((src) >> 1))
/** @brief Get the signal type (cyhal_signal_type_t) given a public source signal. */
#define _CYHAL_TRIGGER_GET_SOURCE_TYPE(src)        ((cyhal_signal_type_t)((src) & 1))
/** \endcond */

/** @brief Name of each input trigger. */
typedef enum
{
    CYHAL_TRIGGER_CPUSS_ZERO_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CPUSS_ZERO, CYHAL_SIGNAL_TYPE_EDGE), //!< cpuss.zero
    CYHAL_TRIGGER_CPUSS_ZERO_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CPUSS_ZERO, CYHAL_SIGNAL_TYPE_LEVEL), //!< cpuss.zero
    CYHAL_TRIGGER_CANFD0_TR_DBG_DMA_REQ0 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CANFD0_TR_DBG_DMA_REQ0, CYHAL_SIGNAL_TYPE_LEVEL), //!< canfd[0].tr_dbg_dma_req[0]
    CYHAL_TRIGGER_CANFD0_TR_DBG_DMA_REQ1 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CANFD0_TR_DBG_DMA_REQ1, CYHAL_SIGNAL_TYPE_LEVEL), //!< canfd[0].tr_dbg_dma_req[1]
    CYHAL_TRIGGER_CANFD0_TR_FIFO00 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CANFD0_TR_FIFO00, CYHAL_SIGNAL_TYPE_LEVEL), //!< canfd[0].tr_fifo0[0]
    CYHAL_TRIGGER_CANFD0_TR_FIFO01 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CANFD0_TR_FIFO01, CYHAL_SIGNAL_TYPE_LEVEL), //!< canfd[0].tr_fifo0[1]
    CYHAL_TRIGGER_CANFD0_TR_FIFO10 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CANFD0_TR_FIFO10, CYHAL_SIGNAL_TYPE_LEVEL), //!< canfd[0].tr_fifo1[0]
    CYHAL_TRIGGER_CANFD0_TR_FIFO11 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CANFD0_TR_FIFO11, CYHAL_SIGNAL_TYPE_LEVEL), //!< canfd[0].tr_fifo1[1]
    CYHAL_TRIGGER_CANFD0_TR_TMP_RTP_OUT0 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CANFD0_TR_TMP_RTP_OUT0, CYHAL_SIGNAL_TYPE_EDGE), //!< canfd[0].tr_tmp_rtp_out[0]
    CYHAL_TRIGGER_CANFD0_TR_TMP_RTP_OUT1 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CANFD0_TR_TMP_RTP_OUT1, CYHAL_SIGNAL_TYPE_EDGE), //!< canfd[0].tr_tmp_rtp_out[1]
    CYHAL_TRIGGER_CORDIC0_TR_DONE_MXCORDIC = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CORDIC0_TR_DONE_MXCORDIC, CYHAL_SIGNAL_TYPE_LEVEL), //!< cordic[0].tr_done_mxcordic
    CYHAL_TRIGGER_CPUSS_DW0_TR_OUT0 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CPUSS_DW0_TR_OUT0, CYHAL_SIGNAL_TYPE_EDGE), //!< cpuss.dw0_tr_out[0]
    CYHAL_TRIGGER_CPUSS_DW0_TR_OUT1 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CPUSS_DW0_TR_OUT1, CYHAL_SIGNAL_TYPE_EDGE), //!< cpuss.dw0_tr_out[1]
    CYHAL_TRIGGER_CPUSS_DW0_TR_OUT2 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CPUSS_DW0_TR_OUT2, CYHAL_SIGNAL_TYPE_EDGE), //!< cpuss.dw0_tr_out[2]
    CYHAL_TRIGGER_CPUSS_DW0_TR_OUT3 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CPUSS_DW0_TR_OUT3, CYHAL_SIGNAL_TYPE_EDGE), //!< cpuss.dw0_tr_out[3]
    CYHAL_TRIGGER_CPUSS_DW0_TR_OUT4 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CPUSS_DW0_TR_OUT4, CYHAL_SIGNAL_TYPE_EDGE), //!< cpuss.dw0_tr_out[4]
    CYHAL_TRIGGER_CPUSS_DW0_TR_OUT5 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CPUSS_DW0_TR_OUT5, CYHAL_SIGNAL_TYPE_EDGE), //!< cpuss.dw0_tr_out[5]
    CYHAL_TRIGGER_CPUSS_DW0_TR_OUT6 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CPUSS_DW0_TR_OUT6, CYHAL_SIGNAL_TYPE_EDGE), //!< cpuss.dw0_tr_out[6]
    CYHAL_TRIGGER_CPUSS_DW0_TR_OUT7 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CPUSS_DW0_TR_OUT7, CYHAL_SIGNAL_TYPE_EDGE), //!< cpuss.dw0_tr_out[7]
    CYHAL_TRIGGER_CPUSS_DW0_TR_OUT8 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CPUSS_DW0_TR_OUT8, CYHAL_SIGNAL_TYPE_EDGE), //!< cpuss.dw0_tr_out[8]
    CYHAL_TRIGGER_CPUSS_DW0_TR_OUT9 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CPUSS_DW0_TR_OUT9, CYHAL_SIGNAL_TYPE_EDGE), //!< cpuss.dw0_tr_out[9]
    CYHAL_TRIGGER_CPUSS_DW0_TR_OUT10 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CPUSS_DW0_TR_OUT10, CYHAL_SIGNAL_TYPE_EDGE), //!< cpuss.dw0_tr_out[10]
    CYHAL_TRIGGER_CPUSS_DW0_TR_OUT11 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CPUSS_DW0_TR_OUT11, CYHAL_SIGNAL_TYPE_EDGE), //!< cpuss.dw0_tr_out[11]
    CYHAL_TRIGGER_CPUSS_DW0_TR_OUT12 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CPUSS_DW0_TR_OUT12, CYHAL_SIGNAL_TYPE_EDGE), //!< cpuss.dw0_tr_out[12]
    CYHAL_TRIGGER_CPUSS_DW0_TR_OUT13 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CPUSS_DW0_TR_OUT13, CYHAL_SIGNAL_TYPE_EDGE), //!< cpuss.dw0_tr_out[13]
    CYHAL_TRIGGER_CPUSS_DW0_TR_OUT14 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CPUSS_DW0_TR_OUT14, CYHAL_SIGNAL_TYPE_EDGE), //!< cpuss.dw0_tr_out[14]
    CYHAL_TRIGGER_CPUSS_DW0_TR_OUT15 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CPUSS_DW0_TR_OUT15, CYHAL_SIGNAL_TYPE_EDGE), //!< cpuss.dw0_tr_out[15]
    CYHAL_TRIGGER_CPUSS_DW1_TR_OUT0 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CPUSS_DW1_TR_OUT0, CYHAL_SIGNAL_TYPE_EDGE), //!< cpuss.dw1_tr_out[0]
    CYHAL_TRIGGER_CPUSS_DW1_TR_OUT1 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CPUSS_DW1_TR_OUT1, CYHAL_SIGNAL_TYPE_EDGE), //!< cpuss.dw1_tr_out[1]
    CYHAL_TRIGGER_CPUSS_DW1_TR_OUT2 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CPUSS_DW1_TR_OUT2, CYHAL_SIGNAL_TYPE_EDGE), //!< cpuss.dw1_tr_out[2]
    CYHAL_TRIGGER_CPUSS_DW1_TR_OUT3 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CPUSS_DW1_TR_OUT3, CYHAL_SIGNAL_TYPE_EDGE), //!< cpuss.dw1_tr_out[3]
    CYHAL_TRIGGER_CPUSS_DW1_TR_OUT4 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CPUSS_DW1_TR_OUT4, CYHAL_SIGNAL_TYPE_EDGE), //!< cpuss.dw1_tr_out[4]
    CYHAL_TRIGGER_CPUSS_DW1_TR_OUT5 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CPUSS_DW1_TR_OUT5, CYHAL_SIGNAL_TYPE_EDGE), //!< cpuss.dw1_tr_out[5]
    CYHAL_TRIGGER_CPUSS_DW1_TR_OUT6 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CPUSS_DW1_TR_OUT6, CYHAL_SIGNAL_TYPE_EDGE), //!< cpuss.dw1_tr_out[6]
    CYHAL_TRIGGER_CPUSS_DW1_TR_OUT7 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CPUSS_DW1_TR_OUT7, CYHAL_SIGNAL_TYPE_EDGE), //!< cpuss.dw1_tr_out[7]
    CYHAL_TRIGGER_CPUSS_DW1_TR_OUT8 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CPUSS_DW1_TR_OUT8, CYHAL_SIGNAL_TYPE_EDGE), //!< cpuss.dw1_tr_out[8]
    CYHAL_TRIGGER_CPUSS_DW1_TR_OUT9 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CPUSS_DW1_TR_OUT9, CYHAL_SIGNAL_TYPE_EDGE), //!< cpuss.dw1_tr_out[9]
    CYHAL_TRIGGER_CPUSS_DW1_TR_OUT10 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CPUSS_DW1_TR_OUT10, CYHAL_SIGNAL_TYPE_EDGE), //!< cpuss.dw1_tr_out[10]
    CYHAL_TRIGGER_CPUSS_DW1_TR_OUT11 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CPUSS_DW1_TR_OUT11, CYHAL_SIGNAL_TYPE_EDGE), //!< cpuss.dw1_tr_out[11]
    CYHAL_TRIGGER_CPUSS_DW1_TR_OUT12 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CPUSS_DW1_TR_OUT12, CYHAL_SIGNAL_TYPE_EDGE), //!< cpuss.dw1_tr_out[12]
    CYHAL_TRIGGER_CPUSS_DW1_TR_OUT13 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CPUSS_DW1_TR_OUT13, CYHAL_SIGNAL_TYPE_EDGE), //!< cpuss.dw1_tr_out[13]
    CYHAL_TRIGGER_CPUSS_DW1_TR_OUT14 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CPUSS_DW1_TR_OUT14, CYHAL_SIGNAL_TYPE_EDGE), //!< cpuss.dw1_tr_out[14]
    CYHAL_TRIGGER_CPUSS_DW1_TR_OUT15 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CPUSS_DW1_TR_OUT15, CYHAL_SIGNAL_TYPE_EDGE), //!< cpuss.dw1_tr_out[15]
    CYHAL_TRIGGER_CPUSS_TR_FAULT0_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CPUSS_TR_FAULT0, CYHAL_SIGNAL_TYPE_EDGE), //!< cpuss.tr_fault[0]
    CYHAL_TRIGGER_CPUSS_TR_FAULT0_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_CPUSS_TR_FAULT0, CYHAL_SIGNAL_TYPE_LEVEL), //!< cpuss.tr_fault[0]
    CYHAL_TRIGGER_DEBUG600_CTI_TR_OUT0_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_DEBUG600_CTI_TR_OUT0, CYHAL_SIGNAL_TYPE_EDGE), //!< debug600.cti_tr_out[0]
    CYHAL_TRIGGER_DEBUG600_CTI_TR_OUT0_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_DEBUG600_CTI_TR_OUT0, CYHAL_SIGNAL_TYPE_LEVEL), //!< debug600.cti_tr_out[0]
    CYHAL_TRIGGER_DEBUG600_CTI_TR_OUT1_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_DEBUG600_CTI_TR_OUT1, CYHAL_SIGNAL_TYPE_EDGE), //!< debug600.cti_tr_out[1]
    CYHAL_TRIGGER_DEBUG600_CTI_TR_OUT1_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_DEBUG600_CTI_TR_OUT1, CYHAL_SIGNAL_TYPE_LEVEL), //!< debug600.cti_tr_out[1]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN0_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN0, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[0]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN0_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN0, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[0]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN1_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN1, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[1]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN1_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN1, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[1]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN2_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN2, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[2]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN2_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN2, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[2]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN3_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN3, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[3]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN3_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN3, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[3]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN4_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN4, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[4]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN4_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN4, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[4]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN5_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN5, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[5]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN5_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN5, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[5]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN6_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN6, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[6]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN6_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN6, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[6]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN7_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN7, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[7]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN7_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN7, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[7]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN8_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN8, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[8]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN8_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN8, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[8]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN9_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN9, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[9]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN9_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN9, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[9]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN10_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN10, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[10]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN10_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN10, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[10]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN11_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN11, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[11]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN11_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN11, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[11]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN12_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN12, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[12]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN12_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN12, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[12]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN13_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN13, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[13]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN13_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN13, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[13]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN14_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN14, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[14]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN14_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN14, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[14]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN15_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN15, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[15]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN15_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN15, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[15]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN16_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN16, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[16]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN16_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN16, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[16]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN17_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN17, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[17]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN17_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN17, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[17]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN18_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN18, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[18]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN18_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN18, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[18]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN19_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN19, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[19]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN19_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN19, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[19]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN20_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN20, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[20]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN20_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN20, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[20]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN21_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN21, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[21]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN21_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN21, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[21]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN22_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN22, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[22]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN22_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN22, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[22]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN23_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN23, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[23]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN23_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN23, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[23]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN24_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN24, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[24]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN24_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN24, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[24]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN25_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN25, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[25]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN25_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN25, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[25]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN26_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN26, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[26]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN26_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN26, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[26]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN27_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN27, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[27]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN27_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN27, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[27]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN28_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN28, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[28]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN28_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN28, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[28]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN29_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN29, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[29]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN29_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN29, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[29]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN30_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN30, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[30]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN30_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN30, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[30]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN31_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN31, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[31]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN31_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN31, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[31]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN32_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN32, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[32]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN32_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN32, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[32]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN33_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN33, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[33]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN33_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN33, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[33]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN34_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN34, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[34]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN34_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN34, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[34]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN35_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN35, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[35]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN35_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN35, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[35]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN36_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN36, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[36]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN36_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN36, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[36]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN37_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN37, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[37]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN37_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN37, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[37]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN38_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN38, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[38]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN38_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN38, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[38]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN39_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN39, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[39]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN39_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN39, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[39]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN40_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN40, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[40]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN40_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN40, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[40]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN41_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN41, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[41]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN41_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN41, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[41]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN42_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN42, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[42]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN42_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN42, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[42]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN43_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN43, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[43]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN43_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN43, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[43]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN44_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN44, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[44]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN44_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN44, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[44]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN45_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN45, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[45]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN45_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN45, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[45]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN46_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN46, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[46]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN46_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN46, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[46]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN47_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN47, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[47]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN47_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN47, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[47]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN48_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN48, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[48]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN48_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN48, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[48]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN49_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN49, CYHAL_SIGNAL_TYPE_EDGE), //!< ioss.peri_tr_io_input_in[49]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN49_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN49, CYHAL_SIGNAL_TYPE_LEVEL), //!< ioss.peri_tr_io_input_in[49]
    CYHAL_TRIGGER_LPCOMP_DSI_COMP0 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_LPCOMP_DSI_COMP0, CYHAL_SIGNAL_TYPE_LEVEL), //!< lpcomp.dsi_comp0
    CYHAL_TRIGGER_LPCOMP_DSI_COMP1 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_LPCOMP_DSI_COMP1, CYHAL_SIGNAL_TYPE_LEVEL), //!< lpcomp.dsi_comp1
    CYHAL_TRIGGER_PASS_TR_FIFO_LEVEL_OUT0 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_PASS_TR_FIFO_LEVEL_OUT0, CYHAL_SIGNAL_TYPE_LEVEL), //!< pass.tr_fifo_level_out[0]
    CYHAL_TRIGGER_PASS_TR_FIFO_LEVEL_OUT1 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_PASS_TR_FIFO_LEVEL_OUT1, CYHAL_SIGNAL_TYPE_LEVEL), //!< pass.tr_fifo_level_out[1]
    CYHAL_TRIGGER_PASS_TR_FIFO_LEVEL_OUT2 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_PASS_TR_FIFO_LEVEL_OUT2, CYHAL_SIGNAL_TYPE_LEVEL), //!< pass.tr_fifo_level_out[2]
    CYHAL_TRIGGER_PASS_TR_FIFO_LEVEL_OUT3 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_PASS_TR_FIFO_LEVEL_OUT3, CYHAL_SIGNAL_TYPE_LEVEL), //!< pass.tr_fifo_level_out[3]
    CYHAL_TRIGGER_PASS_TR_LEVEL_OUT0 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_PASS_TR_LEVEL_OUT0, CYHAL_SIGNAL_TYPE_LEVEL), //!< pass.tr_level_out[0]
    CYHAL_TRIGGER_PASS_TR_LEVEL_OUT1 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_PASS_TR_LEVEL_OUT1, CYHAL_SIGNAL_TYPE_LEVEL), //!< pass.tr_level_out[1]
    CYHAL_TRIGGER_PASS_TR_LEVEL_OUT2 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_PASS_TR_LEVEL_OUT2, CYHAL_SIGNAL_TYPE_LEVEL), //!< pass.tr_level_out[2]
    CYHAL_TRIGGER_PASS_TR_LEVEL_OUT3 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_PASS_TR_LEVEL_OUT3, CYHAL_SIGNAL_TYPE_LEVEL), //!< pass.tr_level_out[3]
    CYHAL_TRIGGER_PASS_TR_LEVEL_OUT4 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_PASS_TR_LEVEL_OUT4, CYHAL_SIGNAL_TYPE_LEVEL), //!< pass.tr_level_out[4]
    CYHAL_TRIGGER_PASS_TR_LEVEL_OUT5 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_PASS_TR_LEVEL_OUT5, CYHAL_SIGNAL_TYPE_LEVEL), //!< pass.tr_level_out[5]
    CYHAL_TRIGGER_PASS_TR_LEVEL_OUT6 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_PASS_TR_LEVEL_OUT6, CYHAL_SIGNAL_TYPE_LEVEL), //!< pass.tr_level_out[6]
    CYHAL_TRIGGER_PASS_TR_LEVEL_OUT7 = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_PASS_TR_LEVEL_OUT7, CYHAL_SIGNAL_TYPE_LEVEL), //!< pass.tr_level_out[7]
    CYHAL_TRIGGER_PASS_TR_PULSE_OUT0_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_PASS_TR_PULSE_OUT0, CYHAL_SIGNAL_TYPE_EDGE), //!< pass.tr_pulse_out[0]
    CYHAL_TRIGGER_PASS_TR_PULSE_OUT0_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_PASS_TR_PULSE_OUT0, CYHAL_SIGNAL_TYPE_LEVEL), //!< pass.tr_pulse_out[0]
    CYHAL_TRIGGER_PASS_TR_PULSE_OUT1_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_PASS_TR_PULSE_OUT1, CYHAL_SIGNAL_TYPE_EDGE), //!< pass.tr_pulse_out[1]
    CYHAL_TRIGGER_PASS_TR_PULSE_OUT1_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_PASS_TR_PULSE_OUT1, CYHAL_SIGNAL_TYPE_LEVEL), //!< pass.tr_pulse_out[1]
    CYHAL_TRIGGER_PASS_TR_PULSE_OUT2_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_PASS_TR_PULSE_OUT2, CYHAL_SIGNAL_TYPE_EDGE), //!< pass.tr_pulse_out[2]
    CYHAL_TRIGGER_PASS_TR_PULSE_OUT2_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_PASS_TR_PULSE_OUT2, CYHAL_SIGNAL_TYPE_LEVEL), //!< pass.tr_pulse_out[2]
    CYHAL_TRIGGER_PASS_TR_PULSE_OUT3_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_PASS_TR_PULSE_OUT3, CYHAL_SIGNAL_TYPE_EDGE), //!< pass.tr_pulse_out[3]
    CYHAL_TRIGGER_PASS_TR_PULSE_OUT3_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_PASS_TR_PULSE_OUT3, CYHAL_SIGNAL_TYPE_LEVEL), //!< pass.tr_pulse_out[3]
    CYHAL_TRIGGER_PASS_TR_PULSE_OUT4_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_PASS_TR_PULSE_OUT4, CYHAL_SIGNAL_TYPE_EDGE), //!< pass.tr_pulse_out[4]
    CYHAL_TRIGGER_PASS_TR_PULSE_OUT4_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_PASS_TR_PULSE_OUT4, CYHAL_SIGNAL_TYPE_LEVEL), //!< pass.tr_pulse_out[4]
    CYHAL_TRIGGER_PASS_TR_PULSE_OUT5_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_PASS_TR_PULSE_OUT5, CYHAL_SIGNAL_TYPE_EDGE), //!< pass.tr_pulse_out[5]
    CYHAL_TRIGGER_PASS_TR_PULSE_OUT5_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_PASS_TR_PULSE_OUT5, CYHAL_SIGNAL_TYPE_LEVEL), //!< pass.tr_pulse_out[5]
    CYHAL_TRIGGER_PASS_TR_PULSE_OUT6_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_PASS_TR_PULSE_OUT6, CYHAL_SIGNAL_TYPE_EDGE), //!< pass.tr_pulse_out[6]
    CYHAL_TRIGGER_PASS_TR_PULSE_OUT6_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_PASS_TR_PULSE_OUT6, CYHAL_SIGNAL_TYPE_LEVEL), //!< pass.tr_pulse_out[6]
    CYHAL_TRIGGER_PASS_TR_PULSE_OUT7_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_PASS_TR_PULSE_OUT7, CYHAL_SIGNAL_TYPE_EDGE), //!< pass.tr_pulse_out[7]
    CYHAL_TRIGGER_PASS_TR_PULSE_OUT7_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_PASS_TR_PULSE_OUT7, CYHAL_SIGNAL_TYPE_LEVEL), //!< pass.tr_pulse_out[7]
    CYHAL_TRIGGER_SCB0_TR_I2C_SCL_FILTERED = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_SCB0_TR_I2C_SCL_FILTERED, CYHAL_SIGNAL_TYPE_LEVEL), //!< scb[0].tr_i2c_scl_filtered
    CYHAL_TRIGGER_SCB1_TR_I2C_SCL_FILTERED = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_SCB1_TR_I2C_SCL_FILTERED, CYHAL_SIGNAL_TYPE_LEVEL), //!< scb[1].tr_i2c_scl_filtered
    CYHAL_TRIGGER_SCB2_TR_I2C_SCL_FILTERED = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_SCB2_TR_I2C_SCL_FILTERED, CYHAL_SIGNAL_TYPE_LEVEL), //!< scb[2].tr_i2c_scl_filtered
    CYHAL_TRIGGER_SCB3_TR_I2C_SCL_FILTERED = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_SCB3_TR_I2C_SCL_FILTERED, CYHAL_SIGNAL_TYPE_LEVEL), //!< scb[3].tr_i2c_scl_filtered
    CYHAL_TRIGGER_SCB4_TR_I2C_SCL_FILTERED = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_SCB4_TR_I2C_SCL_FILTERED, CYHAL_SIGNAL_TYPE_LEVEL), //!< scb[4].tr_i2c_scl_filtered
    CYHAL_TRIGGER_SCB5_TR_I2C_SCL_FILTERED = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_SCB5_TR_I2C_SCL_FILTERED, CYHAL_SIGNAL_TYPE_LEVEL), //!< scb[5].tr_i2c_scl_filtered
    CYHAL_TRIGGER_SCB0_TR_RX_REQ = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_SCB0_TR_RX_REQ, CYHAL_SIGNAL_TYPE_LEVEL), //!< scb[0].tr_rx_req
    CYHAL_TRIGGER_SCB1_TR_RX_REQ = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_SCB1_TR_RX_REQ, CYHAL_SIGNAL_TYPE_LEVEL), //!< scb[1].tr_rx_req
    CYHAL_TRIGGER_SCB2_TR_RX_REQ = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_SCB2_TR_RX_REQ, CYHAL_SIGNAL_TYPE_LEVEL), //!< scb[2].tr_rx_req
    CYHAL_TRIGGER_SCB3_TR_RX_REQ = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_SCB3_TR_RX_REQ, CYHAL_SIGNAL_TYPE_LEVEL), //!< scb[3].tr_rx_req
    CYHAL_TRIGGER_SCB4_TR_RX_REQ = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_SCB4_TR_RX_REQ, CYHAL_SIGNAL_TYPE_LEVEL), //!< scb[4].tr_rx_req
    CYHAL_TRIGGER_SCB5_TR_RX_REQ = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_SCB5_TR_RX_REQ, CYHAL_SIGNAL_TYPE_LEVEL), //!< scb[5].tr_rx_req
    CYHAL_TRIGGER_SCB0_TR_TX_REQ = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_SCB0_TR_TX_REQ, CYHAL_SIGNAL_TYPE_LEVEL), //!< scb[0].tr_tx_req
    CYHAL_TRIGGER_SCB1_TR_TX_REQ = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_SCB1_TR_TX_REQ, CYHAL_SIGNAL_TYPE_LEVEL), //!< scb[1].tr_tx_req
    CYHAL_TRIGGER_SCB2_TR_TX_REQ = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_SCB2_TR_TX_REQ, CYHAL_SIGNAL_TYPE_LEVEL), //!< scb[2].tr_tx_req
    CYHAL_TRIGGER_SCB3_TR_TX_REQ = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_SCB3_TR_TX_REQ, CYHAL_SIGNAL_TYPE_LEVEL), //!< scb[3].tr_tx_req
    CYHAL_TRIGGER_SCB4_TR_TX_REQ = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_SCB4_TR_TX_REQ, CYHAL_SIGNAL_TYPE_LEVEL), //!< scb[4].tr_tx_req
    CYHAL_TRIGGER_SCB5_TR_TX_REQ = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_SCB5_TR_TX_REQ, CYHAL_SIGNAL_TYPE_LEVEL), //!< scb[5].tr_tx_req
    CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT256_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT256, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_motif_out[256]
    CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT256_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT256, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_motif_out[256]
    CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT257_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT257, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_motif_out[257]
    CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT257_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT257, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_motif_out[257]
    CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT258_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT258, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_motif_out[258]
    CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT258_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT258, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_motif_out[258]
    CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT259_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT259, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_motif_out[259]
    CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT259_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT259, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_motif_out[259]
    CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT260_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT260, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_motif_out[260]
    CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT260_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT260, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_motif_out[260]
    CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT261_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT261, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_motif_out[261]
    CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT261_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT261, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_motif_out[261]
    CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT262_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT262, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_motif_out[262]
    CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT262_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT262, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_motif_out[262]
    CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT263_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT263, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_motif_out[263]
    CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT263_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT263, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_motif_out[263]
    CYHAL_TRIGGER_TCPWM0_TR_OUT00_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT00, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out0[0]
    CYHAL_TRIGGER_TCPWM0_TR_OUT00_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT00, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out0[0]
    CYHAL_TRIGGER_TCPWM0_TR_OUT01_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT01, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out0[1]
    CYHAL_TRIGGER_TCPWM0_TR_OUT01_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT01, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out0[1]
    CYHAL_TRIGGER_TCPWM0_TR_OUT02_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT02, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out0[2]
    CYHAL_TRIGGER_TCPWM0_TR_OUT02_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT02, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out0[2]
    CYHAL_TRIGGER_TCPWM0_TR_OUT03_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT03, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out0[3]
    CYHAL_TRIGGER_TCPWM0_TR_OUT03_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT03, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out0[3]
    CYHAL_TRIGGER_TCPWM0_TR_OUT0256_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT0256, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out0[256]
    CYHAL_TRIGGER_TCPWM0_TR_OUT0256_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT0256, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out0[256]
    CYHAL_TRIGGER_TCPWM0_TR_OUT0257_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT0257, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out0[257]
    CYHAL_TRIGGER_TCPWM0_TR_OUT0257_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT0257, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out0[257]
    CYHAL_TRIGGER_TCPWM0_TR_OUT0258_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT0258, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out0[258]
    CYHAL_TRIGGER_TCPWM0_TR_OUT0258_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT0258, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out0[258]
    CYHAL_TRIGGER_TCPWM0_TR_OUT0259_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT0259, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out0[259]
    CYHAL_TRIGGER_TCPWM0_TR_OUT0259_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT0259, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out0[259]
    CYHAL_TRIGGER_TCPWM0_TR_OUT0260_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT0260, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out0[260]
    CYHAL_TRIGGER_TCPWM0_TR_OUT0260_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT0260, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out0[260]
    CYHAL_TRIGGER_TCPWM0_TR_OUT0261_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT0261, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out0[261]
    CYHAL_TRIGGER_TCPWM0_TR_OUT0261_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT0261, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out0[261]
    CYHAL_TRIGGER_TCPWM0_TR_OUT0262_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT0262, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out0[262]
    CYHAL_TRIGGER_TCPWM0_TR_OUT0262_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT0262, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out0[262]
    CYHAL_TRIGGER_TCPWM0_TR_OUT0263_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT0263, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out0[263]
    CYHAL_TRIGGER_TCPWM0_TR_OUT0263_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT0263, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out0[263]
    CYHAL_TRIGGER_TCPWM0_TR_OUT0512_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT0512, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out0[512]
    CYHAL_TRIGGER_TCPWM0_TR_OUT0512_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT0512, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out0[512]
    CYHAL_TRIGGER_TCPWM0_TR_OUT0513_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT0513, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out0[513]
    CYHAL_TRIGGER_TCPWM0_TR_OUT0513_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT0513, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out0[513]
    CYHAL_TRIGGER_TCPWM0_TR_OUT0514_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT0514, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out0[514]
    CYHAL_TRIGGER_TCPWM0_TR_OUT0514_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT0514, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out0[514]
    CYHAL_TRIGGER_TCPWM0_TR_OUT0515_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT0515, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out0[515]
    CYHAL_TRIGGER_TCPWM0_TR_OUT0515_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT0515, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out0[515]
    CYHAL_TRIGGER_TCPWM0_TR_OUT0516_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT0516, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out0[516]
    CYHAL_TRIGGER_TCPWM0_TR_OUT0516_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT0516, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out0[516]
    CYHAL_TRIGGER_TCPWM0_TR_OUT0517_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT0517, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out0[517]
    CYHAL_TRIGGER_TCPWM0_TR_OUT0517_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT0517, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out0[517]
    CYHAL_TRIGGER_TCPWM0_TR_OUT0518_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT0518, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out0[518]
    CYHAL_TRIGGER_TCPWM0_TR_OUT0518_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT0518, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out0[518]
    CYHAL_TRIGGER_TCPWM0_TR_OUT0519_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT0519, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out0[519]
    CYHAL_TRIGGER_TCPWM0_TR_OUT0519_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT0519, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out0[519]
    CYHAL_TRIGGER_TCPWM0_TR_OUT10_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT10, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out1[0]
    CYHAL_TRIGGER_TCPWM0_TR_OUT10_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT10, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out1[0]
    CYHAL_TRIGGER_TCPWM0_TR_OUT11_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT11, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out1[1]
    CYHAL_TRIGGER_TCPWM0_TR_OUT11_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT11, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out1[1]
    CYHAL_TRIGGER_TCPWM0_TR_OUT12_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT12, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out1[2]
    CYHAL_TRIGGER_TCPWM0_TR_OUT12_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT12, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out1[2]
    CYHAL_TRIGGER_TCPWM0_TR_OUT13_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT13, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out1[3]
    CYHAL_TRIGGER_TCPWM0_TR_OUT13_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT13, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out1[3]
    CYHAL_TRIGGER_TCPWM0_TR_OUT1256_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT1256, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out1[256]
    CYHAL_TRIGGER_TCPWM0_TR_OUT1256_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT1256, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out1[256]
    CYHAL_TRIGGER_TCPWM0_TR_OUT1257_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT1257, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out1[257]
    CYHAL_TRIGGER_TCPWM0_TR_OUT1257_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT1257, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out1[257]
    CYHAL_TRIGGER_TCPWM0_TR_OUT1258_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT1258, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out1[258]
    CYHAL_TRIGGER_TCPWM0_TR_OUT1258_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT1258, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out1[258]
    CYHAL_TRIGGER_TCPWM0_TR_OUT1259_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT1259, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out1[259]
    CYHAL_TRIGGER_TCPWM0_TR_OUT1259_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT1259, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out1[259]
    CYHAL_TRIGGER_TCPWM0_TR_OUT1260_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT1260, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out1[260]
    CYHAL_TRIGGER_TCPWM0_TR_OUT1260_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT1260, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out1[260]
    CYHAL_TRIGGER_TCPWM0_TR_OUT1261_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT1261, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out1[261]
    CYHAL_TRIGGER_TCPWM0_TR_OUT1261_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT1261, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out1[261]
    CYHAL_TRIGGER_TCPWM0_TR_OUT1262_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT1262, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out1[262]
    CYHAL_TRIGGER_TCPWM0_TR_OUT1262_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT1262, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out1[262]
    CYHAL_TRIGGER_TCPWM0_TR_OUT1263_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT1263, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out1[263]
    CYHAL_TRIGGER_TCPWM0_TR_OUT1263_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT1263, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out1[263]
    CYHAL_TRIGGER_TCPWM0_TR_OUT1512_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT1512, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out1[512]
    CYHAL_TRIGGER_TCPWM0_TR_OUT1512_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT1512, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out1[512]
    CYHAL_TRIGGER_TCPWM0_TR_OUT1513_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT1513, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out1[513]
    CYHAL_TRIGGER_TCPWM0_TR_OUT1513_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT1513, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out1[513]
    CYHAL_TRIGGER_TCPWM0_TR_OUT1514_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT1514, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out1[514]
    CYHAL_TRIGGER_TCPWM0_TR_OUT1514_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT1514, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out1[514]
    CYHAL_TRIGGER_TCPWM0_TR_OUT1515_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT1515, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out1[515]
    CYHAL_TRIGGER_TCPWM0_TR_OUT1515_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT1515, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out1[515]
    CYHAL_TRIGGER_TCPWM0_TR_OUT1516_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT1516, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out1[516]
    CYHAL_TRIGGER_TCPWM0_TR_OUT1516_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT1516, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out1[516]
    CYHAL_TRIGGER_TCPWM0_TR_OUT1517_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT1517, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out1[517]
    CYHAL_TRIGGER_TCPWM0_TR_OUT1517_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT1517, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out1[517]
    CYHAL_TRIGGER_TCPWM0_TR_OUT1518_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT1518, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out1[518]
    CYHAL_TRIGGER_TCPWM0_TR_OUT1518_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT1518, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out1[518]
    CYHAL_TRIGGER_TCPWM0_TR_OUT1519_EDGE = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT1519, CYHAL_SIGNAL_TYPE_EDGE), //!< tcpwm[0].tr_out1[519]
    CYHAL_TRIGGER_TCPWM0_TR_OUT1519_LEVEL = _CYHAL_TRIGGER_CREATE_SOURCE(_CYHAL_TRIGGER_TCPWM0_TR_OUT1519, CYHAL_SIGNAL_TYPE_LEVEL), //!< tcpwm[0].tr_out1[519]
} cyhal_trigger_source_boy2_t;

/** Typedef from device family specific trigger source to generic trigger source */
typedef cyhal_trigger_source_boy2_t cyhal_source_t;

/** Deprecated defines for signals that can be either level or edge. */
#define CYHAL_TRIGGER_CPUSS_ZERO (CYHAL_TRIGGER_CPUSS_ZERO_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_CPUSS_TR_FAULT0 (CYHAL_TRIGGER_CPUSS_TR_FAULT0_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_DEBUG600_CTI_TR_OUT0 (CYHAL_TRIGGER_DEBUG600_CTI_TR_OUT0_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_DEBUG600_CTI_TR_OUT1 (CYHAL_TRIGGER_DEBUG600_CTI_TR_OUT1_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN0 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN0_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN1 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN1_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN2 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN2_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN3 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN3_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN4 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN4_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN5 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN5_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN6 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN6_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN7 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN7_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN8 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN8_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN9 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN9_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN10 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN10_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN11 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN11_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN12 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN12_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN13 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN13_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN14 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN14_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN15 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN15_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN16 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN16_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN17 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN17_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN18 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN18_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN19 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN19_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN20 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN20_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN21 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN21_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN22 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN22_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN23 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN23_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN24 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN24_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN25 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN25_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN26 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN26_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN27 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN27_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN28 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN28_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN29 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN29_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN30 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN30_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN31 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN31_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN32 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN32_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN33 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN33_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN34 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN34_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN35 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN35_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN36 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN36_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN37 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN37_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN38 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN38_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN39 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN39_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN40 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN40_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN41 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN41_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN42 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN42_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN43 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN43_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN44 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN44_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN45 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN45_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN46 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN46_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN47 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN47_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN48 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN48_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN49 (CYHAL_TRIGGER_IOSS_PERI_TR_IO_INPUT_IN49_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_PASS_TR_PULSE_OUT0 (CYHAL_TRIGGER_PASS_TR_PULSE_OUT0_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_PASS_TR_PULSE_OUT1 (CYHAL_TRIGGER_PASS_TR_PULSE_OUT1_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_PASS_TR_PULSE_OUT2 (CYHAL_TRIGGER_PASS_TR_PULSE_OUT2_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_PASS_TR_PULSE_OUT3 (CYHAL_TRIGGER_PASS_TR_PULSE_OUT3_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_PASS_TR_PULSE_OUT4 (CYHAL_TRIGGER_PASS_TR_PULSE_OUT4_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_PASS_TR_PULSE_OUT5 (CYHAL_TRIGGER_PASS_TR_PULSE_OUT5_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_PASS_TR_PULSE_OUT6 (CYHAL_TRIGGER_PASS_TR_PULSE_OUT6_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_PASS_TR_PULSE_OUT7 (CYHAL_TRIGGER_PASS_TR_PULSE_OUT7_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT256 (CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT256_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT257 (CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT257_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT258 (CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT258_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT259 (CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT259_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT260 (CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT260_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT261 (CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT261_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT262 (CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT262_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT263 (CYHAL_TRIGGER_TCPWM0_TR_MOTIF_OUT263_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT00 (CYHAL_TRIGGER_TCPWM0_TR_OUT00_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT01 (CYHAL_TRIGGER_TCPWM0_TR_OUT01_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT02 (CYHAL_TRIGGER_TCPWM0_TR_OUT02_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT03 (CYHAL_TRIGGER_TCPWM0_TR_OUT03_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT0256 (CYHAL_TRIGGER_TCPWM0_TR_OUT0256_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT0257 (CYHAL_TRIGGER_TCPWM0_TR_OUT0257_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT0258 (CYHAL_TRIGGER_TCPWM0_TR_OUT0258_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT0259 (CYHAL_TRIGGER_TCPWM0_TR_OUT0259_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT0260 (CYHAL_TRIGGER_TCPWM0_TR_OUT0260_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT0261 (CYHAL_TRIGGER_TCPWM0_TR_OUT0261_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT0262 (CYHAL_TRIGGER_TCPWM0_TR_OUT0262_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT0263 (CYHAL_TRIGGER_TCPWM0_TR_OUT0263_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT0512 (CYHAL_TRIGGER_TCPWM0_TR_OUT0512_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT0513 (CYHAL_TRIGGER_TCPWM0_TR_OUT0513_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT0514 (CYHAL_TRIGGER_TCPWM0_TR_OUT0514_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT0515 (CYHAL_TRIGGER_TCPWM0_TR_OUT0515_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT0516 (CYHAL_TRIGGER_TCPWM0_TR_OUT0516_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT0517 (CYHAL_TRIGGER_TCPWM0_TR_OUT0517_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT0518 (CYHAL_TRIGGER_TCPWM0_TR_OUT0518_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT0519 (CYHAL_TRIGGER_TCPWM0_TR_OUT0519_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT10 (CYHAL_TRIGGER_TCPWM0_TR_OUT10_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT11 (CYHAL_TRIGGER_TCPWM0_TR_OUT11_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT12 (CYHAL_TRIGGER_TCPWM0_TR_OUT12_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT13 (CYHAL_TRIGGER_TCPWM0_TR_OUT13_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT1256 (CYHAL_TRIGGER_TCPWM0_TR_OUT1256_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT1257 (CYHAL_TRIGGER_TCPWM0_TR_OUT1257_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT1258 (CYHAL_TRIGGER_TCPWM0_TR_OUT1258_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT1259 (CYHAL_TRIGGER_TCPWM0_TR_OUT1259_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT1260 (CYHAL_TRIGGER_TCPWM0_TR_OUT1260_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT1261 (CYHAL_TRIGGER_TCPWM0_TR_OUT1261_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT1262 (CYHAL_TRIGGER_TCPWM0_TR_OUT1262_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT1263 (CYHAL_TRIGGER_TCPWM0_TR_OUT1263_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT1512 (CYHAL_TRIGGER_TCPWM0_TR_OUT1512_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT1513 (CYHAL_TRIGGER_TCPWM0_TR_OUT1513_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT1514 (CYHAL_TRIGGER_TCPWM0_TR_OUT1514_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT1515 (CYHAL_TRIGGER_TCPWM0_TR_OUT1515_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT1516 (CYHAL_TRIGGER_TCPWM0_TR_OUT1516_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT1517 (CYHAL_TRIGGER_TCPWM0_TR_OUT1517_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT1518 (CYHAL_TRIGGER_TCPWM0_TR_OUT1518_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.
#define CYHAL_TRIGGER_TCPWM0_TR_OUT1519 (CYHAL_TRIGGER_TCPWM0_TR_OUT1519_LEVEL) //!< Legacy define. Instead, use the explicit _LEVEL or _EDGE version.

/** @brief Name of each output trigger. */
typedef enum
{
    CYHAL_TRIGGER_CANFD0_TR_DBG_DMA_ACK0 = 0, //!< CAN DW0 triggers (from DW back to CAN) - canfd[0].tr_dbg_dma_ack[0]
    CYHAL_TRIGGER_CANFD0_TR_DBG_DMA_ACK1 = 1, //!< CAN DW0 triggers (from DW back to CAN) - canfd[0].tr_dbg_dma_ack[1]
    CYHAL_TRIGGER_CANFD0_TR_EVT_SWT_IN0 = 2, //!< CAN TT Sync - canfd[0].tr_evt_swt_in[0]
    CYHAL_TRIGGER_CANFD0_TR_EVT_SWT_IN1 = 3, //!< CAN TT Sync - canfd[0].tr_evt_swt_in[1]
    CYHAL_TRIGGER_CPUSS_DW0_TR_IN0 = 4, //!< P-DMA0 trigger multiplexer - cpuss.dw0_tr_in[0]
    CYHAL_TRIGGER_CPUSS_DW0_TR_IN1 = 5, //!< P-DMA0 trigger multiplexer - cpuss.dw0_tr_in[1]
    CYHAL_TRIGGER_CPUSS_DW0_TR_IN2 = 6, //!< P-DMA0 trigger multiplexer - cpuss.dw0_tr_in[2]
    CYHAL_TRIGGER_CPUSS_DW0_TR_IN3 = 7, //!< P-DMA0 trigger multiplexer - cpuss.dw0_tr_in[3]
    CYHAL_TRIGGER_CPUSS_DW0_TR_IN4 = 8, //!< P-DMA0 trigger multiplexer - cpuss.dw0_tr_in[4]
    CYHAL_TRIGGER_CPUSS_DW0_TR_IN5 = 9, //!< P-DMA0 trigger multiplexer - cpuss.dw0_tr_in[5]
    CYHAL_TRIGGER_CPUSS_DW0_TR_IN6 = 10, //!< P-DMA0 trigger multiplexer - cpuss.dw0_tr_in[6]
    CYHAL_TRIGGER_CPUSS_DW0_TR_IN7 = 11, //!< P-DMA0 trigger multiplexer - cpuss.dw0_tr_in[7]
    CYHAL_TRIGGER_CPUSS_DW0_TR_IN8 = 12, //!< P-DMA0 trigger multiplexer - cpuss.dw0_tr_in[8]
    CYHAL_TRIGGER_CPUSS_DW0_TR_IN9 = 13, //!< P-DMA0 trigger multiplexer - cpuss.dw0_tr_in[9]
    CYHAL_TRIGGER_CPUSS_DW0_TR_IN10 = 14, //!< P-DMA0 trigger multiplexer - cpuss.dw0_tr_in[10]
    CYHAL_TRIGGER_CPUSS_DW0_TR_IN11 = 15, //!< P-DMA0 trigger multiplexer - cpuss.dw0_tr_in[11]
    CYHAL_TRIGGER_CPUSS_DW0_TR_IN12 = 16, //!< P-DMA0 trigger multiplexer - cpuss.dw0_tr_in[12]
    CYHAL_TRIGGER_CPUSS_DW0_TR_IN13 = 17, //!< P-DMA0 trigger multiplexer - cpuss.dw0_tr_in[13]
    CYHAL_TRIGGER_CPUSS_DW0_TR_IN14 = 18, //!< P-DMA0 trigger multiplexer - cpuss.dw0_tr_in[14]
    CYHAL_TRIGGER_CPUSS_DW0_TR_IN15 = 19, //!< MCPASS DW triggers - cpuss.dw0_tr_in[15]
    CYHAL_TRIGGER_CPUSS_DW1_TR_IN0 = 20, //!< P-DMA1 trigger multiplexer - cpuss.dw1_tr_in[0]
    CYHAL_TRIGGER_CPUSS_DW1_TR_IN1 = 21, //!< P-DMA1 trigger multiplexer - cpuss.dw1_tr_in[1]
    CYHAL_TRIGGER_CPUSS_DW1_TR_IN2 = 22, //!< P-DMA1 trigger multiplexer - cpuss.dw1_tr_in[2]
    CYHAL_TRIGGER_CPUSS_DW1_TR_IN3 = 23, //!< P-DMA1 trigger multiplexer - cpuss.dw1_tr_in[3]
    CYHAL_TRIGGER_CPUSS_DW1_TR_IN4 = 24, //!< P-DMA1 trigger multiplexer - cpuss.dw1_tr_in[4]
    CYHAL_TRIGGER_CPUSS_DW1_TR_IN5 = 25, //!< P-DMA1 trigger multiplexer - cpuss.dw1_tr_in[5]
    CYHAL_TRIGGER_CPUSS_DW1_TR_IN6 = 26, //!< P-DMA1 trigger multiplexer - cpuss.dw1_tr_in[6]
    CYHAL_TRIGGER_CPUSS_DW1_TR_IN7 = 27, //!< P-DMA1 trigger multiplexer - cpuss.dw1_tr_in[7]
    CYHAL_TRIGGER_CPUSS_DW1_TR_IN8 = 28, //!< P-DMA1 trigger multiplexer - cpuss.dw1_tr_in[8]
    CYHAL_TRIGGER_CPUSS_DW1_TR_IN9 = 29, //!< P-DMA1 trigger multiplexer - cpuss.dw1_tr_in[9]
    CYHAL_TRIGGER_CPUSS_DW1_TR_IN10 = 30, //!< P-DMA1 trigger multiplexer - cpuss.dw1_tr_in[10]
    CYHAL_TRIGGER_CPUSS_DW1_TR_IN11 = 31, //!< P-DMA1 trigger multiplexer - cpuss.dw1_tr_in[11]
    CYHAL_TRIGGER_CPUSS_DW1_TR_IN12 = 32, //!< P-DMA1 trigger multiplexer - cpuss.dw1_tr_in[12]
    CYHAL_TRIGGER_CPUSS_DW1_TR_IN13 = 33, //!< P-DMA1 trigger multiplexer - cpuss.dw1_tr_in[13]
    CYHAL_TRIGGER_CPUSS_DW1_TR_IN14 = 34, //!< P-DMA1 trigger multiplexer - cpuss.dw1_tr_in[14]
    CYHAL_TRIGGER_CPUSS_DW1_TR_IN15 = 35, //!< MCPASS DW triggers - cpuss.dw1_tr_in[15]
    CYHAL_TRIGGER_DEBUG600_CTI_TR_IN0 = 36, //!< CPUSS Debug  multiplexer - debug600.cti_tr_in[0]
    CYHAL_TRIGGER_DEBUG600_CTI_TR_IN1 = 37, //!< CPUSS Debug  multiplexer - debug600.cti_tr_in[1]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT0 = 38, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[0]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT1 = 39, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[1]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT2 = 40, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[2]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT3 = 41, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[3]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT4 = 42, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[4]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT5 = 43, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[5]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT6 = 44, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[6]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT7 = 45, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[7]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT8 = 46, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[8]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT9 = 47, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[9]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT10 = 48, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[10]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT11 = 49, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[11]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT12 = 50, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[12]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT13 = 51, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[13]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT14 = 52, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[14]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT15 = 53, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[15]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT16 = 54, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[16]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT17 = 55, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[17]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT18 = 56, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[18]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT19 = 57, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[19]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT20 = 58, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[20]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT21 = 59, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[21]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT22 = 60, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[22]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT23 = 61, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[23]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT24 = 62, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[24]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT25 = 63, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[25]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT26 = 64, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[26]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT27 = 65, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[27]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT28 = 66, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[28]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT29 = 67, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[29]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT30 = 68, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[30]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT31 = 69, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[31]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT32 = 70, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[32]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT33 = 71, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[33]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT34 = 72, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[34]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT35 = 73, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[35]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT36 = 74, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[36]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT37 = 75, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[37]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT38 = 76, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[38]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT39 = 77, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[39]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT40 = 78, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[40]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT41 = 79, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[41]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT42 = 80, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[42]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT43 = 81, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[43]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT44 = 82, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[44]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT45 = 83, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[45]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT46 = 84, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[46]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT47 = 85, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[47]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT48 = 86, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[48]
    CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT49 = 87, //!< HSIOM trigger multiplexer - ioss.peri_tr_io_output_out[49]
    CYHAL_TRIGGER_PASS_TR_A_IN0 = 88, //!< MCPASS trigger multiplexer - pass.tr_a_in[0]
    CYHAL_TRIGGER_PASS_TR_A_IN1 = 89, //!< MCPASS trigger multiplexer - pass.tr_a_in[1]
    CYHAL_TRIGGER_PASS_TR_A_IN2 = 90, //!< MCPASS trigger multiplexer - pass.tr_a_in[2]
    CYHAL_TRIGGER_PASS_TR_A_IN3 = 91, //!< MCPASS trigger multiplexer - pass.tr_a_in[3]
    CYHAL_TRIGGER_PASS_TR_A_IN4 = 92, //!< MCPASS trigger multiplexer - pass.tr_a_in[4]
    CYHAL_TRIGGER_PASS_TR_A_IN5 = 93, //!< MCPASS trigger multiplexer - pass.tr_a_in[5]
    CYHAL_TRIGGER_PASS_TR_A_IN6 = 94, //!< MCPASS trigger multiplexer - pass.tr_a_in[6]
    CYHAL_TRIGGER_PASS_TR_A_IN7 = 95, //!< MCPASS trigger multiplexer - pass.tr_a_in[7]
    CYHAL_TRIGGER_PASS_TR_B_IN0 = 96, //!< MCPASS triggers - pass.tr_b_in[0]
    CYHAL_TRIGGER_PASS_TR_B_IN1 = 97, //!< MCPASS triggers - pass.tr_b_in[1]
    CYHAL_TRIGGER_PASS_TR_B_IN2 = 98, //!< MCPASS triggers - pass.tr_b_in[2]
    CYHAL_TRIGGER_PASS_TR_B_IN3 = 99, //!< MCPASS triggers - pass.tr_b_in[3]
    CYHAL_TRIGGER_PASS_TR_B_IN4 = 100, //!< MCPASS triggers - pass.tr_b_in[4]
    CYHAL_TRIGGER_PASS_TR_B_IN5 = 101, //!< MCPASS triggers - pass.tr_b_in[5]
    CYHAL_TRIGGER_PASS_TR_B_IN6 = 102, //!< MCPASS triggers - pass.tr_b_in[6]
    CYHAL_TRIGGER_PASS_TR_B_IN7 = 103, //!< MCPASS triggers - pass.tr_b_in[7]
    CYHAL_TRIGGER_PERI_TR_DBG_FREEZE = 104, //!< PERI Freeze trigger multiplexer - peri.tr_dbg_freeze
    CYHAL_TRIGGER_SRSS_TR_DEBUG_FREEZE_MCWDT0 = 105, //!< CPUSS Debug  multiplexer - srss.tr_debug_freeze_mcwdt[0]
    CYHAL_TRIGGER_TCPWM0_TR_ALL_CNT_IN0 = 106, //!< TCPWM0 trigger multiplexer - tcpwm[0].tr_all_cnt_in[0]
    CYHAL_TRIGGER_TCPWM0_TR_ALL_CNT_IN1 = 107, //!< TCPWM0 trigger multiplexer - tcpwm[0].tr_all_cnt_in[1]
    CYHAL_TRIGGER_TCPWM0_TR_ALL_CNT_IN2 = 108, //!< TCPWM0 trigger multiplexer - tcpwm[0].tr_all_cnt_in[2]
    CYHAL_TRIGGER_TCPWM0_TR_ALL_CNT_IN3 = 109, //!< TCPWM0 trigger multiplexer - tcpwm[0].tr_all_cnt_in[3]
    CYHAL_TRIGGER_TCPWM0_TR_ALL_CNT_IN4 = 110, //!< TCPWM1 trigger multiplexer - tcpwm[0].tr_all_cnt_in[4]
    CYHAL_TRIGGER_TCPWM0_TR_ALL_CNT_IN5 = 111, //!< TCPWM1 trigger multiplexer - tcpwm[0].tr_all_cnt_in[5]
    CYHAL_TRIGGER_TCPWM0_TR_ALL_CNT_IN6 = 112, //!< TCPWM1 trigger multiplexer - tcpwm[0].tr_all_cnt_in[6]
    CYHAL_TRIGGER_TCPWM0_TR_ALL_CNT_IN7 = 113, //!< TCPWM1 trigger multiplexer - tcpwm[0].tr_all_cnt_in[7]
    CYHAL_TRIGGER_TCPWM0_TR_ALL_CNT_IN8 = 114, //!< TCPWM1 trigger multiplexer - tcpwm[0].tr_all_cnt_in[8]
    CYHAL_TRIGGER_TCPWM0_TR_ALL_CNT_IN9 = 115, //!< TCPWM1 trigger multiplexer - tcpwm[0].tr_all_cnt_in[9]
    CYHAL_TRIGGER_TCPWM0_TR_ALL_CNT_IN10 = 116, //!< TCPWM1 trigger multiplexer - tcpwm[0].tr_all_cnt_in[10]
    CYHAL_TRIGGER_TCPWM0_TR_ALL_CNT_IN11 = 117, //!< TCPWM1 trigger multiplexer - tcpwm[0].tr_all_cnt_in[11]
    CYHAL_TRIGGER_TCPWM0_TR_ALL_CNT_IN12 = 118, //!< TCPWM1 trigger multiplexer - tcpwm[0].tr_all_cnt_in[12]
    CYHAL_TRIGGER_TCPWM0_TR_ALL_CNT_IN13 = 119, //!< TCPWM1 trigger multiplexer - tcpwm[0].tr_all_cnt_in[13]
    CYHAL_TRIGGER_TCPWM0_TR_ALL_CNT_IN14 = 120, //!< TCPWM1 trigger multiplexer - tcpwm[0].tr_all_cnt_in[14]
    CYHAL_TRIGGER_TCPWM0_TR_ALL_CNT_IN15 = 121, //!< TCPWM1 trigger multiplexer - tcpwm[0].tr_all_cnt_in[15]
    CYHAL_TRIGGER_TCPWM0_TR_DEBUG_FREEZE = 122, //!< PERI Freeze trigger multiplexer - tcpwm[0].tr_debug_freeze
    CYHAL_TRIGGER_TCPWM0_TR_MOTIF_IN256 = 123, //!< TCPWM MOTIF trigger multiplexer - tcpwm[0].tr_motif_in[256]
    CYHAL_TRIGGER_TCPWM0_TR_MOTIF_IN257 = 124, //!< TCPWM MOTIF trigger multiplexer - tcpwm[0].tr_motif_in[257]
    CYHAL_TRIGGER_TCPWM0_TR_MOTIF_IN258 = 125, //!< TCPWM MOTIF trigger multiplexer - tcpwm[0].tr_motif_in[258]
    CYHAL_TRIGGER_TCPWM0_TR_MOTIF_IN259 = 126, //!< TCPWM MOTIF trigger multiplexer - tcpwm[0].tr_motif_in[259]
    CYHAL_TRIGGER_TCPWM0_TR_MOTIF_IN260 = 127, //!< TCPWM MOTIF trigger multiplexer - tcpwm[0].tr_motif_in[260]
    CYHAL_TRIGGER_TCPWM0_TR_MOTIF_IN261 = 128, //!< TCPWM MOTIF trigger multiplexer - tcpwm[0].tr_motif_in[261]
    CYHAL_TRIGGER_TCPWM0_TR_MOTIF_IN262 = 129, //!< TCPWM MOTIF trigger multiplexer - tcpwm[0].tr_motif_in[262]
    CYHAL_TRIGGER_TCPWM0_TR_MOTIF_IN263 = 130, //!< TCPWM MOTIF trigger multiplexer - tcpwm[0].tr_motif_in[263]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN0 = 131, //!< MCPASS CSG triggers - tcpwm[0].tr_one_cnt_in[0]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN1 = 132, //!< TCPWM2 trigger multiplexer - tcpwm[0].tr_one_cnt_in[1]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN2 = 133, //!< TCPWM3 trigger multiplexer - tcpwm[0].tr_one_cnt_in[2]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN3 = 134, //!< MCPASS CSG triggers - tcpwm[0].tr_one_cnt_in[3]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN4 = 135, //!< TCPWM2 trigger multiplexer - tcpwm[0].tr_one_cnt_in[4]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN5 = 136, //!< TCPWM3 trigger multiplexer - tcpwm[0].tr_one_cnt_in[5]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN6 = 137, //!< MCPASS CSG triggers - tcpwm[0].tr_one_cnt_in[6]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN7 = 138, //!< TCPWM2 trigger multiplexer - tcpwm[0].tr_one_cnt_in[7]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN8 = 139, //!< TCPWM3 trigger multiplexer - tcpwm[0].tr_one_cnt_in[8]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN9 = 140, //!< MCPASS CSG triggers - tcpwm[0].tr_one_cnt_in[9]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN10 = 141, //!< TCPWM2 trigger multiplexer - tcpwm[0].tr_one_cnt_in[10]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN11 = 142, //!< TCPWM3 trigger multiplexer - tcpwm[0].tr_one_cnt_in[11]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN1536 = 143, //!< MCPASS CSG triggers - tcpwm[0].tr_one_cnt_in[1536]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN1537 = 144, //!< TCPWM2 trigger multiplexer - tcpwm[0].tr_one_cnt_in[1537]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN1538 = 145, //!< TCPWM3 trigger multiplexer - tcpwm[0].tr_one_cnt_in[1538]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN1539 = 146, //!< MCPASS CSG triggers - tcpwm[0].tr_one_cnt_in[1539]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN1540 = 147, //!< TCPWM2 trigger multiplexer - tcpwm[0].tr_one_cnt_in[1540]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN1541 = 148, //!< TCPWM3 trigger multiplexer - tcpwm[0].tr_one_cnt_in[1541]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN1542 = 149, //!< MCPASS CSG triggers - tcpwm[0].tr_one_cnt_in[1542]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN1543 = 150, //!< TCPWM2 trigger multiplexer - tcpwm[0].tr_one_cnt_in[1543]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN1544 = 151, //!< TCPWM3 trigger multiplexer - tcpwm[0].tr_one_cnt_in[1544]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN1545 = 152, //!< MCPASS CSG triggers - tcpwm[0].tr_one_cnt_in[1545]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN1546 = 153, //!< TCPWM2 trigger multiplexer - tcpwm[0].tr_one_cnt_in[1546]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN1547 = 154, //!< TCPWM3 trigger multiplexer - tcpwm[0].tr_one_cnt_in[1547]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN1548 = 155, //!< MCPASS CSG triggers - tcpwm[0].tr_one_cnt_in[1548]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN1549 = 156, //!< TCPWM2 trigger multiplexer - tcpwm[0].tr_one_cnt_in[1549]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN1550 = 157, //!< TCPWM3 trigger multiplexer - tcpwm[0].tr_one_cnt_in[1550]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN1551 = 158, //!< MCPASS CSG triggers - tcpwm[0].tr_one_cnt_in[1551]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN1552 = 159, //!< TCPWM2 trigger multiplexer - tcpwm[0].tr_one_cnt_in[1552]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN1553 = 160, //!< TCPWM3 trigger multiplexer - tcpwm[0].tr_one_cnt_in[1553]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN1554 = 161, //!< MCPASS CSG triggers - tcpwm[0].tr_one_cnt_in[1554]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN1555 = 162, //!< TCPWM2 trigger multiplexer - tcpwm[0].tr_one_cnt_in[1555]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN1556 = 163, //!< TCPWM3 trigger multiplexer - tcpwm[0].tr_one_cnt_in[1556]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN1557 = 164, //!< MCPASS CSG triggers - tcpwm[0].tr_one_cnt_in[1557]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN1558 = 165, //!< TCPWM2 trigger multiplexer - tcpwm[0].tr_one_cnt_in[1558]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN1559 = 166, //!< TCPWM3 trigger multiplexer - tcpwm[0].tr_one_cnt_in[1559]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN768 = 167, //!< MCPASS CSG triggers - tcpwm[0].tr_one_cnt_in[768]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN769 = 168, //!< TCPWM2 trigger multiplexer - tcpwm[0].tr_one_cnt_in[769]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN770 = 169, //!< TCPWM3 trigger multiplexer - tcpwm[0].tr_one_cnt_in[770]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN771 = 170, //!< MCPASS CSG triggers - tcpwm[0].tr_one_cnt_in[771]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN772 = 171, //!< TCPWM2 trigger multiplexer - tcpwm[0].tr_one_cnt_in[772]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN773 = 172, //!< TCPWM3 trigger multiplexer - tcpwm[0].tr_one_cnt_in[773]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN774 = 173, //!< MCPASS CSG triggers - tcpwm[0].tr_one_cnt_in[774]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN775 = 174, //!< TCPWM2 trigger multiplexer - tcpwm[0].tr_one_cnt_in[775]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN776 = 175, //!< TCPWM3 trigger multiplexer - tcpwm[0].tr_one_cnt_in[776]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN777 = 176, //!< MCPASS CSG triggers - tcpwm[0].tr_one_cnt_in[777]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN778 = 177, //!< TCPWM2 trigger multiplexer - tcpwm[0].tr_one_cnt_in[778]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN779 = 178, //!< TCPWM3 trigger multiplexer - tcpwm[0].tr_one_cnt_in[779]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN780 = 179, //!< MCPASS CSG triggers - tcpwm[0].tr_one_cnt_in[780]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN781 = 180, //!< TCPWM2 trigger multiplexer - tcpwm[0].tr_one_cnt_in[781]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN782 = 181, //!< TCPWM3 trigger multiplexer - tcpwm[0].tr_one_cnt_in[782]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN783 = 182, //!< MCPASS CSG triggers - tcpwm[0].tr_one_cnt_in[783]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN784 = 183, //!< TCPWM2 trigger multiplexer - tcpwm[0].tr_one_cnt_in[784]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN785 = 184, //!< TCPWM3 trigger multiplexer - tcpwm[0].tr_one_cnt_in[785]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN786 = 185, //!< MCPASS CSG triggers - tcpwm[0].tr_one_cnt_in[786]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN787 = 186, //!< TCPWM2 trigger multiplexer - tcpwm[0].tr_one_cnt_in[787]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN788 = 187, //!< TCPWM3 trigger multiplexer - tcpwm[0].tr_one_cnt_in[788]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN789 = 188, //!< MCPASS CSG triggers - tcpwm[0].tr_one_cnt_in[789]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN790 = 189, //!< TCPWM2 trigger multiplexer - tcpwm[0].tr_one_cnt_in[790]
    CYHAL_TRIGGER_TCPWM0_TR_ONE_CNT_IN791 = 190, //!< TCPWM3 trigger multiplexer - tcpwm[0].tr_one_cnt_in[791]
} cyhal_trigger_dest_boy2_t;

/** Typedef from device family specific trigger dest to generic trigger dest */
typedef cyhal_trigger_dest_boy2_t cyhal_dest_t;

/** \cond INTERNAL */
/** Table of number of inputs to each mux. */
extern const uint16_t cyhal_sources_per_mux[16];

/** Table indicating whether mux is 1to1. */
extern const bool cyhal_is_mux_1to1[16];

/** Table pointing to each mux source table. The index of each source in the table is its mux input index. */
extern const _cyhal_trigger_source_boy2_t* cyhal_mux_to_sources [16];

/** Maps each cyhal_destination_t to a mux index.
 * If bit 8 of the mux index is set, this denotes that the trigger is a
 * one to one trigger.
 */
extern const uint8_t cyhal_dest_to_mux[191];

/* Maps each cyhal_destination_t to a specific output in its mux */
extern const uint8_t cyhal_mux_dest_index[191];
/** \endcond */

#if defined(__cplusplus)
}
#endif /* __cplusplus */
/** \} group_hal_impl_triggers_boy2 */
#endif /* _CYHAL_TRIGGERS_BOY2_H_ */


/* [] END OF FILE */
