WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500114 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5000148 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 46 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6250149 cumulative IPC: 4 (Simulation time: 00 hr 00 min 57 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6250149 cumulative IPC: 4 (Simulation time: 00 hr 00 min 57 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 14912363 heartbeat IPC: 1.009 cumulative IPC: 0.5772 (Simulation time: 00 hr 01 min 31 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_26.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000004 cycles: 32016061 heartbeat IPC: 0.5847 cumulative IPC: 0.5822 (Simulation time: 00 hr 02 min 39 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 49255774 heartbeat IPC: 0.5801 cumulative IPC: 0.5813 (Simulation time: 00 hr 03 min 47 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 66431594 heartbeat IPC: 0.5822 cumulative IPC: 0.5816 (Simulation time: 00 hr 04 min 54 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_26.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 83548146 heartbeat IPC: 0.5842 cumulative IPC: 0.5822 (Simulation time: 00 hr 06 min 01 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 100697499 heartbeat IPC: 0.5831 cumulative IPC: 0.5823 (Simulation time: 00 hr 07 min 08 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 117921296 heartbeat IPC: 0.5806 cumulative IPC: 0.5821 (Simulation time: 00 hr 08 min 16 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_26.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 135039816 heartbeat IPC: 0.5842 cumulative IPC: 0.5823 (Simulation time: 00 hr 09 min 23 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 152179712 heartbeat IPC: 0.5834 cumulative IPC: 0.5825 (Simulation time: 00 hr 10 min 30 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 169391659 heartbeat IPC: 0.581 cumulative IPC: 0.5823 (Simulation time: 00 hr 11 min 38 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_26.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000000 cycles: 171726268 cumulative IPC: 0.5823 (Simulation time: 00 hr 12 min 11 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 171726268 cumulative IPC: 0.5823 (Simulation time: 00 hr 12 min 11 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_26.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.5823 instructions: 100000000 cycles: 171726268
CPU 0 Branch Prediction Accuracy: 67.23% MPKI: 57.65 Average ROB Occupancy at Mispredict: 3.534
Branch type MPKI
BRANCH_DIRECT_JUMP: 1.09
BRANCH_INDIRECT: 38.7
BRANCH_CONDITIONAL: 10.9
BRANCH_DIRECT_CALL: 2.93
BRANCH_INDIRECT_CALL: 2.28
BRANCH_RETURN: 1.82

L1D TOTAL        ACCESS:   34627149 HIT:   31286754 MISS:    3340395
L1D LOAD         ACCESS:   21140448 HIT:   19339791 MISS:    1800657
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   13481536 HIT:   11946807 MISS:    1534729
L1D TRANSLATION  ACCESS:       5165 HIT:        156 MISS:       5009
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 7.546 cycles
L1I TOTAL        ACCESS:   12142418 HIT:    5005833 MISS:    7136585
L1I LOAD         ACCESS:   12142418 HIT:    5005833 MISS:    7136585
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 9.45 cycles
L2C TOTAL        ACCESS:    8765437 HIT:    7953738 MISS:     811699
L2C LOAD         ACCESS:    7258760 HIT:    6547481 MISS:     711279
L2C RFO          ACCESS:     549414 HIT:     485190 MISS:      64224
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     952254 HIT:     919667 MISS:      32587
L2C TRANSLATION  ACCESS:       5009 HIT:       1400 MISS:       3609
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 20.3 cycles
LLC TOTAL        ACCESS:     872260 HIT:     866651 MISS:       5609
LLC LOAD         ACCESS:     711279 HIT:     707662 MISS:       3617
LLC RFO          ACCESS:      64224 HIT:      62620 MISS:       1604
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      93148 HIT:      93031 MISS:        117
LLC TRANSLATION  ACCESS:       3609 HIT:       3338 MISS:        271
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 157.9 cycles
cpu0_DTLB TOTAL        ACCESS:   27694134 HIT:   26626560 MISS:    1067574
cpu0_DTLB LOAD         ACCESS:   27694134 HIT:   26626560 MISS:    1067574
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.74 cycles
cpu0_ITLB TOTAL        ACCESS:   10823323 HIT:    8888759 MISS:    1934564
cpu0_ITLB LOAD         ACCESS:   10823323 HIT:    8888759 MISS:    1934564
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.139 cycles
cpu0_STLB TOTAL        ACCESS:    1874927 HIT:    1870003 MISS:       4924
cpu0_STLB LOAD         ACCESS:    1874927 HIT:    1870003 MISS:       4924
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 45.63 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2061
  ROW_BUFFER_MISS:       3431
 AVG DBUS CONGESTED CYCLE: 3.869
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:         46
  FULL:        621
